
---------- Begin Simulation Statistics ----------
final_tick                               831574715500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95150                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    95456                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10704.26                       # Real time elapsed on the host
host_tick_rate                               77686353                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018508450                       # Number of instructions simulated
sim_ops                                    1021790051                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.831575                       # Number of seconds simulated
sim_ticks                                831574715500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.026461                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              124016863                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           142504776                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14128171                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188616649                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17106625                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17381036                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          274411                       # Number of indirect misses.
system.cpu0.branchPred.lookups              245656621                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1660526                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819870                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7588324                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016162                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26208975                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       86325479                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415678                       # Number of instructions committed
system.cpu0.commit.committedOps             893237748                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1487093507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.600660                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376564                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1057828620     71.13%     71.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    259647155     17.46%     88.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     55258966      3.72%     92.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58515885      3.93%     96.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18075379      1.22%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6922906      0.47%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1512187      0.10%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3123434      0.21%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26208975      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1487093507                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340989                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525687                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412396                       # Number of loads committed
system.cpu0.commit.membars                    1641824                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641830      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126601     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232258     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762034     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237748                       # Class of committed instruction
system.cpu0.commit.refs                     390994320                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415678                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237748                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.833389                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.833389                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            200101036                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6542953                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119976623                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             996228619                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               596685499                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                695445866                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7594543                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9919680                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3508722                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  245656621                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170720243                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    906353014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4828211                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1022948029                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28268810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150144                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         582848014                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         141123488                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.625218                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1503335666                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.681957                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               778707408     51.80%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               541082099     35.99%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96362041      6.41%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68280668      4.54%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13718125      0.91%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2760575      0.18%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  755477      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     471      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668802      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1503335666                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      132809245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8191724                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               229878690                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.588531                       # Inst execution rate
system.cpu0.iew.exec_refs                   438126994                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 117335163                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              166668296                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            324072498                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1646082                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3067207                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           119856955                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          979555969                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            320791831                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5616494                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            962921183                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                802277                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1868436                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7594543                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3595938                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        63905                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14731938                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        49257                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6594                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4891610                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     43660102                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9275031                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6594                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       669584                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7522140                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                421353920                       # num instructions consuming a value
system.cpu0.iew.wb_count                    952272322                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840501                       # average fanout of values written-back
system.cpu0.iew.wb_producers                354148199                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582022                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     952356394                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1170266526                       # number of integer regfile reads
system.cpu0.int_regfile_writes              613531228                       # number of integer regfile writes
system.cpu0.ipc                              0.545438                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.545438                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643320      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            517078011     53.39%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7902523      0.82%     54.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639163      0.17%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           323426761     33.39%     87.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          116847848     12.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             968537677                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     994207                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001027                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 168733     16.97%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                711591     71.57%     88.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               113879     11.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             967888509                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3441468863                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    952272271                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1065879560                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 974624668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                968537677                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4931301                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86318218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63742                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2465191                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25978202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1503335666                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.644259                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846777                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          820727071     54.59%     54.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          464498637     30.90%     85.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160333718     10.67%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           49494172      3.29%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7333946      0.49%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             386878      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             388824      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              93390      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              79030      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1503335666                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.591963                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14231029                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2151370                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           324072498                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          119856955                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1506                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1636144911                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27004524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              175013140                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168819                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5074709                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               603937872                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6751012                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6933                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1202214765                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             991217628                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          643784788                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                690923707                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13438525                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7594543                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25733795                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                74615965                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1202214721                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        132609                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4538                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11424079                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4522                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2440428714                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1975372691                       # The number of ROB writes
system.cpu0.timesIdled                       19334580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1473                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.196342                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9238794                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11239909                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2035992                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         14364776                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            223032                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         322768                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           99736                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16630041                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21197                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819631                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1564589                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299238                       # Number of branches committed
system.cpu1.commit.bw_lim_events               728301                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459592                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15503561                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41843462                       # Number of instructions committed
system.cpu1.commit.committedOps              42663290                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    234368412                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182035                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.778099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    215048597     91.76%     91.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9330820      3.98%     95.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3751046      1.60%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3596159      1.53%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1091908      0.47%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       181827      0.08%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       539552      0.23%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       100202      0.04%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       728301      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    234368412                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317197                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178015                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551670                       # Number of loads committed
system.cpu1.commit.membars                    1639354                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639354      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987011     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371301     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665483      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42663290                       # Class of committed instruction
system.cpu1.commit.refs                      16036796                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41843462                       # Number of Instructions Simulated
system.cpu1.committedOps                     42663290                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.701076                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.701076                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            189883950                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               474765                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8587436                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              64659007                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11456764                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 32414499                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1565769                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               521016                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1872555                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16630041                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8401975                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224635223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               269878                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      68828308                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4074344                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069712                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10521131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9461826                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.288524                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237193537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.295972                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.753634                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               193163557     81.44%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27554935     11.62%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10868558      4.58%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3392228      1.43%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1059144      0.45%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  491103      0.21%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  635129      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      43      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28840      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237193537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1359240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1645080                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12140449                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.208778                       # Inst execution rate
system.cpu1.iew.exec_refs                    18169731                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5153957                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              167571132                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15487077                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1156101                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1784196                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6375429                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           58159056                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13015774                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1472813                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49804582                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                769429                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               742888                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1565769                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2285357                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36035                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          225505                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13907                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2348                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2099                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3935407                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1890303                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2348                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       656169                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988911                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24472838                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48821133                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.803614                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19666715                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.204655                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48846661                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63640162                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30921637                       # number of integer regfile writes
system.cpu1.ipc                              0.175405                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175405                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639550      3.20%      3.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30976279     60.41%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14157349     27.61%     91.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4504058      8.78%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51277395                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     919074                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017924                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138302     15.05%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                682344     74.24%     89.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                98424     10.71%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50556903                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         340730091                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48821121                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73656016                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  54646100                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51277395                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3512956                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15495765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62718                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1053364                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9921689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237193537                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642029                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          204256443     86.11%     86.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21145117      8.91%     95.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7817791      3.30%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2247248      0.95%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1235786      0.52%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             230997      0.10%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             192032      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40353      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27770      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237193537                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.214952                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8344899                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1536732                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15487077                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6375429                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu1.numCycles                       238552777                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1424580020                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174354033                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27213815                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4105011                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13313275                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                770549                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9533                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80222879                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              62509424                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39499918                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31973041                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10932713                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1565769                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15957128                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12286103                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        80222867                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30291                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               891                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8873114                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           891                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   291805961                       # The number of ROB reads
system.cpu1.rob.rob_writes                  119162709                       # The number of ROB writes
system.cpu1.timesIdled                          55097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.324524                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10444654                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11960734                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2557129                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15950599                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            235184                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         312025                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           76841                       # Number of indirect misses.
system.cpu2.branchPred.lookups               18362619                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21971                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819665                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1941648                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230526                       # Number of branches committed
system.cpu2.commit.bw_lim_events               581590                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459688                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21578557                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41653608                       # Number of instructions committed
system.cpu2.commit.committedOps              42473474                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231272759                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183651                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.778150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212160792     91.74%     91.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9116141      3.94%     95.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3681751      1.59%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3608096      1.56%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1074224      0.46%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       181212      0.08%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       768804      0.33%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       100149      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       581590      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231272759                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318122                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39995797                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489544                       # Number of loads committed
system.cpu2.commit.membars                    1639386                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639386      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872399     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309209     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652339      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42473474                       # Class of committed instruction
system.cpu2.commit.refs                      15961560                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41653608                       # Number of Instructions Simulated
system.cpu2.committedOps                     42473474                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.680572                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.680572                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            182367146                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               618101                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9513623                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              71874005                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13531567                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 35106201                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1942810                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               693627                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2276490                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   18362619                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10595582                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219616608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               263019                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      80117530                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5116582                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.077605                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13049314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10679838                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.338597                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235224214                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.349094                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.808349                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               184172363     78.30%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                31682033     13.47%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12385269      5.27%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4184510      1.78%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1557825      0.66%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  631383      0.27%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  582781      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      45      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28005      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235224214                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1392096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2017294                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12712153                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.214868                       # Inst execution rate
system.cpu2.iew.exec_refs                    18109452                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5130762                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              158534830                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17375963                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1505115                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1821029                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7071307                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           64043614                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12978690                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1634955                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50841304                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                892236                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               720781                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1942810                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2529410                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        34900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          222040                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14052                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2386                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1910                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5886419                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2599291                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2386                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       544977                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1472317                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25360812                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49858569                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788686                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20001716                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.210715                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49883612                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65084346                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31413058                       # number of integer regfile writes
system.cpu2.ipc                              0.176039                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176039                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639606      3.12%      3.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32238749     61.43%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14118267     26.90%     91.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4479486      8.54%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52476259                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     909086                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017324                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 131970     14.52%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                679014     74.69%     89.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                98098     10.79%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51745723                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         341147683                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49858557                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85614910                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  59530030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52476259                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4513584                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21570139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            61893                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2053896                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14592275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235224214                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.223090                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646726                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201203890     85.54%     85.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22148137      9.42%     94.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7776288      3.31%     98.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2418645      1.03%     99.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1212856      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             213708      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182533      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              40807      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27350      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235224214                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.221778                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10223467                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1892538                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17375963                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7071307                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu2.numCycles                       236616310                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1426516656                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              166271949                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27106401                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4862163                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15917647                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                636607                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7101                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             87943350                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              69049019                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           44079306                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 34172181                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10865421                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1942810                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16889730                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16972905                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        87943338                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29897                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               896                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10288468                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           894                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   294742160                       # The number of ROB reads
system.cpu2.rob.rob_writes                  132060053                       # The number of ROB writes
system.cpu2.timesIdled                          53746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.730137                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11391600                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12153615                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2412777                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16596868                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            210875                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         262620                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           51745                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19446534                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19570                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819652                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1832288                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10572998                       # Number of branches committed
system.cpu3.commit.bw_lim_events               557174                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24083296                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42595702                       # Number of instructions committed
system.cpu3.commit.committedOps              43415539                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    233520867                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185917                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776774                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213826195     91.57%     91.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9407916      4.03%     95.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3813456      1.63%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3760601      1.61%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1106641      0.47%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       179533      0.08%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       768170      0.33%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       101181      0.04%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       557174      0.24%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    233520867                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292068                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40877454                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834205                       # Number of loads committed
system.cpu3.commit.membars                    1639350                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639350      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25385681     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653857     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736510      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43415539                       # Class of committed instruction
system.cpu3.commit.refs                      16390379                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42595702                       # Number of Instructions Simulated
system.cpu3.committedOps                     43415539                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.606054                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.606054                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            183704088                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               582527                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10069951                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75056969                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12978447                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 36978140                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1833379                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               576481                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2188171                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19446534                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10778545                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222594764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               298686                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      83475626                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4827736                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.081437                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12673592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11602475                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.349572                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         237682225                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.360729                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.829847                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               184352761     77.56%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33566429     14.12%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12846891      5.41%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3916694      1.65%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1104486      0.46%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1113815      0.47%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  753820      0.32%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      37      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27292      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           237682225                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1111571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1917861                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13237561                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219453                       # Inst execution rate
system.cpu3.iew.exec_refs                    18738379                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5252951                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160025694                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18331377                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1646302                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1514504                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7499434                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67489976                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13485428                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1508884                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52404080                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                806038                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               897223                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1833379                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2683960                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        38866                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          237340                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16671                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2249                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1736                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6497172                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2943260                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2249                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       584732                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1333129                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25908382                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51320127                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782998                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20286215                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.214914                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51349899                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67060014                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32213497                       # number of integer regfile writes
system.cpu3.ipc                              0.178379                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178379                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639573      3.04%      3.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33004099     61.22%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14651918     27.18%     91.44% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4617229      8.56%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53912964                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     913365                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016941                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 129956     14.23%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                685988     75.11%     89.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                97417     10.67%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53186740                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         346489276                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51320115                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91565489                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62552172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53912964                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4937804                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24074436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            67786                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2478172                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16957335                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    237682225                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.226828                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.648948                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202611787     85.24%     85.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22860804      9.62%     94.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8039820      3.38%     98.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2504872      1.05%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1211210      0.51%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             206449      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             177987      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41471      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27825      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      237682225                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.225772                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10743449                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2093531                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18331377                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7499434                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu3.numCycles                       238793796                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1424339388                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              167178827                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27609356                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4934841                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15112351                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                801155                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5961                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             92136127                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              72580523                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45909955                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 36330984                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11082581                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1833379                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17196837                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18300599                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        92136115                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29847                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               904                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10496252                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           901                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   300461305                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139162740                       # The number of ROB writes
system.cpu3.timesIdled                          43346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4170728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8263029                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       706936                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        97261                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44325028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3712327                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     89107031                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3809588                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1285418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2994890                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1097287                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              957                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            601                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2881308                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2881269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1285418                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2566                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12429714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12429714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    458340928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               458340928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1440                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4170850                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4170850    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4170850                       # Request fanout histogram
system.membus.respLayer1.occupancy        22494397299                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21428512652                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5092270039.285714                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   30210168226.972595                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 253014885500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118656910000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 712917805500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10519530                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10519530                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10519530                       # number of overall hits
system.cpu2.icache.overall_hits::total       10519530                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76052                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76052                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76052                       # number of overall misses
system.cpu2.icache.overall_misses::total        76052                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1869875500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1869875500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1869875500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1869875500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10595582                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10595582                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10595582                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10595582                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007178                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007178                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007178                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007178                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24586.802451                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24586.802451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24586.802451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24586.802451                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        66607                       # number of writebacks
system.cpu2.icache.writebacks::total            66607                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9413                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9413                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9413                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9413                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        66639                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        66639                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        66639                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        66639                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1582612000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1582612000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1582612000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1582612000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006289                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006289                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006289                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006289                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23749.035850                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23749.035850                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23749.035850                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23749.035850                       # average overall mshr miss latency
system.cpu2.icache.replacements                 66607                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10519530                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10519530                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76052                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76052                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1869875500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1869875500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10595582                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10595582                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007178                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007178                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24586.802451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24586.802451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9413                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9413                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        66639                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        66639                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1582612000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1582612000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006289                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23749.035850                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23749.035850                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986486                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10533460                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            66607                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           158.143438                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        348839000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986486                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999578                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999578                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21257803                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21257803                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13722486                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13722486                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13722486                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13722486                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2515730                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2515730                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2515730                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2515730                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 338162409632                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 338162409632                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 338162409632                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 338162409632                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16238216                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16238216                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16238216                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16238216                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.154927                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.154927                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.154927                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.154927                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 134419.198257                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134419.198257                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 134419.198257                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134419.198257                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2287263                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       243698                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            35018                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3345                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.316780                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.854410                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986722                       # number of writebacks
system.cpu2.dcache.writebacks::total           986722                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1936642                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1936642                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1936642                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1936642                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579088                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579088                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579088                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579088                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70400428462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70400428462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70400428462                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70400428462                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035662                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035662                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035662                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035662                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121571.209319                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121571.209319                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121571.209319                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121571.209319                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986722                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11115827                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11115827                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1470455                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1470455                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 156975553500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 156975553500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12586282                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12586282                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116830                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116830                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106753.048206                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106753.048206                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1190446                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1190446                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280009                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280009                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31439008500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31439008500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022247                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022247                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112278.564260                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112278.564260                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2606659                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2606659                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1045275                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1045275                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 181186856132                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 181186856132                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651934                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651934                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.286225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.286225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 173338.935813                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 173338.935813                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       746196                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       746196                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299079                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299079                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38961419962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38961419962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081896                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081896                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130271.332865                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130271.332865                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          339                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5012000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5012000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.392473                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.392473                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22885.844749                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22885.844749                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       488500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       488500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.136201                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.136201                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6427.631579                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6427.631579                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       971500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       971500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.467742                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.467742                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5583.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5583.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       828500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       828500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.454301                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.454301                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4902.366864                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4902.366864                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       489000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       489000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       463000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       463000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400227                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400227                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419438                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419438                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44852318500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44852318500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819665                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819665                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511719                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511719                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106934.322832                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106934.322832                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419437                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419437                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44432880500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44432880500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511718                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511718                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105934.575395                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105934.575395                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.715076                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15120848                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998348                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.145869                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        348850500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.715076                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.928596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.928596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35115999                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35115999                       # Number of data accesses
system.cpu3.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5518003651.162790                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   31449641773.595329                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 253014932500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119752244500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 711822471000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10715743                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10715743                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10715743                       # number of overall hits
system.cpu3.icache.overall_hits::total       10715743                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62802                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62802                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62802                       # number of overall misses
system.cpu3.icache.overall_misses::total        62802                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1502256500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1502256500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1502256500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1502256500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10778545                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10778545                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10778545                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10778545                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005827                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005827                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005827                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005827                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23920.520047                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23920.520047                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23920.520047                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23920.520047                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    44.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54772                       # number of writebacks
system.cpu3.icache.writebacks::total            54772                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7998                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7998                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7998                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7998                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54804                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54804                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54804                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54804                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1282600500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1282600500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1282600500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1282600500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005085                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005085                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005085                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005085                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23403.410335                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23403.410335                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23403.410335                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23403.410335                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54772                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10715743                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10715743                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62802                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62802                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1502256500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1502256500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10778545                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10778545                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005827                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005827                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23920.520047                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23920.520047                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7998                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7998                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54804                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54804                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1282600500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1282600500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005085                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005085                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23403.410335                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23403.410335                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986275                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10711814                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54772                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           195.570985                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355425000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986275                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999571                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999571                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21611894                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21611894                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14219340                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14219340                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14219340                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14219340                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2567925                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2567925                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2567925                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2567925                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 340153260016                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 340153260016                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 340153260016                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 340153260016                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16787265                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16787265                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16787265                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16787265                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.152969                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.152969                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.152969                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.152969                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132462.303228                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132462.303228                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132462.303228                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132462.303228                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2451200                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       298948                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            37709                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4317                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.003050                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.249016                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       996667                       # number of writebacks
system.cpu3.dcache.writebacks::total           996667                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1981904                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1981904                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1981904                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1981904                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586021                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586021                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70854260773                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70854260773                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70854260773                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70854260773                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034909                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034909                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034909                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034909                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120907.374946                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120907.374946                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120907.374946                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120907.374946                       # average overall mshr miss latency
system.cpu3.dcache.replacements                996667                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11537802                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11537802                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1513348                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1513348                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 156717419000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 156717419000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13051150                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13051150                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.115955                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.115955                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103556.762225                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103556.762225                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1230595                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1230595                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       282753                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       282753                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31346336500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31346336500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110861.198643                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110861.198643                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2681538                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2681538                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1054577                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1054577                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 183435841016                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 183435841016                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736115                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736115                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.282266                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.282266                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 173942.576992                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 173942.576992                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       751309                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       751309                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303268                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303268                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39507924273                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39507924273                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081172                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081172                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130273.963204                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130273.963204                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          222                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          222                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5165000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5165000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.404372                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.404372                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23265.765766                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23265.765766                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           83                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.151184                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.151184                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7102.409639                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7102.409639                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1061500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1061500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.441667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.441667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6676.100629                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6676.100629                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       922500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       922500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.436111                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.436111                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5875.796178                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5875.796178                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       275500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       275500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       257500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       257500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396976                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396976                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422676                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422676                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45103558000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45103558000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819652                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819652                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515677                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515677                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106709.531651                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106709.531651                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422676                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422676                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44680882000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44680882000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515677                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515677                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105709.531651                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105709.531651                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.608360                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15625316                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008491                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.493758                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355436500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.608360                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.862761                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.862761                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36224172                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36224172                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1350226700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3324808078.523858                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       117500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10733825500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   818072448500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13502267000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    145968586                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       145968586                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    145968586                       # number of overall hits
system.cpu0.icache.overall_hits::total      145968586                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24751657                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24751657                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24751657                       # number of overall misses
system.cpu0.icache.overall_misses::total     24751657                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 334572326496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 334572326496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 334572326496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 334572326496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170720243                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170720243                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170720243                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170720243                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.144984                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.144984                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.144984                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.144984                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13517.168830                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13517.168830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13517.168830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13517.168830                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2839                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              104                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    27.298077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23021467                       # number of writebacks
system.cpu0.icache.writebacks::total         23021467                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1730157                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1730157                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1730157                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1730157                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23021500                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23021500                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23021500                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23021500                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 293778369996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 293778369996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 293778369996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 293778369996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134849                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134849                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134849                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134849                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12761.043807                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12761.043807                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12761.043807                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12761.043807                       # average overall mshr miss latency
system.cpu0.icache.replacements              23021467                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    145968586                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      145968586                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24751657                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24751657                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 334572326496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 334572326496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170720243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170720243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.144984                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.144984                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13517.168830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13517.168830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1730157                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1730157                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23021500                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23021500                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 293778369996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 293778369996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12761.043807                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12761.043807                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168988600                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23021467                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.340479                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        364461985                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       364461985                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    387528850                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       387528850                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    387528850                       # number of overall hits
system.cpu0.dcache.overall_hits::total      387528850                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23123383                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23123383                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23123383                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23123383                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 717876853153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 717876853153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 717876853153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 717876853153                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    410652233                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    410652233                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    410652233                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    410652233                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056309                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056309                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056309                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056309                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31045.494215                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31045.494215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31045.494215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31045.494215                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3918362                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       158440                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            66471                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1964                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.948444                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.672098                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18320972                       # number of writebacks
system.cpu0.dcache.writebacks::total         18320972                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5209808                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5209808                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5209808                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5209808                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17913575                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17913575                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17913575                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17913575                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 337202854371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 337202854371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 337202854371                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 337202854371                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043622                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043622                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043622                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043622                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18823.872642                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18823.872642                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18823.872642                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18823.872642                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18320972                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    283120035                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      283120035                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17773082                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17773082                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 440482519000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 440482519000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    300893117                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    300893117                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24783.687995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24783.687995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2884888                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2884888                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14888194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14888194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 253506666500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 253506666500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17027.361848                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17027.361848                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104408815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104408815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5350301                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5350301                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 277394334153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 277394334153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048746                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048746                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51846.491282                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51846.491282                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2324920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2324920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3025381                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3025381                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83696187871                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83696187871                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027564                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027564                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27664.676902                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27664.676902                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1315                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1315                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10784500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10784500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434998                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434998                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8201.140684                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8201.140684                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1284                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1284                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010255                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010255                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37548.387097                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37548.387097                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2653                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2653                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          283                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          283                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2354500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2354500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2936                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2936                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.096390                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.096390                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8319.787986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8319.787986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2076500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2076500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.094687                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094687                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7469.424460                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7469.424460                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402689                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402689                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417181                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417181                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45214725000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45214725000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508838                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508838                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108381.553810                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108381.553810                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417181                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417181                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44797544000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44797544000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508838                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508838                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107381.553810                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107381.553810                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.947055                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          406267071                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18330463                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.163492                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.947055                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        841286619                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       841286619                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22935697                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17043631                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               59278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               63387                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               58445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               60841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               59591                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40329214                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22935697                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17043631                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              59278                       # number of overall hits
system.l2.overall_hits::.cpu1.data              63387                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              58445                       # number of overall hits
system.l2.overall_hits::.cpu2.data              60841                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48344                       # number of overall hits
system.l2.overall_hits::.cpu3.data              59591                       # number of overall hits
system.l2.overall_hits::total                40329214                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             85803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1276547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            927071                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8194                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936685                       # number of demand (read+write) misses
system.l2.demand_misses::total                4173617                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            85803                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1276547                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7581                       # number of overall misses
system.l2.overall_misses::.cpu1.data           927071                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8194                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925276                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6460                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936685                       # number of overall misses
system.l2.overall_misses::total               4173617                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7259604956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142621029462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    752798963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112642287491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    805883962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 112176314240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    644018460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112902677306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     489804614840                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7259604956                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142621029462                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    752798963                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112642287491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    805883962                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 112176314240                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    644018460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112902677306                       # number of overall miss cycles
system.l2.overall_miss_latency::total    489804614840                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23021500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18320178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           66639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          996276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44502831                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23021500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18320178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          66639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         996276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44502831                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.113388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.936002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.122961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.938302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.117875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.940186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.093783                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.113388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.936002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.122961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.938302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.117875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.940186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.093783                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84607.822058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111724.072409                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99300.746999                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121503.409654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98350.495729                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121235.517013                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99693.260062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120534.306951                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117357.346120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84607.822058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111724.072409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99300.746999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121503.409654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98350.495729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121235.517013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99693.260062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120534.306951                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117357.346120                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2994890                       # number of writebacks
system.l2.writebacks::total                   2994890                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            753                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            754                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            986                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6929                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           753                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           754                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           986                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6929                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1276011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4166688                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1276011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4166688                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6350103967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 129822023503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    596236970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103320842537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    641322972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102875005286                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    516636466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103491955855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 447614127556                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6350103967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 129822023503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    596236970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103320842537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    641322972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102875005286                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    516636466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103491955855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 447614127556                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.094991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.935220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.104323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.937538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.099883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.939531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.093627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.094991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.935220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.104323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.937538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.099883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.939531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.093627                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74663.185973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101740.520656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93880.801449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111541.928862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92250.139816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111273.723379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94380.063208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110564.548920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107426.840588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74663.185973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101740.520656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93880.801449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111541.928862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92250.139816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111273.723379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94380.063208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110564.548920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107426.840588                       # average overall mshr miss latency
system.l2.replacements                        7896223                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5881226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5881226                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5881226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5881226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     38316363                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         38316363                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     38316363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     38316363                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  134                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                104                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1718500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1748000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              238                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.954023                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.155556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.090909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.176471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.436975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20704.819277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16807.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           104                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1669500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       142000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       181000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2094000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.954023                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.155556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.090909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.176471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.436975                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20114.457831                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20111.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20134.615385                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.337838                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.225000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.269231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.317365                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   556.603774                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       511500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       183000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       140000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1074500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.337838                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.225000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.269231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.317365                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20460                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20273.584906                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2626820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2702052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         827963                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         681806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689336                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2881269                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94842791409                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82032855620                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81728688934                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82529059706                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341133395669                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3454783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       707816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       706604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5583321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.239657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.963759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.964905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.516049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114549.552829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120253.862150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119870.885463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119722.544167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118396.927072                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       827963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       681806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2881269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86563155421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75211206638                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74910619453                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75635689227                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 312320670739                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.239657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.963759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.964905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.516049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104549.545597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110253.848984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109870.871557                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109722.528966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108396.914949                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22935697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         59278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         58445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23101764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        85803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6460                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           108038                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7259604956                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    752798963                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    805883962                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    644018460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9462306341                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23021500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        66639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23209802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.113388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.122961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.117875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84607.822058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99300.746999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98350.495729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99693.260062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87583.131315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          753                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1230                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1242                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          986                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4211                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       103827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6350103967                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    596236970                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    641322972                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    516636466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8104300375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003694                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.094991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.104323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.099883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74663.185973                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93880.801449                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92250.139816                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94380.063208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78055.807979                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14416811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        36043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        34809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14525398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       448584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1184310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47778238053                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30609431871                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30447625306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30373617600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139208912830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14865395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15709708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.866492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.871051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.876633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106509.010694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124983.899484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125056.989798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122796.605606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117544.319334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          536                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          775                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          754                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          653                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2718                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       448048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246696                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1181592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43258868082                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  28109635899                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27964385833                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27856266628                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127189156442                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.863750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.868353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.874319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96549.628794                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115141.136348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115214.430993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112917.382641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107642.194973                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          691                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          620                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          613                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          642                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2566                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          694                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          620                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          613                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          642                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2569                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.995677                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998832                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          691                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          620                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          613                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          642                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2566                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     17694183                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     15532233                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     15596752                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     16158725                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     64981893                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.995677                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998832                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 25606.632417                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 25051.988710                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 25443.314845                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 25169.353583                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 25324.198363                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                    88693736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7896226                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.232421                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.052844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.885569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.996810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.047961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.250366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.051894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.230870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.036686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.446888                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.469576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.107587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.359325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 717523442                       # Number of tag accesses
system.l2.tags.data_accesses                717523442                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5443136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81664704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        406464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59282944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        444928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59169408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        350336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59906048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          266667968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5443136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       406464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       444928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       350336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6644864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191672960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191672960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1276011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4166687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2994890                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2994890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6545577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98204891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           488788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71289979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           535043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         71153448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           421292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         72039285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             320678302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6545577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       488788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       535043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       421292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7990700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230493973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230493973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230493973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6545577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98204891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          488788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71289979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          535043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        71153448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          421292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        72039285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            551172275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2982718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1257588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003778904250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184731                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184731                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8645346                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2809031                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4166687                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2994890                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4166687                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2994890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33332                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12172                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            369486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            253468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            264206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            235922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           294855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           287233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           246145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           228223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            209057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           183591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           220056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162729                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 195881580110                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20666775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            273381986360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47390.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66140.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1408849                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1598552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4166687                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2994890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1211234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1113191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  855520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  459011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  125304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   67876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   66811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4108632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.845732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.123813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.699426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3093755     75.30%     75.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       746958     18.18%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       105117      2.56%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40714      0.99%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21621      0.53%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14153      0.34%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10920      0.27%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9241      0.22%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66153      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4108632                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.374934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.860795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.348887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184730    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184731                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.575269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172468     93.36%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              789      0.43%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8993      4.87%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1903      1.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              437      0.24%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               99      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184731                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              264534720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2133248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190892160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               266667968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191672960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       318.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    320.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  831574675500                       # Total gap between requests
system.mem_ctrls.avgGap                     116116.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5443072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80485632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       406464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59005568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       444928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58880256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       350336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59518464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190892160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6545499.638871596195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 96787012.038487121463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 488788.310206865601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70956423.878907606006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 535042.722808711929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 70805731.466470986605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 421292.270519978309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 71573200.688543543220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229555031.486524343491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1276011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2994890                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2829666230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76674881404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    327412981                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64498389567                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    346951734                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64137422993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    284872965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64282388486                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20040236531408                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33271.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60089.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51552.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69630.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49906.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69373.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52041.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68675.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6691476.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14759786580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7844989845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14274759240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7760594880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65643552000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     171299324670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     175072628160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       456655635375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.145647                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 453025855997                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27768000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 350780859503                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14575931580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7747268595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15237395460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7809046920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65643552000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     301909251210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65085321600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       478007767365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.822392                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 165915494492                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27768000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 637891221008                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5982828718.487395                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32706247437.916397                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          115     96.64%     96.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 253014669000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119618098000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 711956617500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8326940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8326940                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8326940                       # number of overall hits
system.cpu1.icache.overall_hits::total        8326940                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75035                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75035                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75035                       # number of overall misses
system.cpu1.icache.overall_misses::total        75035                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1785049000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1785049000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1785049000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1785049000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8401975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8401975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8401975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8401975                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008931                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008931                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008931                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008931                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23789.551543                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23789.551543                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23789.551543                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23789.551543                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          432                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66827                       # number of writebacks
system.cpu1.icache.writebacks::total            66827                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8176                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8176                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8176                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8176                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66859                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66859                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66859                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66859                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1540723500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1540723500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1540723500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1540723500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007958                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007958                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007958                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007958                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23044.369494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23044.369494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23044.369494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23044.369494                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66827                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8326940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8326940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75035                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75035                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1785049000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1785049000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8401975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8401975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008931                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008931                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23789.551543                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23789.551543                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8176                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8176                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66859                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66859                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1540723500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1540723500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007958                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007958                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23044.369494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23044.369494                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986694                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8338398                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66827                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           124.775884                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341783000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986694                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999584                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16870809                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16870809                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13754705                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13754705                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13754705                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13754705                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2523105                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2523105                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2523105                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2523105                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 339474088289                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 339474088289                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 339474088289                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 339474088289                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16277810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16277810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16277810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16277810                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155003                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155003                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155003                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155003                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 134546.159708                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 134546.159708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 134546.159708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 134546.159708                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2357401                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       189686                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            37005                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2516                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.704932                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.391892                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990974                       # number of writebacks
system.cpu1.dcache.writebacks::total           990974                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1939360                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1939360                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1939360                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1939360                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583745                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583745                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70724911500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70724911500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70724911500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70724911500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035861                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035861                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035861                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035861                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121157.203060                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121157.203060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121157.203060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121157.203060                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990974                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11140372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11140372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1472354                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1472354                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 157802612000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 157802612000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12612726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12612726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116736                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116736                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107177.086489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107177.086489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1189166                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1189166                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283188                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283188                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31627716500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31627716500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022453                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022453                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111684.522296                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111684.522296                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2614333                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2614333                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1050751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1050751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 181671476289                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 181671476289                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665084                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665084                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.286692                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.286692                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 172896.791237                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 172896.791237                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       750194                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       750194                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300557                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300557                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39097195000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39097195000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130082.463559                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130082.463559                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5063500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5063500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.385475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.385475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24461.352657                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24461.352657                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       539500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       539500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.134078                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.134078                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7493.055556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7493.055556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          174                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1213500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1213500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.465241                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.465241                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6974.137931                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6974.137931                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1058500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1058500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6226.470588                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6226.470588                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       238000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       238000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       223000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       223000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418122                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418122                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45035173000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45035173000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819631                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819631                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510134                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510134                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107708.211957                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107708.211957                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418122                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418122                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44617051000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44617051000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510134                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510134                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106708.211957                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106708.211957                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.593835                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15158327                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1001683                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.132858                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341794500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.593835                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924807                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924807                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35198415                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35198415                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 831574715500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          38921931                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8876116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     38623761                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4901333                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1091                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           715                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1806                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5624345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5624344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23209802                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15712131                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2569                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2569                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     69064466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     54973066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2984252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       199885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2972302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       164380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3002606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133561502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2946749824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2345033344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8555904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126811392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8527744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126261120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7012864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127548032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5696500224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7941130                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194457344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52487621                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093996                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48161827     91.76%     91.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3992628      7.61%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 110363      0.21%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 170959      0.33%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  51844      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52487621                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        89080597471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498453775                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100708764                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1513525045                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82793130                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27497238115                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34583676809                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1503565541                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101035724                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               873594695000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1079960                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                  1083463                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1017.06                       # Real time elapsed on the host
host_tick_rate                               41315190                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098382407                       # Number of instructions simulated
sim_ops                                    1101945680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042020                       # Number of seconds simulated
sim_ticks                                 42019979500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.003712                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4115706                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4287028                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           510817                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7975352                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32433                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50077                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17644                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8370144                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10846                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3633                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           434265                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4486260                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1501725                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         138766                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9706296                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20734548                       # Number of instructions committed
system.cpu0.commit.committedOps              20799262                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     61527694                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.338047                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376071                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     55187565     89.70%     89.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3228165      5.25%     94.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       750445      1.22%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       242216      0.39%     96.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       249563      0.41%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        85998      0.14%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        72602      0.12%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       209415      0.34%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1501725      2.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     61527694                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67506                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20554702                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4771919                       # Number of loads committed
system.cpu0.commit.membars                      97278                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97941      0.47%      0.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15151719     72.85%     73.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6837      0.03%     73.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4774992     22.96%     96.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        762742      3.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20799262                       # Class of committed instruction
system.cpu0.commit.refs                       5538596                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20734548                       # Number of Instructions Simulated
system.cpu0.committedOps                     20799262                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.570332                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.570332                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             42062117                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                78008                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3458313                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32816581                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4826678                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14931646                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                436949                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               220377                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               833854                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8370144                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2075175                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     57567864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                45183                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1063                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37869399                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1027010                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113065                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           5008696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4148139                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.511547                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          63091244                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.605170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892839                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                38003714     60.24%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14633733     23.19%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8717425     13.82%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1372981      2.18%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   98177      0.16%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  103470      0.16%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   94629      0.15%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   21327      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   45788      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            63091244                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2729                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       10937967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              457447                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5639205                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.384528                       # Inst execution rate
system.cpu0.iew.exec_refs                     9663953                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    984573                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19615431                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7216914                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66614                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           246347                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1078968                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30447537                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8679380                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           335500                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28466299                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                202741                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7326691                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                436949                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7683924                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       472619                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8801                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2444995                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       312291                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           164                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       271298                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        186149                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20029208                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25438268                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.797390                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15971087                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.343625                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25519942                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36662282                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18880055                       # number of integer regfile writes
system.cpu0.ipc                              0.280086                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.280086                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100472      0.35%      0.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18848464     65.44%     65.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7221      0.03%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1896      0.01%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1344      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8836177     30.68%     96.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1004358      3.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            579      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28801799                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3265                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6500                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3192                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3319                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     669492                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023245                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 275227     41.11%     41.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     41.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     39      0.01%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     41.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                384120     57.37%     98.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10033      1.50%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               38      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29367554                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         121507193                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25435076                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         40092645                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30243686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28801799                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             203851                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9648277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           149359                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         65085                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6248203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     63091244                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.456510                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.089173                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48602088     77.03%     77.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7866771     12.47%     89.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3068790      4.86%     94.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1460591      2.32%     96.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1052934      1.67%     98.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             402099      0.64%     98.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             315695      0.50%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278934      0.44%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              43342      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       63091244                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389060                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           112826                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4658                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7216914                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1078968                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5972                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        74029211                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10010754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31028141                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15521958                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                991933                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5571994                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5019971                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               181174                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41662978                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31644020                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23651238                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14736577                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                188925                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                436949                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              6485624                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8129284                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2771                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41660207                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4831959                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64213                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3981334                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64207                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    90502160                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62576282                       # The number of ROB writes
system.cpu0.timesIdled                         112990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2526                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.192474                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4245982                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4324142                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           528128                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8111522                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11124                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15507                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4383                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8435511                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1975                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3185                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           449987                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4278769                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1452169                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         148524                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10053084                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19604105                       # Number of instructions committed
system.cpu1.commit.committedOps              19675534                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     59799924                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.329023                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.365016                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53849951     90.05%     90.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3036198      5.08%     95.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       703815      1.18%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       209250      0.35%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       216833      0.36%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        67716      0.11%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        67252      0.11%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       196740      0.33%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1452169      2.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     59799924                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18694                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19428580                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4599319                       # Number of loads committed
system.cpu1.commit.membars                     107200                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       107200      0.54%      0.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14454002     73.46%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            208      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4602504     23.39%     97.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        511216      2.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19675534                       # Class of committed instruction
system.cpu1.commit.refs                       5113720                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19604105                       # Number of Instructions Simulated
system.cpu1.committedOps                     19675534                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.247640                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.247640                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42432148                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                78896                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3510720                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32214177                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2936931                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14762448                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                451585                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               228977                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               828072                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8435511                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1952986                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     58059664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                25428                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37426912                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1059452                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132494                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2821669                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4257106                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.587854                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          61411184                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.617080                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.903223                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36594156     59.59%     59.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14431976     23.50%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8668993     14.12%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1345323      2.19%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   69491      0.11%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   90991      0.15%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  152367      0.25%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20521      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   37366      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            61411184                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2255886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              474753                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5485355                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.431403                       # Inst execution rate
system.cpu1.iew.exec_refs                     9225306                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    707320                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19090978                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7149511                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70089                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           263450                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              824998                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29667424                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8517986                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           332954                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27466154                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                195025                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7613817                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                451585                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7956982                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       456008                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             938                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2550192                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       310597                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       273181                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        201572                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19629152                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24475587                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799425                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15692041                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.384431                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24568715                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35328761                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18327043                       # number of integer regfile writes
system.cpu1.ipc                              0.307916                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.307916                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           108706      0.39%      0.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18284298     65.77%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 283      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8674438     31.20%     97.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             730979      2.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27799108                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     629900                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022659                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 265645     42.17%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     42.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                362165     57.50%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2090      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28320302                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         117789963                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24475587                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39659375                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29446858                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27799108                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             220566                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9991890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           150663                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         72042                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6523782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     61411184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.452672                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.081639                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47400140     77.18%     77.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7553152     12.30%     89.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3041279      4.95%     94.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1439714      2.34%     96.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             996742      1.62%     98.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             373811      0.61%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             297273      0.48%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             267989      0.44%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41084      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       61411184                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.436632                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           115286                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4391                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7149511                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             824998                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1506                       # number of misc regfile reads
system.cpu1.numCycles                        63667070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    20281890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30701592                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14825030                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                973473                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3706189                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5425241                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               180713                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40752645                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30935545                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23260013                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14540084                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 67973                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                451585                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6728194                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8434983                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40752645                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5283540                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70989                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3934391                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70993                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    88065557                       # The number of ROB reads
system.cpu1.rob.rob_writes                   61070073                       # The number of ROB writes
system.cpu1.timesIdled                          25086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.570601                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4517674                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4583186                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           551876                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8419967                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11432                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16162                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4730                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8741709                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1783                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3370                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           474817                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4422852                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1463051                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         162418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10595746                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            20218495                       # Number of instructions committed
system.cpu2.commit.committedOps              20296742                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63328975                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.320497                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.336762                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     57002892     90.01%     90.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3292321      5.20%     95.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       770948      1.22%     96.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       246815      0.39%     96.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       215751      0.34%     97.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        68298      0.11%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        69115      0.11%     97.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       199784      0.32%     97.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1463051      2.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63328975                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18941                       # Number of function calls committed.
system.cpu2.commit.int_insts                 20039837                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4833335                       # Number of loads committed
system.cpu2.commit.membars                     117349                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       117349      0.58%      0.58% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14864986     73.24%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            220      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4836705     23.83%     97.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        477078      2.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20296742                       # Class of committed instruction
system.cpu2.commit.refs                       5313783                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   20218495                       # Number of Instructions Simulated
system.cpu2.committedOps                     20296742                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.322975                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.322975                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             45187110                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                78107                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3769596                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33484288                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3080361                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15391307                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                476579                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               226925                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               882127                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8741709                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2244931                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61343622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                31742                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      39084691                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1107276                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.130113                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3120126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4529106                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.581742                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          65017484                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.606150                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.881024                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                38903223     59.84%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                15337900     23.59%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9038599     13.90%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1438939      2.21%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   61858      0.10%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   95855      0.15%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   76607      0.12%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23967      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   40536      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            65017484                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2168078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              502479                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5706009                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.427500                       # Inst execution rate
system.cpu2.iew.exec_refs                     9810090                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    634012                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               19114119                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7534171                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             73680                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           288393                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              786198                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30825774                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9176078                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           351603                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28721861                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                197130                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9149421                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                476579                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9493541                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       502118                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             906                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2700836                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       305750                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           106                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       285970                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        216509                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20249075                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25382557                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803619                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16272537                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.377798                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25492318                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36826906                       # number of integer regfile reads
system.cpu2.int_regfile_writes               19097117                       # number of integer regfile writes
system.cpu2.ipc                              0.300935                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.300935                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           118983      0.41%      0.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18957826     65.21%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 270      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9336768     32.11%     97.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             659213      2.27%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              29073464                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     675977                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.023251                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 265835     39.33%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408445     60.42%     99.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1697      0.25%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29630458                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         124004897                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25382557                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         41354896                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30589808                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 29073464                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             235966                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10529032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           164508                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         73548                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6886232                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     65017484                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.447164                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.070607                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           50333595     77.42%     77.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7865097     12.10%     89.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3236620      4.98%     94.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1532144      2.36%     96.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1058957      1.63%     98.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             391436      0.60%     99.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             293870      0.45%     99.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             263653      0.41%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              42112      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       65017484                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.432734                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           124088                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            6377                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7534171                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             786198                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1634                       # number of misc regfile reads
system.cpu2.numCycles                        67185562                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16763241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               32238523                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15329744                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                990814                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3885661                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6232937                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               181209                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42381373                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32162912                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           24220390                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15184043                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                101950                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                476579                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7599844                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8890646                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        42381373                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5632834                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             72617                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4275727                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         72619                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    92746777                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63475020                       # The number of ROB writes
system.cpu2.timesIdled                          25200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.610798                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4671371                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4737180                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           576881                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8222413                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11407                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15714                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4307                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8544854                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1939                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3271                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           502288                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4238348                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1337696                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         140381                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10638761                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19316809                       # Number of instructions committed
system.cpu3.commit.committedOps              19384091                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     59660762                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.324905                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.328178                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     53347451     89.42%     89.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3382877      5.67%     95.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       807575      1.35%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       266664      0.45%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       173302      0.29%     97.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77935      0.13%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        69213      0.12%     97.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       198049      0.33%     97.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1337696      2.24%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     59660762                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18813                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19144571                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4549299                       # Number of loads committed
system.cpu3.commit.membars                     100954                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       100954      0.52%      0.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14317305     73.86%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            214      0.00%     74.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4552570     23.49%     97.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        412644      2.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19384091                       # Class of committed instruction
system.cpu3.commit.refs                       4965214                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19316809                       # Number of Instructions Simulated
system.cpu3.committedOps                     19384091                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.293768                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.293768                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             41380908                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                75674                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3893804                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32656791                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3155694                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15517406                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                503947                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               221740                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               816548                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8544854                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2185451                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     57739999                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                29077                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38158921                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1157080                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.134300                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3055876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4682778                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.599746                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          61374503                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.627299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.888034                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                35772430     58.29%     58.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15206847     24.78%     83.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8674040     14.13%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1418528      2.31%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   59920      0.10%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   98259      0.16%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   88421      0.14%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20296      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   35762      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            61374503                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2250588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              534787                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5512992                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.431389                       # Inst execution rate
system.cpu3.iew.exec_refs                     9049876                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    534918                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               18646376                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7204036                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             65495                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           302106                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              702471                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           29960680                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8514958                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           381302                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27447151                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                188900                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7529630                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                503947                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7859342                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       445267                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             928                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2654737                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       286556                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            78                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       293605                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        241182                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19334874                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24457431                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.800598                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15479465                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.384399                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24593352                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35176261                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18501019                       # number of integer regfile writes
system.cpu3.ipc                              0.303604                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.303604                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           102515      0.37%      0.37% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18498622     66.47%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 221      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8677642     31.18%     98.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             549049      1.97%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              27828453                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     592527                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021292                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 247364     41.75%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     41.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                343974     58.05%     99.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1189      0.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28318465                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         117779068                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24457431                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40537330                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29752440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 27828453                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             208240                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10576589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           155132                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         67859                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6952514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     61374503                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.453420                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.065656                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           47170878     76.86%     76.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7593940     12.37%     89.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3223803      5.25%     94.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1500836      2.45%     96.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1008685      1.64%     98.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             329956      0.54%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             266105      0.43%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             239151      0.39%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              41149      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       61374503                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.437382                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           106089                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4262                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7204036                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             702471                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1561                       # number of misc regfile reads
system.cpu3.numCycles                        63625091                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    20323689                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               30140802                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14676876                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                948881                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3956757                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5454233                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               188400                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41243732                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31332388                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23672125                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15260943                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 70885                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                503947                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6720843                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8995249                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41243732                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4791211                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             64005                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3832445                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         64006                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    88334608                       # The number of ROB reads
system.cpu3.rob.rob_writes                   61761050                       # The number of ROB writes
system.cpu3.timesIdled                          24892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2817979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4929107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2578467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       644405                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3448556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2026334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8684562                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2670739                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2691365                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310028                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1802816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7584                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21228                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95967                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2691366                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           118                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7715943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7715943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    198199296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               198199296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25570                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2816263                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2816263    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2816263                       # Request fanout histogram
system.membus.respLayer1.occupancy        14586940621                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6832302984                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1596                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          799                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10547681.476846                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20213482.182508                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          799    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    223892500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            799                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    33592382000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8427597500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2218754                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2218754                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2218754                       # number of overall hits
system.cpu2.icache.overall_hits::total        2218754                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26177                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26177                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26177                       # number of overall misses
system.cpu2.icache.overall_misses::total        26177                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1680315997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1680315997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1680315997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1680315997                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2244931                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2244931                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2244931                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2244931                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.011660                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011660                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.011660                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011660                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64190.548841                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64190.548841                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64190.548841                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64190.548841                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3178                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    52.098361                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24849                       # number of writebacks
system.cpu2.icache.writebacks::total            24849                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1328                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1328                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1328                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1328                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24849                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24849                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24849                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24849                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1575377997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1575377997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1575377997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1575377997                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011069                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011069                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011069                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011069                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63398.044066                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63398.044066                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63398.044066                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63398.044066                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24849                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2218754                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2218754                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26177                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26177                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1680315997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1680315997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2244931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2244931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.011660                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011660                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64190.548841                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64190.548841                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1328                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1328                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24849                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24849                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1575377997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1575377997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011069                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011069                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63398.044066                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63398.044066                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2296312                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24881                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            92.291789                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4514711                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4514711                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4295270                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4295270                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4295270                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4295270                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2666766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2666766                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2666766                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2666766                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 194142793606                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 194142793606                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 194142793606                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 194142793606                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6962036                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6962036                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6962036                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6962036                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.383044                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.383044                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.383044                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.383044                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 72800.835771                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72800.835771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 72800.835771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72800.835771                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     20792604                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        93568                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           526937                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1207                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.459374                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.521127                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1060975                       # number of writebacks
system.cpu2.dcache.writebacks::total          1060975                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1595487                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1595487                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1595487                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1595487                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1071279                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1071279                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1071279                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1071279                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  79719354583                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  79719354583                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  79719354583                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  79719354583                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.153874                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.153874                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.153874                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.153874                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 74415.119295                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 74415.119295                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 74415.119295                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 74415.119295                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1060975                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3980938                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3980938                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2544085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2544085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 184794386000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 184794386000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6525023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6525023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.389897                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.389897                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72636.875733                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72636.875733                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1497502                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1497502                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1046583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1046583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  77580500500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  77580500500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.160395                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.160395                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 74127.422765                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 74127.422765                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       314332                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        314332                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       122681                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       122681                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9348407606                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9348407606                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       437013                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       437013                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.280726                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.280726                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76200.940700                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76200.940700                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        97985                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        97985                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24696                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24696                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2138854083                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2138854083                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056511                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056511                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86607.308188                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86607.308188                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        39696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        39696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1400                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1400                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     34765500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     34765500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        41096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        41096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.034067                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.034067                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24832.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24832.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          527                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          527                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          873                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          873                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     11471500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     11471500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.021243                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.021243                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13140.320733                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13140.320733                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        34014                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        34014                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5761                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5761                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     45960000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     45960000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        39775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        39775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.144840                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.144840                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7977.781635                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7977.781635                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5725                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5725                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     40394000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     40394000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.143935                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.143935                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7055.720524                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7055.720524                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2144000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2144000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1985000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1985000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1069                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1069                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2301                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2301                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     29398499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     29398499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3370                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3370                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.682789                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.682789                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 12776.401130                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 12776.401130                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2298                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2298                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     27093999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     27093999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.681899                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.681899                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 11790.251958                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 11790.251958                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.994524                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5452609                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1072747                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.082847                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.994524                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968579                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968579                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15165272                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15165272                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1480                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          741                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13775713.900135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30345939.555408                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          741    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    326324000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            741                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    31812175500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  10207804000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2159457                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2159457                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2159457                       # number of overall hits
system.cpu3.icache.overall_hits::total        2159457                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25994                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25994                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25994                       # number of overall misses
system.cpu3.icache.overall_misses::total        25994                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1743390497                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1743390497                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1743390497                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1743390497                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2185451                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2185451                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2185451                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2185451                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011894                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011894                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011894                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011894                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67068.958106                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67068.958106                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67068.958106                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67068.958106                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3999                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    54.780822                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24717                       # number of writebacks
system.cpu3.icache.writebacks::total            24717                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1277                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1277                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1277                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1277                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24717                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24717                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24717                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24717                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1637849498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1637849498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1637849498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1637849498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.011310                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011310                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.011310                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011310                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66264.089412                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66264.089412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66264.089412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66264.089412                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24717                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2159457                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2159457                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25994                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25994                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1743390497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1743390497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2185451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2185451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011894                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011894                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67068.958106                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67068.958106                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1277                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1277                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24717                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24717                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1637849498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1637849498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.011310                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011310                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66264.089412                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66264.089412                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2242907                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24749                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            90.626167                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4395619                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4395619                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4125742                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4125742                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4125742                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4125742                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2483741                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2483741                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2483741                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2483741                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 183962275854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 183962275854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 183962275854                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 183962275854                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6609483                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6609483                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6609483                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6609483                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.375784                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.375784                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.375784                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.375784                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74066.609946                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74066.609946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74066.609946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74066.609946                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     18362805                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       158019                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           468520                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1823                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    39.193215                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.680746                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       981477                       # number of writebacks
system.cpu3.dcache.writebacks::total           981477                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1491273                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1491273                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1491273                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1491273                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       992468                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       992468                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       992468                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       992468                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  73456292629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  73456292629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  73456292629                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  73456292629                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.150158                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.150158                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.150158                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.150158                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 74013.764302                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 74013.764302                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 74013.764302                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 74013.764302                       # average overall mshr miss latency
system.cpu3.dcache.replacements                981477                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3851791                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3851791                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2379643                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2379643                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 175938249000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 175938249000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6231434                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6231434                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.381877                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.381877                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73934.724242                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73934.724242                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1410669                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1410669                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       968974                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       968974                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  71434569000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  71434569000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.155498                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.155498                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 73721.863538                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73721.863538                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       273951                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        273951                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       104098                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       104098                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   8024026854                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8024026854                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       378049                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       378049                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.275356                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.275356                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77081.469903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77081.469903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        80604                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        80604                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23494                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23494                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2021723629                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2021723629                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062145                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062145                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86052.763642                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86052.763642                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        34196                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        34196                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1393                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1393                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     39408000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     39408000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        35589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        35589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.039141                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039141                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28290.021536                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28290.021536                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          520                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          520                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          873                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          873                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12264000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12264000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.024530                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.024530                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14048.109966                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14048.109966                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        28539                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        28539                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5785                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5785                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     44722000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     44722000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        34324                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        34324                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.168541                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.168541                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7730.682800                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7730.682800                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5741                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5741                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     39112000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     39112000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.167259                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.167259                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6812.750392                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6812.750392                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1773500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1773500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1642500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1642500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1094                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1094                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2177                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2177                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     30706499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     30706499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3271                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3271                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.665546                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.665546                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 14104.960496                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 14104.960496                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2177                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2177                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     28529499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     28529499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.665546                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.665546                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 13104.960496                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 13104.960496                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.653386                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5192492                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           993437                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.226795                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.653386                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.957918                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.957918                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14358742                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14358742                       # Number of data accesses
system.cpu0.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          298                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16797067.114094                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   48556418.978535                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          298    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    371062000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            298                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    37014453500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5005526000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1959032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1959032                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1959032                       # number of overall hits
system.cpu0.icache.overall_hits::total        1959032                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116143                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116143                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116143                       # number of overall misses
system.cpu0.icache.overall_misses::total       116143                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8269674484                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8269674484                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8269674484                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8269674484                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2075175                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2075175                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2075175                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2075175                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.055968                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.055968                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.055968                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.055968                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71202.521753                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71202.521753                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71202.521753                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71202.521753                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31200                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              442                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    70.588235                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108820                       # number of writebacks
system.cpu0.icache.writebacks::total           108820                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7322                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7322                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7322                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7322                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108821                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108821                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108821                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108821                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7726797485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7726797485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7726797485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7726797485                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.052439                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.052439                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.052439                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.052439                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71004.654295                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71004.654295                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71004.654295                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71004.654295                       # average overall mshr miss latency
system.cpu0.icache.replacements                108820                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1959032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1959032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116143                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116143                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8269674484                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8269674484                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2075175                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2075175                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.055968                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.055968                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71202.521753                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71202.521753                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7322                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7322                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108821                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108821                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7726797485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7726797485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.052439                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.052439                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71004.654295                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71004.654295                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2069337                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108852                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            19.010556                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4259170                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4259170                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4269234                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4269234                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4269234                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4269234                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2703838                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2703838                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2703838                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2703838                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 195296346243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 195296346243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 195296346243                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 195296346243                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6973072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6973072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6973072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6973072                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.387754                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.387754                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.387754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.387754                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72229.307467                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72229.307467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72229.307467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72229.307467                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19186197                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       149096                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           496753                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2081                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.623213                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.646324                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1040714                       # number of writebacks
system.cpu0.dcache.writebacks::total          1040714                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1654453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1654453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1654453                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1654453                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1049385                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1049385                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1049385                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1049385                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  77119997168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  77119997168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  77119997168                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  77119997168                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.150491                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.150491                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.150491                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.150491                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73490.660880                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73490.660880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73490.660880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73490.660880                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1040714                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3745998                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3745998                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2498695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2498695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 180579536000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 180579536000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6244693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6244693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.400131                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.400131                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72269.539099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72269.539099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1493276                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1493276                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1005419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1005419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  73464869000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  73464869000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.161004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.161004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73068.908584                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73068.908584                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       523236                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        523236                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       205143                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       205143                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14716810243                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14716810243                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       728379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       728379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.281643                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.281643                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71739.275739                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71739.275739                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       161177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       161177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43966                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43966                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3655128168                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3655128168                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060361                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060361                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83135.335668                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83135.335668                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33293                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33293                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2388                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2388                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61298500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61298500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066926                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066926                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25669.388610                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25669.388610                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1921                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1921                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          467                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          467                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013088                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013088                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11111.349036                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11111.349036                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        28096                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        28096                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6416                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6416                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     58541000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     58541000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34512                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34512                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.185906                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.185906                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9124.220698                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9124.220698                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6382                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6382                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     52199000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     52199000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.184921                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.184921                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8179.097462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8179.097462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       606500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       606500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       566500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       566500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2068                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2068                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1565                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1565                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     27695500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     27695500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3633                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3633                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.430773                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.430773                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17696.805112                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17696.805112                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1564                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1564                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     26130500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     26130500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.430498                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.430498                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16707.480818                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16707.480818                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.318893                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5391398                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1049356                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.137816                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.318893                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.978715                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978715                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15143120                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15143120                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21607                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              328228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8332                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              316960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              325377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8437                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              313664                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1331706                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21607                       # number of overall hits
system.l2.overall_hits::.cpu0.data             328228                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8332                       # number of overall hits
system.l2.overall_hits::.cpu1.data             316960                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9101                       # number of overall hits
system.l2.overall_hits::.cpu2.data             325377                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8437                       # number of overall hits
system.l2.overall_hits::.cpu3.data             313664                       # number of overall hits
system.l2.overall_hits::total                 1331706                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            711036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            680669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15748                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            735641                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16280                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            668356                       # number of demand (read+write) misses
system.l2.demand_misses::total                2931315                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87213                       # number of overall misses
system.l2.overall_misses::.cpu0.data           711036                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16372                       # number of overall misses
system.l2.overall_misses::.cpu1.data           680669                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15748                       # number of overall misses
system.l2.overall_misses::.cpu2.data           735641                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16280                       # number of overall misses
system.l2.overall_misses::.cpu3.data           668356                       # number of overall misses
system.l2.overall_misses::total               2931315                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7307683255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  71038719534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1487643971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68754294536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1418659466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  73633922727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1489029957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  67658934053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     292788887499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7307683255                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  71038719534                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1487643971                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68754294536                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1418659466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  73633922727                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1489029957                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  67658934053                       # number of overall miss cycles
system.l2.overall_miss_latency::total    292788887499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1039264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          997629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1061018                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24717                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          982020                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4263021                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1039264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         997629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1061018                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24717                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         982020                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4263021                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.801443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.684173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.662727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.682287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.633748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.693335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.658656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.680593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.687614                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.801443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.684173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.662727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.682287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.633748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.693335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.658656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.680593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.687614                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83791.215243                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99908.752207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90865.133826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101009.880773                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90085.056261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100094.914132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91463.756572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101231.879497                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99883.119862                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83791.215243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99908.752207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90865.133826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101009.880773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90085.056261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100094.914132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91463.756572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101231.879497                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99883.119862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              310028                       # number of writebacks
system.l2.writebacks::total                    310028                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1705                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6352                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31476                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          30504                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              144345                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1705                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6352                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31476                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         30504                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             144345                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       680880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       649350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       704165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       637852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2786970                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       680880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       649350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       704165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       637852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2786970                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6324797758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  62513787706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    856618976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  60437622197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    783711475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  64770477906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    855148965                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  59524571705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 256066736688                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6324797758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  62513787706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    856618976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  60437622197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    783711475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  64770477906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    855148965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  59524571705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 256066736688                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.785775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.655156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.405602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.650893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.370317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.663669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.404297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.649531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.653755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.785775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.655156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.405602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.650893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.370317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.663669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.404297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.649531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.653755                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73967.321865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91813.223631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85490.915768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93074.031257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85167.515214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91981.961481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85574.798859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93320.349713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91879.975991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73967.321865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91813.223631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85490.915768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93074.031257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85167.515214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91981.961481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85574.798859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93320.349713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91879.975991                       # average overall mshr miss latency
system.l2.replacements                        4770621                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       378260                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           378260                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       378260                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       378260                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2248135                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2248135                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2248135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2248135                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             250                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             268                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             271                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  854                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           426                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           111                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           201                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                878                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9007500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       359500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       207000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       879000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10453000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          491                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          390                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          472                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1732                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.867617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.358974                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.292876                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.425847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.506928                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21144.366197                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2567.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1864.864865                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4373.134328                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11905.466970                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          425                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          200                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           873                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8559999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2842998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2307499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4103000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17813496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.865580                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.356410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.287599                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.423729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.504042                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20141.174118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20453.223022                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21169.715596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20515                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20404.920962                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           753                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           550                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           457                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           508                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2268                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          865                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          622                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          655                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          586                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2728                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     17504974                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14327981                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     13753486                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     12590482                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     58176923                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1618                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1094                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4996                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.534611                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.530717                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.589029                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.535649                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.546037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20236.964162                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 23035.339228                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 20997.688550                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 21485.464164                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21325.851540                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          861                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          620                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          654                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          586                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2721                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17516484                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     12447991                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13060992                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11757493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     54782960                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.532138                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.529010                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.588129                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.535649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.544636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20344.348432                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20077.404839                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19970.935780                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20063.981229                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20133.392135                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14913                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37910                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19054                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95604                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3517331637                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2038972539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2053232274                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1940937018                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9550473468                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.898554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.847900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.840214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.845265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92781.103587                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107010.209877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103161.949153                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103588.462294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99896.170328                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        37910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19054                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19902                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3138230639                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1848432040                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1854167774                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1753567018                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8594397471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.898554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.847900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.840172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.845265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82781.077262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97010.183688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93164.896694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93588.462294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89896.734109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15748                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7307683255                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1487643971                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1418659466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1489029957                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11703016649                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.801443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.662727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.633748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.658656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83791.215243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90865.133826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90085.056261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91463.756572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86297.159188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1705                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6352                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6546                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6287                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         20890                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6324797758                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    856618976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    783711475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    855148965                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8820277174                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.785775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.405602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.370317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.404297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73967.321865                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85490.915768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85167.515214                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85574.798859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76883.250734                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       323948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       313542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       321592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       310234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1269316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       673126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       661615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       715738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       649619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2700098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67521387897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  66715321997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  71580690453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  65717997035                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 271535397382                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       997074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       975157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1037330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       959853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3969414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.675101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.678470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.689981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.676790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.680226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100310.176545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100837.075938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100009.627060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101163.908437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100565.015559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31319                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        31475                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        30504                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       123454                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       642970                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       630296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       684263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       619115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2576644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  59375557067                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58589190157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  62916310132                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  57771004687                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 238652062043                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.644857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.646353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.659639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.645010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.649125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92345.765848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92955.040421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91947.555446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93312.235509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92621.278703                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             118                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.906250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.970588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.951613                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       632987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       540992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       673494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       609493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2456966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.906250                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.970588                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.951613                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21827.137931                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20807.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20408.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20316.433333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20821.745763                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999987                       # Cycle average of tags in use
system.l2.tags.total_refs                     6750519                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4770691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.414998                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.837131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.013362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.148283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.262035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.785410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.255894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.842699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.276683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.578489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.403705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.142942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.121647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.138167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.118414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59941035                       # Number of tag accesses
system.l2.tags.data_accesses                 59941035                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      43567936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        641280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      41558272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        588928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      45066560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        639552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      40822464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          178357568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5472576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       641280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       588928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       639552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7342336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19841792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19841792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         680749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         649348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         704165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         637851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2786837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310028                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310028                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        130237474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1036838583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         15261312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        989012191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14015428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1072503141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15220188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        971501283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4244589601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    130237474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     15261312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14015428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15220188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        174734402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      472198993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            472198993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      472198993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       130237474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1036838583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        15261312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       989012191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14015428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1072503141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15220188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       971501283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4716788593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    285349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    667549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    639574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    694259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    628893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001132591000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17674                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17674                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4647249                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269004                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2786837                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     310028                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2786837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   310028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  41838                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24679                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            102124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            393486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            837215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            154304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           141444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            86678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13982                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  88460398555                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13724995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139929129805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32226.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50976.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2059303                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  252600                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2786837                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               310028                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  271595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  352873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  409500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  414813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  370570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  307569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  232758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  161778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  103537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   61038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       718457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.945709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.931654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.310576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       331151     46.09%     46.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       167503     23.31%     69.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52250      7.27%     76.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31153      4.34%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21321      2.97%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15247      2.12%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11506      1.60%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8838      1.23%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        79488     11.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       718457                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     155.309381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.780645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    294.777505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14545     82.30%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1796     10.16%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          809      4.58%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          299      1.69%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           80      0.45%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           45      0.25%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           29      0.16%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      0.06%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           15      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            8      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           12      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            5      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17674                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.145298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.133099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.677536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16626     94.07%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              230      1.30%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              446      2.52%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              223      1.26%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.36%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               44      0.25%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17674                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              175679936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2677632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18262528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               178357568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19841792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4180.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       434.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4244.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    472.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42019973000                       # Total gap between requests
system.mem_ctrls.avgGap                      13568.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5472576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     42723136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       641280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40932736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       588928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     44432576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       639552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     40249152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18262528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 130237474.294817313552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1016733861.091007947922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 15261311.586313363165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 974125558.533411502838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14015428.065594367683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1057415461.137957096100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15220188.291619705036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 957857487.769597768784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 434615347.682404279709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       680749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       649348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       704165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       637851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       310028                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2786297193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  34163246305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    437987959                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33360855770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    398786971                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  35418373302                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    437520489                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  32926061816                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1052510576971                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32584.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50184.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43711.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51375.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43336.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50298.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43782.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51620.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3394888.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2172837660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1154909580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5789283360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          636944400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3317212080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18909770520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        211654560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32192612160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        766.126318                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    387564741                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1403220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40229194759                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2956881060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1571634735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13810009500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          852593040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3317212080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19033190340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        107722080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41649242835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        991.177134                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    111860010                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1403220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40504899490                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1436                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          719                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14168015.994437                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   30045769.744168                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          719    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    391975000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            719                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    31833176000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10186803500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1927054                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1927054                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1927054                       # number of overall hits
system.cpu1.icache.overall_hits::total        1927054                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25932                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25932                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25932                       # number of overall misses
system.cpu1.icache.overall_misses::total        25932                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1734430999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1734430999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1734430999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1734430999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1952986                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1952986                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1952986                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1952986                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013278                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013278                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013278                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013278                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66883.811468                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66883.811468                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66883.811468                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66883.811468                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4339                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.277108                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24704                       # number of writebacks
system.cpu1.icache.writebacks::total            24704                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1228                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1228                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1228                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1228                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24704                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24704                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24704                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24704                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1634490500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1634490500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1634490500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1634490500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012649                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012649                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012649                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012649                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66162.989799                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66162.989799                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66162.989799                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66162.989799                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24704                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1927054                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1927054                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1734430999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1734430999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1952986                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1952986                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013278                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013278                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66883.811468                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66883.811468                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1228                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1228                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24704                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24704                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1634490500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1634490500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012649                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012649                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66162.989799                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66162.989799                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2007159                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24736                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.143233                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3930676                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3930676                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4049041                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4049041                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4049041                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4049041                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2595986                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2595986                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2595986                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2595986                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188655215044                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188655215044                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188655215044                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188655215044                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6645027                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6645027                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6645027                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6645027                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.390666                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.390666                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.390666                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.390666                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72671.892315                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72671.892315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72671.892315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72671.892315                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     18775633                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        85482                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           480455                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1219                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    39.078859                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.124692                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       997130                       # number of writebacks
system.cpu1.dcache.writebacks::total           997130                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1587974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1587974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1587974                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1587974                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1008012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1008012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1008012                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1008012                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  74624583164                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  74624583164                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  74624583164                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  74624583164                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151694                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151694                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151694                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151694                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74031.443241                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74031.443241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74031.443241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74031.443241                       # average overall mshr miss latency
system.cpu1.dcache.replacements                997130                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3709154                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3709154                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2461290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2461290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 178811088000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 178811088000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6170444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6170444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.398884                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.398884                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72649.337543                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72649.337543                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1476770                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1476770                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       984520                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       984520                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  72503940500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  72503940500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.159554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.159554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73643.948828                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73643.948828                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       339887                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        339887                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       134696                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       134696                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9844127044                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9844127044                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       474583                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474583                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.283820                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.283820                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73084.034002                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73084.034002                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       111204                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       111204                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23492                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23492                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2120642664                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2120642664                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049500                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049500                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90270.843862                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90270.843862                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        36232                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        36232                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1431                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1431                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37733000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37733000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        37663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        37663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.037995                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.037995                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26368.273934                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26368.273934                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          509                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          509                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          922                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          922                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     11644500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11644500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.024480                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.024480                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12629.609544                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12629.609544                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        30219                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30219                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     47864500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47864500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        36359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        36359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.168872                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.168872                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7795.521173                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7795.521173                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         6097                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6097                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41884500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41884500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.167689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.167689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6869.690011                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6869.690011                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1638000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1638000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1521000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1521000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1051                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1051                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2134                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2134                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     26937000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     26937000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3185                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3185                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.670016                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.670016                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12622.774133                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12622.774133                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2134                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2134                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     24803000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     24803000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.670016                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.670016                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11622.774133                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11622.774133                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.727808                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5135475                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1009279                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.088261                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.727808                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.960244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.960244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14453719                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14453719                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42019979500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4191534                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       688288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3885111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4460593                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8304                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23498                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31802                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          447                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115675                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183090                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4008455                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3139929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3013540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3203725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        74151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2966373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12872837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13928960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133118528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3162112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127664256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3180672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    135807360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3163776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    125663488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              545689152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4840340                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22699072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9164464                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.727828                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.934990                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4761152     51.95%     51.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2862428     31.23%     83.19% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 920238     10.04%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 515337      5.62%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 105309      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9164464                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8643856937                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1636604343                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40586077                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1517051006                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40263811                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1601315066                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164153442                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1541481669                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40275244                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
