{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732762609986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732762609986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 23:56:49 2024 " "Processing started: Wed Nov 27 23:56:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732762609986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762609986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_DLX_pipeline -c MIPS_DLX_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_DLX_pipeline -c MIPS_DLX_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762609986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732762610197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732762610197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorCompleto_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorCompleto_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorCompleto_1bit-comportamento " "Found design unit 1: somadorCompleto_1bit-comportamento" {  } { { "somadorCompleto_1bit.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somadorCompleto_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615468 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorCompleto_1bit " "Found entity 1: somadorCompleto_1bit" {  } { { "somadorCompleto_1bit.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somadorCompleto_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615469 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "ULAMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615470 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615471 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1_stdlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1_stdlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_stdlogic-comportamento " "Found design unit 1: muxGenerico2x1_stdlogic-comportamento" {  } { { "muxGenerico2x1_stdlogic.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico2x1_stdlogic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615471 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_stdlogic " "Found entity 1: muxGenerico2x1_stdlogic" {  } { { "muxGenerico2x1_stdlogic.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico2x1_stdlogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615472 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TipoRIJ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TipoRIJ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TipoRIJ-arquitetura " "Found design unit 1: TipoRIJ-arquitetura" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615473 ""} { "Info" "ISGN_ENTITY_NAME" "1 TipoRIJ " "Found entity 1: TipoRIJ" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615473 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenericoNx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenericoNx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoNx1-Behavioral " "Found design unit 1: muxGenericoNx1-Behavioral" {  } { { "muxGenericoNx1.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenericoNx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615473 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoNx1 " "Found entity 1: muxGenericoNx1" {  } { { "muxGenericoNx1.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenericoNx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615474 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC_ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UC_ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_ULA-comportamento " "Found design unit 1: UC_ULA-comportamento" {  } { { "UC_ULA.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/UC_ULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615474 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_ULA " "Found entity 1: UC_ULA" {  } { { "UC_ULA.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/UC_ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615475 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC_FD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UC_FD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_FD-comportamento " "Found design unit 1: UC_FD-comportamento" {  } { { "UC_FD.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/UC_FD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615475 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_FD " "Found entity 1: UC_FD" {  } { { "UC_FD.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/UC_FD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615476 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615476 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1_stdlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1_stdlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_stdlogic-Behavioral " "Found design unit 1: muxGenerico4x1_stdlogic-Behavioral" {  } { { "muxGenerico4x1_stdlogic.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico4x1_stdlogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615477 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_stdlogic " "Found entity 1: muxGenerico4x1_stdlogic" {  } { { "muxGenerico4x1_stdlogic.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico4x1_stdlogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732762615477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_DLX_pipeline.vhd 0 0 " "Found 0 design units, including 0 entities, in source file MIPS_DLX_pipeline.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762615477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TipoRIJ " "Elaborating entity \"TipoRIJ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732762615523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt TipoRIJ.vhd(35) " "Verilog HDL or VHDL warning at TipoRIJ.vhd(35): object \"shamt\" assigned a value but never read" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732762615524 "|TipoRIJ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "TipoRIJ.vhd" "PC" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:proxPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:proxPC\"" {  } { { "TipoRIJ.vhd" "proxPC" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:add_extended_signal_and_PC " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:add_extended_signal_and_PC\"" {  } { { "TipoRIJ.vhd" "add_extended_signal_and_PC" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_Z_and_BEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_Z_and_BEQ\"" {  } { { "TipoRIJ.vhd" "MUX_Z_and_BEQ" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM_MIPS " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM_MIPS\"" {  } { { "TipoRIJ.vhd" "ROM_MIPS" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615567 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732762615567 "|TipoRIJ|ROMMIPS:ROM_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_register_bank_in " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_register_bank_in\"" {  } { { "TipoRIJ.vhd" "MUX_register_bank_in" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:banco_regs " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:banco_regs\"" {  } { { "TipoRIJ.vhd" "banco_regs" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:imediate_signal_extender " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:imediate_signal_extender\"" {  } { { "TipoRIJ.vhd" "imediate_signal_extender" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS ULAMIPS:ula_bit_a_bit_MIPS " "Elaborating entity \"ULAMIPS\" for hierarchy \"ULAMIPS:ula_bit_a_bit_MIPS\"" {  } { { "TipoRIJ.vhd" "ula_bit_a_bit_MIPS" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_stdlogic ULAMIPS:ula_bit_a_bit_MIPS\|muxGenerico2x1_stdlogic:MUX_A_31 " "Elaborating entity \"muxGenerico2x1_stdlogic\" for hierarchy \"ULAMIPS:ula_bit_a_bit_MIPS\|muxGenerico2x1_stdlogic:MUX_A_31\"" {  } { { "ULAMIPS.vhd" "MUX_A_31" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorCompleto_1bit ULAMIPS:ula_bit_a_bit_MIPS\|somadorCompleto_1bit:SOMADOR_31 " "Elaborating entity \"somadorCompleto_1bit\" for hierarchy \"ULAMIPS:ula_bit_a_bit_MIPS\|somadorCompleto_1bit:SOMADOR_31\"" {  } { { "ULAMIPS.vhd" "SOMADOR_31" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_stdlogic ULAMIPS:ula_bit_a_bit_MIPS\|muxGenerico4x1_stdlogic:MUX_reseultado31 " "Elaborating entity \"muxGenerico4x1_stdlogic\" for hierarchy \"ULAMIPS:ula_bit_a_bit_MIPS\|muxGenerico4x1_stdlogic:MUX_reseultado31\"" {  } { { "ULAMIPS.vhd" "MUX_reseultado31" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:ram_mips " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:ram_mips\"" {  } { { "TipoRIJ.vhd" "ram_mips" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_FD UC_FD:unidade_de_controle_FD " "Elaborating entity \"UC_FD\" for hierarchy \"UC_FD:unidade_de_controle_FD\"" {  } { { "TipoRIJ.vhd" "unidade_de_controle_FD" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_ULA UC_ULA:unidade_de_controle_ULA " "Elaborating entity \"UC_ULA\" for hierarchy \"UC_ULA:unidade_de_controle_ULA\"" {  } { { "TipoRIJ.vhd" "unidade_de_controle_ULA" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762615638 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:ram_mips\|memRAM " "RAM logic \"RAMMIPS:ram_mips\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1732762615969 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:banco_regs\|registrador " "RAM logic \"bancoRegistradores:banco_regs\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1732762615969 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM_MIPS\|memROM " "RAM logic \"ROMMIPS:ROM_MIPS\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1732762615969 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1732762615969 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:ram_mips\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:ram_mips\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732762615974 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1732762615974 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "simu_pc_out\[0\] GND " "Pin \"simu_pc_out\[0\]\" is stuck at GND" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732762618529 "|TipoRIJ|simu_pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "simu_pc_out\[1\] GND " "Pin \"simu_pc_out\[1\]\" is stuck at GND" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732762618529 "|TipoRIJ|simu_pc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "simu_instru_out\[18\] GND " "Pin \"simu_instru_out\[18\]\" is stuck at GND" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732762618529 "|TipoRIJ|simu_instru_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "simu_instru_out\[20\] GND " "Pin \"simu_instru_out\[20\]\" is stuck at GND" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732762618529 "|TipoRIJ|simu_instru_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "simu_instru_out\[22\] GND " "Pin \"simu_instru_out\[22\]\" is stuck at GND" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732762618529 "|TipoRIJ|simu_instru_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "simu_instru_out\[23\] GND " "Pin \"simu_instru_out\[23\]\" is stuck at GND" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732762618529 "|TipoRIJ|simu_instru_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "simu_instru_out\[25\] GND " "Pin \"simu_instru_out\[25\]\" is stuck at GND" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732762618529 "|TipoRIJ|simu_instru_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "simu_instru_out\[30\] GND " "Pin \"simu_instru_out\[30\]\" is stuck at GND" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732762618529 "|TipoRIJ|simu_instru_out[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732762618529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732762618697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732762620667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732762620911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732762620911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732762621187 "|TipoRIJ|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732762621187 "|TipoRIJ|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732762621187 "|TipoRIJ|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732762621187 "|TipoRIJ|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732762621187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3570 " "Implemented 3570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732762621195 ""} { "Info" "ICUT_CUT_TM_OPINS" "170 " "Implemented 170 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732762621195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3395 " "Implemented 3395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732762621195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732762621195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732762621208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 23:57:01 2024 " "Processing ended: Wed Nov 27 23:57:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732762621208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732762621208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732762621208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732762621208 ""}
