#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun May 22 09:58:00 2022
# Process ID: 13864
# Current directory: C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3652 C:\Users\lenovo\Desktop\void\cod\lab5\2021USTC_COD-main\RISCV\RISCV.xpr
# Log file: C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/vivado.log
# Journal file: C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PipeLineCPU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/datamem/datamem.xci]
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/datamem/datamem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/datamem/datamem.xci] -directory C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/insmem/insmem.xci]
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/insmem/insmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/insmem/insmem.xci] -directory C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source TOP_TEST.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
