Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: RAM1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RAM1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RAM1"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : RAM1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/liangyongning/mypro/Stardust/Stardust/RAM1.vhd" in Library work.
Entity <ram1> compiled.
Entity <RAM1> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RAM1> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RAM1> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <data> in unit <RAM1> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <SerialPort> in unit <RAM1> has a constant value of ZZZZZZ1ZZZ during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EN> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WE> in unit <RAM1> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <RAM1> analyzed. Unit <RAM1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <data> in unit <RAM1> is removed.

Synthesizing Unit <RAM1>.
    Related source file is "/home/liangyongning/mypro/Stardust/Stardust/RAM1.vhd".
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <OE>.
    Found 18-bit register for signal <ramAddr>.
    Found 6-bit tristate buffer for signal <SerialPort<9:4>>.
    Found 3-bit tristate buffer for signal <SerialPort<2:0>>.
    Found 16-bit register for signal <instrution>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  35 D-type flip-flop(s).
	inferred   9 Tristate(s).
Unit <RAM1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 1
 16-bit register                                       : 1
 18-bit register                                       : 1
# Tristates                                            : 9
 1-bit tristate buffer                                 : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <status/FSM> on signal <status[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 010
 010   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <ramAddr_16> (without init value) has a constant value of 0 in block <RAM1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ramAddr_17> (without init value) has a constant value of 0 in block <RAM1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <ramAddr<17:16>> (without init value) have a constant value of 0 in block <RAM1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RAM1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RAM1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RAM1.ngr
Top Level Output File Name         : RAM1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 80

Cell Usage :
# BELS                             : 3
#      GND                         : 1
#      LUT3                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 36
#      FD                          : 3
#      FDE                         : 32
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 79
#      IBUF                        : 32
#      OBUF                        : 38
#      OBUFT                       : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       21  out of   8672     0%  
 Number of Slice Flip Flops:             36  out of  17344     0%  
 Number of 4 input LUTs:                  1  out of  17344     0%  
 Number of IOs:                          80
 Number of bonded IOBs:                  80  out of    250    32%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.706ns (Maximum Frequency: 369.549MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.706ns (frequency: 369.549MHz)
  Total number of paths / destination ports: 39 / 37
-------------------------------------------------------------------------
Delay:               2.706ns (Levels of Logic = 1)
  Source:            status_FSM_FFd2 (FF)
  Destination:       OE (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: status_FSM_FFd2 to OE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.591   1.103  status_FSM_FFd2 (status_FSM_FFd2)
     LUT3:I2->O            1   0.704   0.000  OE_mux000011 (OE_mux00001)
     FDS:D                     0.308          OE
    ----------------------------------------
    Total                      2.706ns (1.603ns logic, 1.103ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            data<0> (PAD)
  Destination:       instrution_0 (FF)
  Destination Clock: clk rising

  Data Path: data<0> to instrution_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  data_0_IBUF (data_0_IBUF)
     FDE:D                     0.308          instrution_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            OE (FF)
  Destination:       OE (PAD)
  Source Clock:      clk rising

  Data Path: OE to OE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  OE (OE_OBUF)
     OBUF:I->O                 3.272          OE_OBUF (OE)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.20 secs
 
--> 


Total memory usage is 533012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    5 (   0 filtered)

