// Seed: 729788192
module module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output wand  id_3,
    output tri   id_4,
    input  tri   id_5,
    input  wire  id_6,
    output uwire id_7
);
  assign id_3 = id_0;
  assign module_1.id_3 = 0;
endmodule
module module_3 (
    inout uwire id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 module_1,
    output uwire id_4
);
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(1, 1, id_3);
  wor id_7;
  assign id_7 = 1;
  id_8 :
  assert property (@(posedge 1) id_6)
  else $display(~1'd0, 1, 1);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_1,
      id_0
  );
  generate
    wire id_9;
  endgenerate
endmodule
