;redcode
;assert 1
	SPL 0, -202
	CMP -287, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -1, <-26
	MOV @121, 106
	SPL 10, 9
	ADD -1, <-20
	MOV 0, @-928
	SUB 0, @-928
	MOV -1, <-26
	MOV 0, @-928
	MOV -1, <-26
	JMP @121, 616
	MOV -1, <-26
	MOV @121, 106
	SUB @121, 103
	CMP 100, 90
	DJN -1, @-20
	SPL 0, #9
	CMP @-127, <100
	ADD @121, 103
	MOV #-1, <-76
	MOV #-1, <-76
	SPL 10, 9
	JMN -110, 2
	CMP @121, 103
	SUB <-110, 2
	SLT 0, @-939
	ADD 0, @-939
	SUB @121, 103
	JMN 20, -207
	SLT @-12, @911
	ADD 1, 90
	SPL -110, 2
	ADD 1, 90
	MOV -7, <-20
	CMP -287, <-120
	MOV 0, @-928
	SUB 1, @580
	CMP -287, <-120
	CMP -287, <-120
	SPL 0, -202
	CMP -287, <-120
	SPL 0, -202
	JMN -110, 2
	SPL 0, -202
	MOV -1, <-26
	MOV -7, <-20
	DJN @1, @20
	MOV -1, <-26
	MOV 0, @-928
	ADD -287, <-120
	SPL 10, 9
	SUB -11, 0
