Timing Analyzer report for dsi_controller_test
Sun Mar 31 21:20:33 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Metastability Summary
 13. Slow 1200mV 0C Model Fmax Summary
 14. Slow 1200mV 0C Model Setup Summary
 15. Slow 1200mV 0C Model Hold Summary
 16. Slow 1200mV 0C Model Recovery Summary
 17. Slow 1200mV 0C Model Removal Summary
 18. Slow 1200mV 0C Model Minimum Pulse Width Summary
 19. Slow 1200mV 0C Model Metastability Summary
 20. Fast 1200mV 0C Model Setup Summary
 21. Fast 1200mV 0C Model Hold Summary
 22. Fast 1200mV 0C Model Recovery Summary
 23. Fast 1200mV 0C Model Removal Summary
 24. Fast 1200mV 0C Model Minimum Pulse Width Summary
 25. Fast 1200mV 0C Model Metastability Summary
 26. Multicorner Timing Analysis Summary
 27. Board Trace Model Assignments
 28. Input Transition Times
 29. Signal Integrity Metrics (Slow 1200mv 0c Model)
 30. Signal Integrity Metrics (Slow 1200mv 85c Model)
 31. Signal Integrity Metrics (Fast 1200mv 0c Model)
 32. Setup Transfers
 33. Hold Transfers
 34. Recovery Transfers
 35. Removal Transfers
 36. Report TCCS
 37. Report RSKM
 38. Unconstrained Paths Summary
 39. Clock Status Summary
 40. Unconstrained Input Ports
 41. Unconstrained Output Ports
 42. Unconstrained Input Ports
 43. Unconstrained Output Ports
 44. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; dsi_controller_test                                 ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M50DAF484C6GES                                    ;
; Timing Models         ; Preliminary                                         ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 4.25        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.7%      ;
;     Processor 3            ;  21.7%      ;
;     Processor 4            ;  21.7%      ;
;     Processor 5            ;  21.7%      ;
;     Processor 6            ;  21.7%      ;
;     Processor 7            ;  21.7%      ;
;     Processor 8            ;  21.7%      ;
;     Processor 9            ;  21.7%      ;
;     Processor 10           ;  21.7%      ;
;     Processor 11           ;  21.6%      ;
;     Processors 12-16       ;  21.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                          ;
+------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                      ; Status ; Read at                  ;
+------------------------------------------------------------------------------------+--------+--------------------------+
; top_level_system/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sun Mar 31 21:20:29 2019 ;
; top_level_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sun Mar 31 21:20:29 2019 ;
; top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.sdc        ; OK     ; Sun Mar 31 21:20:29 2019 ;
+------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 103.03 MHz ; 103.03 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.147 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.323 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.151 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.058 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.577 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.500
Worst Case Available Settling Time: 197.530 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 114.16 MHz ; 114.16 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.620 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.294 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.310 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.986 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.604 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.500
Worst Case Available Settling Time: 197.737 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.892 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.147 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.333 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.482 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.425 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.500
Worst Case Available Settling Time: 198.852 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.147 ; 0.147 ; 48.151   ; 0.482   ; 49.425              ;
;  altera_reserved_tck ; 45.147 ; 0.147 ; 48.151   ; 0.482   ; 49.425              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                     ; I/O Standard       ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------------------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[0] ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[1] ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[2] ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[3] ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[0] ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[1] ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[2] ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[3] ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[0] ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[1] ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[2] ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[3] ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[0] ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[1] ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[2] ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[3] ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p     ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_n     ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_p     ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_n     ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                     ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------------------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------------------------+
; Input Transition Times                                                                     ;
+--------------------------------+-----------------------+-----------------+-----------------+
; Pin                            ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------------+-----------------------+-----------------+-----------------+
; altpll_0_areset_conduit_export ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; clk_clk                        ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; reset_reset_n                  ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms            ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck            ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi            ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONFIG_SEL~            ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nCONFIG~               ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nSTATUS~               ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONF_DONE~             ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
+--------------------------------+-----------------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                     ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[0] ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.45e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[1] ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.45e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[2] ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.45e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[3] ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.45e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[0] ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.49e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[1] ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.49e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[2] ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.49e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[3] ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.49e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[0] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.41 V              ; -0.055 V            ; 0.153 V                              ; 0.113 V                              ; 4.49e-10 s                  ; 4.13e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.41 V             ; -0.055 V           ; 0.153 V                             ; 0.113 V                             ; 4.49e-10 s                 ; 4.13e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[1] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.33 V              ; -0.00606 V          ; 0.204 V                              ; 0.152 V                              ; 3.83e-09 s                  ; 3.51e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.33 V             ; -0.00606 V         ; 0.204 V                             ; 0.152 V                             ; 3.83e-09 s                 ; 3.51e-09 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[2] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.42 V              ; -0.0619 V           ; 0.272 V                              ; 0.096 V                              ; 2.93e-10 s                  ; 3.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.42 V             ; -0.0619 V          ; 0.272 V                             ; 0.096 V                             ; 2.93e-10 s                 ; 3.92e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[3] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.42 V              ; -0.0619 V           ; 0.272 V                              ; 0.096 V                              ; 2.93e-10 s                  ; 3.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.42 V             ; -0.0619 V          ; 0.272 V                             ; 0.096 V                             ; 2.93e-10 s                 ; 3.92e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[0] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.41 V              ; -0.055 V            ; 0.154 V                              ; 0.113 V                              ; 4.49e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.41 V             ; -0.055 V           ; 0.154 V                             ; 0.113 V                             ; 4.49e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[1] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.41 V              ; -0.055 V            ; 0.154 V                              ; 0.113 V                              ; 4.49e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.41 V             ; -0.055 V           ; 0.154 V                             ; 0.113 V                             ; 4.49e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[2] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.42 V              ; -0.0607 V           ; 0.271 V                              ; 0.095 V                              ; 2.93e-10 s                  ; 3.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.42 V             ; -0.0607 V          ; 0.271 V                             ; 0.095 V                             ; 2.93e-10 s                 ; 3.92e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[3] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.42 V              ; -0.0607 V           ; 0.271 V                              ; 0.095 V                              ; 2.93e-10 s                  ; 3.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.42 V             ; -0.0607 V          ; 0.271 V                             ; 0.095 V                             ; 2.93e-10 s                 ; 3.92e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p     ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.45e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_n     ; 1.8-V HSTL Class I ; -9.05e-12 s         ; 6.49e-12 s          ; 1.33 V                       ; 0.288 V                      ; 1.33 V              ; 0.288 V             ; 0 V                                  ; 0 V                                  ; 4.38e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.288 V                     ; 1.33 V             ; 0.288 V            ; 0 V                                 ; 0 V                                 ; 4.38e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_p     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.42 V              ; -0.0619 V           ; 0.272 V                              ; 0.096 V                              ; 2.93e-10 s                  ; 3.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.42 V             ; -0.0619 V          ; 0.272 V                             ; 0.096 V                             ; 2.93e-10 s                 ; 3.92e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_n     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.17e-08 V                   ; 2.41 V              ; -0.055 V            ; 0.153 V                              ; 0.113 V                              ; 4.49e-10 s                  ; 4.13e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.17e-08 V                  ; 2.41 V             ; -0.055 V           ; 0.153 V                             ; 0.113 V                             ; 4.49e-10 s                 ; 4.13e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo                                     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.97e-08 V                   ; 2.4 V               ; -0.023 V            ; 0.201 V                              ; 0.081 V                              ; 4.59e-10 s                  ; 5.51e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.97e-08 V                  ; 2.4 V              ; -0.023 V           ; 0.201 V                             ; 0.081 V                             ; 4.59e-10 s                 ; 5.51e-10 s                 ; No                        ; Yes                       ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                     ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[0] ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.85e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[1] ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.85e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[2] ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.85e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[3] ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.85e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[0] ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.82e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[1] ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.82e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[2] ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.82e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[3] ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.82e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[0] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.036 V            ; 0.183 V                              ; 0.07 V                               ; 4.76e-10 s                  ; 4.7e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.036 V           ; 0.183 V                             ; 0.07 V                              ; 4.76e-10 s                 ; 4.7e-10 s                  ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[1] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.33 V              ; -0.00323 V          ; 0.209 V                              ; 0.136 V                              ; 4.56e-09 s                  ; 4.19e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.33 V             ; -0.00323 V         ; 0.209 V                             ; 0.136 V                             ; 4.56e-09 s                 ; 4.19e-09 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[2] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.0389 V           ; 0.145 V                              ; 0.139 V                              ; 4.54e-10 s                  ; 4.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.0389 V          ; 0.145 V                             ; 0.139 V                             ; 4.54e-10 s                 ; 4.3e-10 s                  ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[3] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.0389 V           ; 0.145 V                              ; 0.139 V                              ; 4.54e-10 s                  ; 4.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.0389 V          ; 0.145 V                             ; 0.139 V                             ; 4.54e-10 s                 ; 4.3e-10 s                  ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[0] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.0362 V           ; 0.184 V                              ; 0.2 V                                ; 4.76e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.0362 V          ; 0.184 V                             ; 0.2 V                               ; 4.76e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[1] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.0362 V           ; 0.184 V                              ; 0.2 V                                ; 4.76e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.0362 V          ; 0.184 V                             ; 0.2 V                               ; 4.76e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[2] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.041 V            ; 0.145 V                              ; 0.14 V                               ; 4.54e-10 s                  ; 4.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.041 V           ; 0.145 V                             ; 0.14 V                              ; 4.54e-10 s                 ; 4.3e-10 s                  ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[3] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.041 V            ; 0.145 V                              ; 0.14 V                               ; 4.54e-10 s                  ; 4.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.041 V           ; 0.145 V                             ; 0.14 V                              ; 4.54e-10 s                 ; 4.3e-10 s                  ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p     ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.85e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_n     ; 1.8-V HSTL Class I ; -7.86e-12 s         ; 5.82e-12 s          ; 1.28 V                       ; 0.343 V                      ; 1.29 V              ; 0.343 V             ; 0 V                                  ; 0 V                                  ; 4.64e-10 s                  ; 3.38e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.343 V                     ; 1.29 V             ; 0.343 V            ; 0 V                                 ; 0 V                                 ; 4.64e-10 s                 ; 3.38e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_p     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.0389 V           ; 0.145 V                              ; 0.139 V                              ; 4.54e-10 s                  ; 4.3e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.0389 V          ; 0.145 V                             ; 0.139 V                             ; 4.54e-10 s                 ; 4.3e-10 s                  ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_n     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-06 V                   ; 2.38 V              ; -0.036 V            ; 0.183 V                              ; 0.07 V                               ; 4.76e-10 s                  ; 4.7e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.79e-06 V                  ; 2.38 V             ; -0.036 V           ; 0.183 V                             ; 0.07 V                              ; 4.76e-10 s                 ; 4.7e-10 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.04e-06 V                   ; 2.37 V              ; -0.0108 V           ; 0.13 V                               ; 0.066 V                              ; 6.32e-10 s                  ; 6.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.04e-06 V                  ; 2.37 V             ; -0.0108 V          ; 0.13 V                              ; 0.066 V                             ; 6.32e-10 s                 ; 6.45e-10 s                 ; No                        ; Yes                       ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                     ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[0] ; 1.8-V HSTL Class I ; -4.92e-12 s         ; 4.67e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[1] ; 1.8-V HSTL Class I ; -4.92e-12 s         ; 4.67e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[2] ; 1.8-V HSTL Class I ; -4.92e-12 s         ; 4.67e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[3] ; 1.8-V HSTL Class I ; -4.92e-12 s         ; 4.67e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[0] ; 1.8-V HSTL Class I ; -4.91e-12 s         ; 4.66e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[1] ; 1.8-V HSTL Class I ; -4.91e-12 s         ; 4.66e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[2] ; 1.8-V HSTL Class I ; -4.91e-12 s         ; 4.66e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[3] ; 1.8-V HSTL Class I ; -4.91e-12 s         ; 4.66e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[0] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.77 V              ; -0.0486 V           ; 0.285 V                              ; 0.06 V                               ; 2.8e-10 s                   ; 3.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.77 V             ; -0.0486 V          ; 0.285 V                             ; 0.06 V                              ; 2.8e-10 s                  ; 3.04e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[1] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.64 V              ; -0.00888 V          ; 0.249 V                              ; 0.203 V                              ; 3.12e-09 s                  ; 3.02e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.64 V             ; -0.00888 V         ; 0.249 V                             ; 0.203 V                             ; 3.12e-09 s                 ; 3.02e-09 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[2] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[3] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[0] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.77 V              ; -0.0485 V           ; 0.289 V                              ; 0.058 V                              ; 2.81e-10 s                  ; 3.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.77 V             ; -0.0485 V          ; 0.289 V                             ; 0.058 V                             ; 2.81e-10 s                 ; 3.04e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[1] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.77 V              ; -0.0485 V           ; 0.289 V                              ; 0.058 V                              ; 2.81e-10 s                  ; 3.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.77 V             ; -0.0485 V          ; 0.289 V                             ; 0.058 V                             ; 2.81e-10 s                 ; 3.04e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[2] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[3] ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p     ; 1.8-V HSTL Class I ; -4.92e-12 s         ; 4.67e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_n     ; 1.8-V HSTL Class I ; -4.91e-12 s         ; 4.66e-12 s          ; 1.57 V                       ; 0.274 V                      ; 1.57 V              ; 0.273 V             ; 0 V                                  ; 0 V                                  ; 2.99e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 1.57 V                      ; 0.274 V                     ; 1.57 V             ; 0.273 V            ; 0 V                                 ; 0 V                                 ; 2.99e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_p     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_n     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.77 V              ; -0.0486 V           ; 0.285 V                              ; 0.06 V                               ; 2.8e-10 s                   ; 3.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.77 V             ; -0.0486 V          ; 0.285 V                             ; 0.06 V                              ; 2.8e-10 s                  ; 3.04e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo                                     ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.68e-07 V                   ; 2.73 V              ; -0.0395 V           ; 0.361 V                              ; 0.109 V                              ; 3.1e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.68e-07 V                  ; 2.73 V             ; -0.0395 V          ; 0.361 V                             ; 0.109 V                             ; 3.1e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
+---------------------------------------------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1828     ; 0        ; 58       ; 3        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1828     ; 0        ; 58       ; 3        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 98       ; 0        ; 2        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 98       ; 0        ; 2        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+---------------------+---------------------+------+---------------+
; Target              ; Clock               ; Type ; Status        ;
+---------------------+---------------------+------+---------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained   ;
; clk_clk             ;                     ; Base ; Unconstrained ;
+---------------------+---------------------+------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                             ;
+--------------------------------+--------------------------------------------------------------------------------------+
; Input Port                     ; Comment                                                                              ;
+--------------------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi            ; Partially constrained                                                                ;
; altera_reserved_tms            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altpll_0_areset_conduit_export ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_clk                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                      ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                             ; Comment                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                             ;
+--------------------------------+--------------------------------------------------------------------------------------+
; Input Port                     ; Comment                                                                              ;
+--------------------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi            ; Partially constrained                                                                ;
; altera_reserved_tms            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altpll_0_areset_conduit_export ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_clk                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                      ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                             ; Comment                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 31 21:20:27 2019
Info: Command: quartus_sta dsi_controller_test -c dsi_controller_test
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_qts1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top_level_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'top_level_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'top_level_system/synthesis/submodules/top_level_system_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out|ddio_outa_0~DFFLO is being clocked by clk_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 45.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.147               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.151               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.058               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.577               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.500
    Info (332114): Worst Case Available Settling Time: 197.530 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out|ddio_outa_0~DFFLO is being clocked by clk_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 45.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.620               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.310               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.986               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.604               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.500
    Info (332114): Worst Case Available Settling Time: 197.737 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dsi_tx_top:dsi_tx_controller_0|lvds_soft:lanes_lvds[0].lvds_data|lvds_soft_0002:lvds_soft_inst|lvds_soft_0002_ddio_out_tbd:ddio_out|ddio_outa_0~DFFLO is being clocked by clk_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: altpll_0|sd1|pll7|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.892               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.333               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.482               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.425               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.500
    Info (332114): Worst Case Available Settling Time: 198.852 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 5033 megabytes
    Info: Processing ended: Sun Mar 31 21:20:33 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:17


