Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 17:26:20 2025
| Host         : AbdelazizPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.389        0.000                      0                 1607        0.147        0.000                      0                 1607        2.000        0.000                       0                   622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.389        0.000                      0                 1607        0.147        0.000                      0                 1607        4.500        0.000                       0                   618  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 3.789ns (40.898%)  route 5.476ns (59.102%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.824    -0.892    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     1.562 r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[27]
                         net (fo=10, routed)          1.590     3.152    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOADO[27]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.276 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_26/O
                         net (fo=1, routed)           0.000     3.276    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_26_n_0
    SLICE_X99Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     3.493 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_22/O
                         net (fo=1, routed)           0.436     3.930    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[27]
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.299     4.229 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_16/O
                         net (fo=32, routed)          0.910     5.138    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[27]
    SLICE_X99Y82         LUT4 (Prop_lut4_I0_O)        0.120     5.258 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_396/O
                         net (fo=1, routed)           0.719     5.977    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_396_n_0
    SLICE_X101Y83        LUT4 (Prop_lut4_I2_O)        0.327     6.304 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_172/O
                         net (fo=1, routed)           0.607     6.911    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_172_n_0
    SLICE_X100Y84        LUT6 (Prop_lut6_I1_O)        0.124     7.035 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_59__1/O
                         net (fo=3, routed)           0.556     7.592    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_RESULT_DOUT[30]
    SLICE_X101Y81        LUT6 (Prop_lut6_I1_O)        0.124     7.716 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_12__2/O
                         net (fo=1, routed)           0.657     8.373    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[30]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.639     8.470    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.604     9.074    
                         clock uncertainty           -0.072     9.002    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.241     8.761    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 3.810ns (41.422%)  route 5.388ns (58.578%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.813    -0.903    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.551 r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[8]
                         net (fo=8, routed)           1.600     3.152    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOUT_SAMP[8]
    SLICE_X100Y87        LUT5 (Prop_lut5_I0_O)        0.124     3.276 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_48/O
                         net (fo=1, routed)           0.000     3.276    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_48_n_0
    SLICE_X100Y87        MUXF7 (Prop_muxf7_I0_O)      0.209     3.485 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_34/O
                         net (fo=1, routed)           0.400     3.884    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[8]
    SLICE_X99Y87         LUT6 (Prop_lut6_I5_O)        0.297     4.181 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_9/O
                         net (fo=32, routed)          1.048     5.229    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[8]
    SLICE_X101Y86        LUT4 (Prop_lut4_I2_O)        0.152     5.381 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_429/O
                         net (fo=1, routed)           0.627     6.009    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_429_n_0
    SLICE_X105Y85        LUT4 (Prop_lut4_I2_O)        0.326     6.335 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_186/O
                         net (fo=1, routed)           0.658     6.993    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_186_n_0
    SLICE_X104Y86        LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_65__1/O
                         net (fo=3, routed)           0.469     7.586    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_RESULT_DOUT[28]
    SLICE_X104Y83        LUT6 (Prop_lut6_I1_O)        0.124     7.710 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_14__0/O
                         net (fo=1, routed)           0.585     8.295    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[28]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.644     8.475    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.604     9.079    
                         clock uncertainty           -0.072     9.007    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.241     8.766    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 3.789ns (41.286%)  route 5.388ns (58.714%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.824    -0.892    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     1.562 r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[27]
                         net (fo=10, routed)          1.590     3.152    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOADO[27]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.276 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_26/O
                         net (fo=1, routed)           0.000     3.276    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_26_n_0
    SLICE_X99Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     3.493 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_22/O
                         net (fo=1, routed)           0.436     3.930    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[27]
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.299     4.229 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_16/O
                         net (fo=32, routed)          0.910     5.138    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[27]
    SLICE_X99Y82         LUT4 (Prop_lut4_I0_O)        0.120     5.258 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_396/O
                         net (fo=1, routed)           0.719     5.977    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_396_n_0
    SLICE_X101Y83        LUT4 (Prop_lut4_I2_O)        0.327     6.304 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_172/O
                         net (fo=1, routed)           0.607     6.911    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_172_n_0
    SLICE_X100Y84        LUT6 (Prop_lut6_I1_O)        0.124     7.035 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_59__1/O
                         net (fo=3, routed)           0.606     7.641    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_RESULT_DOUT[30]
    SLICE_X102Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_12__0/O
                         net (fo=1, routed)           0.521     8.286    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[30]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.644     8.475    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.604     9.079    
                         clock uncertainty           -0.072     9.007    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.241     8.766    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 3.580ns (39.047%)  route 5.588ns (60.953%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.813    -0.903    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.551 r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[8]
                         net (fo=8, routed)           1.600     3.152    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOUT_SAMP[8]
    SLICE_X100Y87        LUT5 (Prop_lut5_I0_O)        0.124     3.276 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_48/O
                         net (fo=1, routed)           0.000     3.276    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_48_n_0
    SLICE_X100Y87        MUXF7 (Prop_muxf7_I0_O)      0.209     3.485 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_34/O
                         net (fo=1, routed)           0.400     3.884    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[8]
    SLICE_X99Y87         LUT6 (Prop_lut6_I5_O)        0.297     4.181 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_9/O
                         net (fo=32, routed)          1.070     5.251    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[8]
    SLICE_X101Y82        LUT4 (Prop_lut4_I0_O)        0.124     5.375 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_381/O
                         net (fo=1, routed)           0.643     6.019    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_381_n_0
    SLICE_X101Y82        LUT4 (Prop_lut4_I1_O)        0.124     6.143 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_166/O
                         net (fo=1, routed)           0.705     6.847    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_166_n_0
    SLICE_X105Y83        LUT6 (Prop_lut6_I3_O)        0.124     6.971 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_57__1/O
                         net (fo=3, routed)           0.671     7.643    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_RESULT_DOUT[31]
    SLICE_X101Y88        LUT4 (Prop_lut4_I1_O)        0.124     7.767 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_11__1/O
                         net (fo=1, routed)           0.499     8.266    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[31]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.648     8.479    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.604     9.083    
                         clock uncertainty           -0.072     9.011    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.241     8.770    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 3.580ns (39.079%)  route 5.581ns (60.921%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.813    -0.903    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.551 r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[8]
                         net (fo=8, routed)           1.600     3.152    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOUT_SAMP[8]
    SLICE_X100Y87        LUT5 (Prop_lut5_I0_O)        0.124     3.276 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_48/O
                         net (fo=1, routed)           0.000     3.276    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_48_n_0
    SLICE_X100Y87        MUXF7 (Prop_muxf7_I0_O)      0.209     3.485 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_34/O
                         net (fo=1, routed)           0.400     3.884    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[8]
    SLICE_X99Y87         LUT6 (Prop_lut6_I5_O)        0.297     4.181 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[0].FF_i_9/O
                         net (fo=32, routed)          0.779     4.960    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[8]
    SLICE_X102Y87        LUT4 (Prop_lut4_I0_O)        0.124     5.084 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_513/O
                         net (fo=1, routed)           0.664     5.748    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_513_n_0
    SLICE_X102Y91        LUT5 (Prop_lut5_I4_O)        0.124     5.872 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_251/O
                         net (fo=1, routed)           0.816     6.688    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_251_n_0
    SLICE_X104Y91        LUT5 (Prop_lut5_I0_O)        0.124     6.812 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_95__1/O
                         net (fo=3, routed)           0.466     7.278    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_95__1_n_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.124     7.402 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_23__2/O
                         net (fo=1, routed)           0.856     8.258    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[19]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.639     8.470    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.627     9.097    
                         clock uncertainty           -0.072     9.025    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[19])
                                                     -0.241     8.784    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 3.590ns (39.367%)  route 5.529ns (60.633%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.824    -0.892    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454     1.562 r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[19]
                         net (fo=10, routed)          1.335     2.897    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOADO[19]
    SLICE_X103Y86        LUT5 (Prop_lut5_I0_O)        0.124     3.021 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[2].FF_i_35/O
                         net (fo=1, routed)           0.000     3.021    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[2].FF_i_35_n_0
    SLICE_X103Y86        MUXF7 (Prop_muxf7_I1_O)      0.217     3.238 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[2].FF_i_26/O
                         net (fo=1, routed)           0.478     3.716    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[19]
    SLICE_X97Y86         LUT6 (Prop_lut6_I5_O)        0.299     4.015 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[2].FF_i_17/O
                         net (fo=32, routed)          0.993     5.009    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[19]
    SLICE_X107Y83        LUT4 (Prop_lut4_I2_O)        0.124     5.133 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_493/O
                         net (fo=1, routed)           0.667     5.799    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_493_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.124     5.923 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_223/O
                         net (fo=1, routed)           0.793     6.716    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_223_n_0
    SLICE_X105Y83        LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_82__1/O
                         net (fo=3, routed)           0.573     7.413    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_82__1_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I3_O)        0.124     7.537 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_19__2/O
                         net (fo=1, routed)           0.690     8.227    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[23]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.639     8.470    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.604     9.074    
                         clock uncertainty           -0.072     9.002    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.241     8.761    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.802ns (41.718%)  route 5.312ns (58.282%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.824    -0.892    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.562 r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[5]
                         net (fo=10, routed)          1.407     2.969    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOADO[5]
    SLICE_X100Y84        LUT5 (Prop_lut5_I0_O)        0.124     3.093 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[4].FF_i_20/O
                         net (fo=1, routed)           0.000     3.093    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[4].FF_i_20_n_0
    SLICE_X100Y84        MUXF7 (Prop_muxf7_I1_O)      0.214     3.307 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[4].FF_i_17/O
                         net (fo=1, routed)           0.480     3.787    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[5]
    SLICE_X99Y85         LUT6 (Prop_lut6_I5_O)        0.297     4.084 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[4].FF_i_12/O
                         net (fo=32, routed)          1.165     5.249    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[5]
    SLICE_X108Y84        LUT4 (Prop_lut4_I0_O)        0.117     5.366 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_532/O
                         net (fo=1, routed)           0.554     5.920    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_532_n_0
    SLICE_X107Y82        LUT5 (Prop_lut5_I4_O)        0.348     6.268 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_274/O
                         net (fo=1, routed)           0.648     6.916    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_274_n_0
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.124     7.040 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_103__1/O
                         net (fo=3, routed)           0.617     7.657    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_103__1_n_0
    SLICE_X105Y76        LUT6 (Prop_lut6_I3_O)        0.124     7.781 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_26__2/O
                         net (fo=1, routed)           0.441     8.222    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[16]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.639     8.470    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.604     9.074    
                         clock uncertainty           -0.072     9.002    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.241     8.761    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 3.802ns (41.765%)  route 5.301ns (58.235%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.824    -0.892    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.562 r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[5]
                         net (fo=10, routed)          1.407     2.969    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOADO[5]
    SLICE_X100Y84        LUT5 (Prop_lut5_I0_O)        0.124     3.093 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[4].FF_i_20/O
                         net (fo=1, routed)           0.000     3.093    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[4].FF_i_20_n_0
    SLICE_X100Y84        MUXF7 (Prop_muxf7_I1_O)      0.214     3.307 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[4].FF_i_17/O
                         net (fo=1, routed)           0.480     3.787    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[5]
    SLICE_X99Y85         LUT6 (Prop_lut6_I5_O)        0.297     4.084 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[4].FF_i_12/O
                         net (fo=32, routed)          1.165     5.249    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[5]
    SLICE_X108Y84        LUT4 (Prop_lut4_I0_O)        0.117     5.366 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_532/O
                         net (fo=1, routed)           0.554     5.920    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_532_n_0
    SLICE_X107Y82        LUT5 (Prop_lut5_I4_O)        0.348     6.268 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_274/O
                         net (fo=1, routed)           0.648     6.916    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_274_n_0
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.124     7.040 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_103__1/O
                         net (fo=3, routed)           0.465     7.505    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_103__1_n_0
    SLICE_X106Y80        LUT6 (Prop_lut6_I3_O)        0.124     7.629 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_26__0/O
                         net (fo=1, routed)           0.582     8.211    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[16]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.644     8.475    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.604     9.079    
                         clock uncertainty           -0.072     9.007    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.241     8.766    design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 3.789ns (41.500%)  route 5.341ns (58.500%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.824    -0.892    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     1.562 r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[27]
                         net (fo=10, routed)          1.590     3.152    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOADO[27]
    SLICE_X99Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.276 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_26/O
                         net (fo=1, routed)           0.000     3.276    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_26_n_0
    SLICE_X99Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     3.493 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_22/O
                         net (fo=1, routed)           0.436     3.930    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[27]
    SLICE_X99Y86         LUT6 (Prop_lut6_I5_O)        0.299     4.229 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[3].FF_i_16/O
                         net (fo=32, routed)          0.910     5.138    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[27]
    SLICE_X99Y82         LUT4 (Prop_lut4_I0_O)        0.120     5.258 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_396/O
                         net (fo=1, routed)           0.719     5.977    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_396_n_0
    SLICE_X101Y83        LUT4 (Prop_lut4_I2_O)        0.327     6.304 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_172/O
                         net (fo=1, routed)           0.607     6.911    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_172_n_0
    SLICE_X100Y84        LUT6 (Prop_lut6_I1_O)        0.124     7.035 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_59__1/O
                         net (fo=3, routed)           0.499     7.534    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_RESULT_DOUT[30]
    SLICE_X104Y84        LUT6 (Prop_lut6_I1_O)        0.124     7.658 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_12__1/O
                         net (fo=1, routed)           0.580     8.238    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[30]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.648     8.479    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.629     9.108    
                         clock uncertainty           -0.072     9.036    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.241     8.795    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 3.826ns (42.083%)  route 5.266ns (57.917%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.824    -0.892    design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454     1.562 r  design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DOADO[19]
                         net (fo=10, routed)          1.335     2.897    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/DOADO[19]
    SLICE_X103Y86        LUT5 (Prop_lut5_I0_O)        0.124     3.021 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[2].FF_i_35/O
                         net (fo=1, routed)           0.000     3.021    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[2].FF_i_35_n_0
    SLICE_X103Y86        MUXF7 (Prop_muxf7_I1_O)      0.217     3.238 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[2].FF_i_26/O
                         net (fo=1, routed)           0.478     3.716    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN_BRAM[19]
    SLICE_X97Y86         LUT6 (Prop_lut6_I5_O)        0.299     4.015 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/REG[2].FF_i_17/O
                         net (fo=32, routed)          0.891     4.906    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/MUL_VECTOR_DIN[19]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.153     5.059 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_502/O
                         net (fo=1, routed)           0.652     5.711    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_502_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I4_O)        0.331     6.042 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_238/O
                         net (fo=1, routed)           0.809     6.851    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_238_n_0
    SLICE_X104Y88        LUT5 (Prop_lut5_I2_O)        0.124     6.975 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_89__2/O
                         net (fo=3, routed)           0.519     7.494    design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_89__2_n_0
    SLICE_X105Y81        LUT6 (Prop_lut6_I3_O)        0.124     7.618 r  design_1_i/BIKE_0/inst/INV/SEL_BRAM_FSM/RAMB36E1_inst_i_21__2/O
                         net (fo=1, routed)           0.582     8.200    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/DIADI[21]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.639     8.470    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/CLK
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
                         clock pessimism              0.604     9.074    
                         clock uncertainty           -0.072     9.002    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.241     8.761    design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  0.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/SAMPLE_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/SAMPLE_SK1/FSM_sequential_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.772%)  route 0.066ns (26.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.580    -0.651    design_1_i/BIKE_0/inst/CLK
    SLICE_X88Y87         FDRE                                         r  design_1_i/BIKE_0/inst/SAMPLE_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 f  design_1_i/BIKE_0/inst/SAMPLE_RESET_reg/Q
                         net (fo=12, routed)          0.066    -0.444    design_1_i/BIKE_0/inst/SAMPLE_SK1/REG[0].FF
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.399 r  design_1_i/BIKE_0/inst/SAMPLE_SK1/FSM_sequential_STATE[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.399    design_1_i/BIKE_0/inst/SAMPLE_SK1/STATE__0[1]
    SLICE_X89Y87         FDRE                                         r  design_1_i/BIKE_0/inst/SAMPLE_SK1/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.849    -0.891    design_1_i/BIKE_0/inst/SAMPLE_SK1/CLK
    SLICE_X89Y87         FDRE                                         r  design_1_i/BIKE_0/inst/SAMPLE_SK1/FSM_sequential_STATE_reg[1]/C
                         clock pessimism              0.252    -0.638    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.092    -0.546    design_1_i/BIKE_0/inst/SAMPLE_SK1/FSM_sequential_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.189ns (62.895%)  route 0.112ns (37.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.595    -0.636    design_1_i/BIKE_0/inst/INV/SQU/CNT0/CLK
    SLICE_X95Y73         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[1]/Q
                         net (fo=10, routed)          0.112    -0.384    design_1_i/BIKE_0/inst/INV/SQU/CNT0/Q[1]
    SLICE_X94Y73         LUT5 (Prop_lut5_I2_O)        0.048    -0.336 r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/BIKE_0/inst/INV/SQU/CNT0/plusOp__0[4]
    SLICE_X94Y73         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.862    -0.878    design_1_i/BIKE_0/inst/INV/SQU/CNT0/CLK
    SLICE_X94Y73         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[4]/C
                         clock pessimism              0.254    -0.623    
    SLICE_X94Y73         FDRE (Hold_fdre_C_D)         0.131    -0.492    design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/MUL/SEL_LOW_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.190ns (62.198%)  route 0.115ns (37.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.597    -0.634    design_1_i/BIKE_0/inst/INV/MUL/CLK
    SLICE_X97Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/Q
                         net (fo=16, routed)          0.115    -0.378    design_1_i/BIKE_0/inst/INV/MUL/STATE[1]
    SLICE_X96Y77         LUT4 (Prop_lut4_I1_O)        0.049    -0.329 r  design_1_i/BIKE_0/inst/INV/MUL/SEL_LOW[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/BIKE_0/inst/INV/MUL/SEL_LOW[1]_i_1_n_0
    SLICE_X96Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/SEL_LOW_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.864    -0.876    design_1_i/BIKE_0/inst/INV/MUL/CLK
    SLICE_X96Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/SEL_LOW_reg[1]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X96Y77         FDRE (Hold_fdre_C_D)         0.131    -0.490    design_1_i/BIKE_0/inst/INV/MUL/SEL_LOW_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.595    -0.636    design_1_i/BIKE_0/inst/INV/SQU/CNT0/CLK
    SLICE_X95Y73         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[1]/Q
                         net (fo=10, routed)          0.112    -0.384    design_1_i/BIKE_0/inst/INV/SQU/CNT0/Q[1]
    SLICE_X94Y73         LUT4 (Prop_lut4_I1_O)        0.045    -0.339 r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.339    design_1_i/BIKE_0/inst/INV/SQU/CNT0/plusOp__0[3]
    SLICE_X94Y73         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.862    -0.878    design_1_i/BIKE_0/inst/INV/SQU/CNT0/CLK
    SLICE_X94Y73         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[3]/C
                         clock pessimism              0.254    -0.623    
    SLICE_X94Y73         FDRE (Hold_fdre_C_D)         0.120    -0.503    design_1_i/BIKE_0/inst/INV/SQU/CNT0/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/MUL/RESULT_WREN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.696%)  route 0.115ns (38.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.597    -0.634    design_1_i/BIKE_0/inst/INV/MUL/CLK
    SLICE_X97Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 f  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/Q
                         net (fo=16, routed)          0.115    -0.378    design_1_i/BIKE_0/inst/INV/MUL/STATE[1]
    SLICE_X96Y77         LUT3 (Prop_lut3_I2_O)        0.045    -0.333 r  design_1_i/BIKE_0/inst/INV/MUL/RESULT_WREN_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/BIKE_0/inst/INV/MUL/RESULT_WREN_i_1_n_0
    SLICE_X96Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/RESULT_WREN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.864    -0.876    design_1_i/BIKE_0/inst/INV/MUL/CLK
    SLICE_X96Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/RESULT_WREN_reg/C
                         clock pessimism              0.254    -0.621    
    SLICE_X96Y77         FDRE (Hold_fdre_C_D)         0.121    -0.500    design_1_i/BIKE_0/inst/INV/MUL/RESULT_WREN_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/MUL/K_WREN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.190ns (60.418%)  route 0.124ns (39.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.597    -0.634    design_1_i/BIKE_0/inst/INV/MUL/CLK
    SLICE_X97Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/Q
                         net (fo=16, routed)          0.124    -0.369    design_1_i/BIKE_0/inst/INV/MUL/STATE[1]
    SLICE_X96Y77         LUT3 (Prop_lut3_I1_O)        0.049    -0.320 r  design_1_i/BIKE_0/inst/INV/MUL/K_WREN_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/BIKE_0/inst/INV/MUL/K_WREN_i_1_n_0
    SLICE_X96Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/K_WREN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.864    -0.876    design_1_i/BIKE_0/inst/INV/MUL/CLK
    SLICE_X96Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/K_WREN_reg/C
                         clock pessimism              0.254    -0.621    
    SLICE_X96Y77         FDRE (Hold_fdre_C_D)         0.131    -0.490    design_1_i/BIKE_0/inst/INV/MUL/K_WREN_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.908%)  route 0.124ns (40.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.597    -0.634    design_1_i/BIKE_0/inst/INV/MUL/CLK
    SLICE_X97Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[1]/Q
                         net (fo=16, routed)          0.124    -0.369    design_1_i/BIKE_0/inst/INV/MUL/STATE[1]
    SLICE_X96Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/BIKE_0/inst/INV/MUL/STATE__0[2]
    SLICE_X96Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.864    -0.876    design_1_i/BIKE_0/inst/INV/MUL/CLK
    SLICE_X96Y77         FDRE                                         r  design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[2]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X96Y77         FDRE (Hold_fdre_C_D)         0.121    -0.500    design_1_i/BIKE_0/inst/INV/MUL/FSM_sequential_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.595    -0.636    design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/CLK
    SLICE_X101Y75        FDRE                                         r  design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/COUNT_reg[3]/Q
                         net (fo=8, routed)           0.132    -0.363    design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/CNT_OUTPUT_OUT[3]
    SLICE_X100Y75        LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/COUNT[5]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.318    design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/plusOp__0[5]
    SLICE_X100Y75        FDRE                                         r  design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.862    -0.878    design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/CLK
    SLICE_X100Y75        FDRE                                         r  design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/COUNT_reg[5]/C
                         clock pessimism              0.254    -0.623    
    SLICE_X100Y75        FDRE (Hold_fdre_C_D)         0.120    -0.503    design_1_i/BIKE_0/inst/INV/OUTPUT_COUNTER/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/INV/SQU/CNT_EN_INIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/INV/SQU/CNT_INIT/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.594    -0.637    design_1_i/BIKE_0/inst/INV/SQU/CLK
    SLICE_X94Y75         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT_EN_INIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  design_1_i/BIKE_0/inst/INV/SQU/CNT_EN_INIT_reg/Q
                         net (fo=1, routed)           0.114    -0.359    design_1_i/BIKE_0/inst/INV/SQU/CNT_INIT/COUNT_reg[0]_0
    SLICE_X94Y75         LUT3 (Prop_lut3_I1_O)        0.045    -0.314 r  design_1_i/BIKE_0/inst/INV/SQU/CNT_INIT/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    design_1_i/BIKE_0/inst/INV/SQU/CNT_INIT/COUNT[0]_i_1_n_0
    SLICE_X94Y75         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT_INIT/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.861    -0.879    design_1_i/BIKE_0/inst/INV/SQU/CNT_INIT/CLK
    SLICE_X94Y75         FDRE                                         r  design_1_i/BIKE_0/inst/INV/SQU/CNT_INIT/COUNT_reg[0]/C
                         clock pessimism              0.241    -0.637    
    SLICE_X94Y75         FDRE (Hold_fdre_C_D)         0.121    -0.516    design_1_i/BIKE_0/inst/INV/SQU/CNT_INIT/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/BIKE_0/inst/SAMPLE_SIGMA/CNT_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BIKE_0/inst/SAMPLE_SIGMA/COUNTER/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.033%)  route 0.153ns (41.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.583    -0.648    design_1_i/BIKE_0/inst/SAMPLE_SIGMA/CLK
    SLICE_X86Y93         FDRE                                         r  design_1_i/BIKE_0/inst/SAMPLE_SIGMA/CNT_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  design_1_i/BIKE_0/inst/SAMPLE_SIGMA/CNT_ENABLE_reg/Q
                         net (fo=3, routed)           0.153    -0.331    design_1_i/BIKE_0/inst/SAMPLE_SIGMA/COUNTER/COUNT_reg[2]_1
    SLICE_X86Y92         LUT5 (Prop_lut5_I1_O)        0.048    -0.283 r  design_1_i/BIKE_0/inst/SAMPLE_SIGMA/COUNTER/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/BIKE_0/inst/SAMPLE_SIGMA/COUNTER/COUNT[2]_i_1_n_0
    SLICE_X86Y92         FDRE                                         r  design_1_i/BIKE_0/inst/SAMPLE_SIGMA/COUNTER/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.852    -0.888    design_1_i/BIKE_0/inst/SAMPLE_SIGMA/COUNTER/CLK
    SLICE_X86Y92         FDRE                                         r  design_1_i/BIKE_0/inst/SAMPLE_SIGMA/COUNTER/COUNT_reg[2]/C
                         clock pessimism              0.254    -0.633    
    SLICE_X86Y92         FDRE (Hold_fdre_C_D)         0.131    -0.502    design_1_i/BIKE_0/inst/SAMPLE_SIGMA/COUNTER/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y16     design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y16     design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y16     design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y16     design_1_i/BIKE_0/inst/INV/BRAM_0/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y17     design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y17     design_1_i/BIKE_0/inst/INV/BRAM_1/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y15     design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y15     design_1_i/BIKE_0/inst/INV/BRAM_2/BRAM_INST/BRAM_LOOP[0].BRAM/RAMB36E1_inst/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y87     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y87     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y81     design_1_i/BIKE_0/inst/INV_ENABLE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y81     design_1_i/BIKE_0/inst/INV_ENABLE_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y87     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y87     design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y81     design_1_i/BIKE_0/inst/INV_ENABLE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y81     design_1_i/BIKE_0/inst/INV_ENABLE_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/comparator_0/inst/checkFlag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comparator_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 4.090ns (59.721%)  route 2.759ns (40.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.780    -0.936    design_1_i/comparator_0/inst/clk
    SLICE_X96Y87         FDCE                                         r  design_1_i/comparator_0/inst/checkFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y87         FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  design_1_i/comparator_0/inst/checkFlag_reg/Q
                         net (fo=2, routed)           2.759     2.340    comparator_flag_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572     5.913 r  comparator_flag_OBUF_inst/O
                         net (fo=0)                   0.000     5.913    comparator_flag
    N16                                                               r  comparator_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BIKE_0/inst/INV/DONE_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keygen_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 4.101ns (67.862%)  route 1.942ns (32.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.783    -0.933    design_1_i/BIKE_0/inst/INV/CLK
    SLICE_X102Y89        FDRE                                         r  design_1_i/BIKE_0/inst/INV/DONE_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  design_1_i/BIKE_0/inst/INV/DONE_reg_lopt_replica/Q
                         net (fo=1, routed)           1.942     1.527    lopt
    T14                  OBUF (Prop_obuf_I_O)         3.583     5.110 r  keygen_done_OBUF_inst/O
                         net (fo=0)                   0.000     5.110    keygen_done
    T14                                                               r  keygen_done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/BIKE_0/inst/INV/DONE_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keygen_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.448ns (74.933%)  route 0.484ns (25.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.606    -0.625    design_1_i/BIKE_0/inst/INV/CLK
    SLICE_X102Y89        FDRE                                         r  design_1_i/BIKE_0/inst/INV/DONE_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/BIKE_0/inst/INV/DONE_reg_lopt_replica/Q
                         net (fo=1, routed)           0.484     0.023    lopt
    T14                  OBUF (Prop_obuf_I_O)         1.284     1.307 r  keygen_done_OBUF_inst/O
                         net (fo=0)                   0.000     1.307    keygen_done
    T14                                                               r  keygen_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comparator_0/inst/checkFlag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comparator_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.437ns (62.428%)  route 0.865ns (37.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.604    -0.627    design_1_i/comparator_0/inst/clk
    SLICE_X96Y87         FDCE                                         r  design_1_i/comparator_0/inst/checkFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  design_1_i/comparator_0/inst/checkFlag_reg/Q
                         net (fo=2, routed)           0.865     0.401    comparator_flag_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.674 r  comparator_flag_OBUF_inst/O
                         net (fo=0)                   0.000     1.674    comparator_flag
    N16                                                               r  comparator_flag (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[15].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/RST
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[15].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/CLK
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[15].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[19].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/RST
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[19].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/CLK
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[19].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[1].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/RST
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[1].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/CLK
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[1].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[20].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/RST
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[20].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/CLK
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[20].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[25].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/RST
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[25].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/CLK
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[25].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[26].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/RST
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[26].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/CLK
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[26].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[28].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/RST
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[28].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/CLK
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[28].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[4].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/RST
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[4].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/CLK
    SLICE_X86Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[1].REG/REG[4].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/REG[0].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/RST
    SLICE_X87Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/REG[0].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/CLK
    SLICE_X87Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/REG[0].FF/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/REG[13].FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.157ns  (logic 1.657ns (20.309%)  route 6.501ns (79.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  reset_IBUF_inst/O
                         net (fo=26, routed)          4.398     5.931    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X83Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.055 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=256, routed)         2.102     8.157    design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/RST
    SLICE_X87Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/REG[13].FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         1.544    -1.625    design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/CLK
    SLICE_X87Y89         FDRE                                         r  design_1_i/BIKE_0/inst/REG_SIGMA[7].REG/REG[13].FF/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/comparator_0/inst/checkFlag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.300ns (20.212%)  route 1.184ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  reset_IBUF_inst/O
                         net (fo=26, routed)          1.184     1.484    design_1_i/comparator_0/inst/reset
    SLICE_X96Y87         FDCE                                         f  design_1_i/comparator_0/inst/checkFlag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.873    -0.867    design_1_i/comparator_0/inst/clk
    SLICE_X96Y87         FDCE                                         r  design_1_i/comparator_0/inst/checkFlag_reg/C

Slack:                    inf
  Source:                 enableBTN
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.354ns (20.460%)  route 1.378ns (79.540%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enableBTN (IN)
                         net (fo=0)                   0.000     0.000    enableBTN
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  enableBTN_IBUF_inst/O
                         net (fo=2, routed)           1.378     1.688    design_1_i/BIKE_0/inst/ENABLE
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.733 r  design_1_i/BIKE_0/inst/FSM_onehot_STATE[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.733    design_1_i/BIKE_0/inst/FSM_onehot_STATE[0]_i_1__1_n_0
    SLICE_X88Y88         FDRE                                         r  design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.851    -0.889    design_1_i/BIKE_0/inst/CLK
    SLICE_X88Y88         FDRE                                         r  design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[0]/C

Slack:                    inf
  Source:                 enableBTN
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.355ns (20.506%)  route 1.378ns (79.494%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enableBTN (IN)
                         net (fo=0)                   0.000     0.000    enableBTN
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enableBTN_IBUF_inst/O
                         net (fo=2, routed)           1.378     1.688    design_1_i/BIKE_0/inst/ENABLE
    SLICE_X88Y88         LUT5 (Prop_lut5_I0_O)        0.046     1.734 r  design_1_i/BIKE_0/inst/FSM_onehot_STATE[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.734    design_1_i/BIKE_0/inst/FSM_onehot_STATE[1]_i_1__1_n_0
    SLICE_X88Y88         FDRE                                         r  design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.851    -0.889    design_1_i/BIKE_0/inst/CLK
    SLICE_X88Y88         FDRE                                         r  design_1_i/BIKE_0/inst/FSM_onehot_STATE_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.300ns (17.187%)  route 1.445ns (82.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  reset_IBUF_inst/O
                         net (fo=26, routed)          1.445     1.745    design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/lopt
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.911    -0.828    design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.300ns (16.755%)  route 1.490ns (83.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  reset_IBUF_inst/O
                         net (fo=26, routed)          1.490     1.790    design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/lopt
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.909    -0.830    design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/BIKE_0/inst/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/sigma_memory_0/inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.300ns (15.653%)  route 1.616ns (84.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  reset_IBUF_inst/O
                         net (fo=26, routed)          1.616     1.916    design_1_i/sigma_memory_0/inst/reset
    SLICE_X88Y90         FDCE                                         f  design_1_i/sigma_memory_0/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.852    -0.888    design_1_i/sigma_memory_0/inst/clk
    SLICE_X88Y90         FDCE                                         r  design_1_i/sigma_memory_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/sk1_memory_0/inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.300ns (14.940%)  route 1.708ns (85.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  reset_IBUF_inst/O
                         net (fo=26, routed)          1.708     2.008    design_1_i/sk1_memory_0/inst/reset
    SLICE_X84Y81         FDCE                                         f  design_1_i/sk1_memory_0/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.843    -0.897    design_1_i/sk1_memory_0/inst/clk
    SLICE_X84Y81         FDCE                                         r  design_1_i/sk1_memory_0/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/sk1_memory_0/inst/counter_reg_rep[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.300ns (14.940%)  route 1.708ns (85.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  reset_IBUF_inst/O
                         net (fo=26, routed)          1.708     2.008    design_1_i/sk1_memory_0/inst/reset
    SLICE_X84Y81         FDCE                                         f  design_1_i/sk1_memory_0/inst/counter_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.843    -0.897    design_1_i/sk1_memory_0/inst/clk
    SLICE_X84Y81         FDCE                                         r  design_1_i/sk1_memory_0/inst/counter_reg_rep[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/sigma_memory_0/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.300ns (14.927%)  route 1.709ns (85.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  reset_IBUF_inst/O
                         net (fo=26, routed)          1.709     2.009    design_1_i/sigma_memory_0/inst/reset
    SLICE_X87Y88         FDCE                                         f  design_1_i/sigma_memory_0/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.851    -0.889    design_1_i/sigma_memory_0/inst/clk
    SLICE_X87Y88         FDCE                                         r  design_1_i/sigma_memory_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/sigma_memory_0/inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.300ns (14.927%)  route 1.709ns (85.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  reset_IBUF_inst/O
                         net (fo=26, routed)          1.709     2.009    design_1_i/sigma_memory_0/inst/reset
    SLICE_X87Y88         FDCE                                         f  design_1_i/sigma_memory_0/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=616, routed)         0.851    -0.889    design_1_i/sigma_memory_0/inst/clk
    SLICE_X87Y88         FDCE                                         r  design_1_i/sigma_memory_0/inst/counter_reg[1]/C





