---
layout: page
title: MIPS Processor Simulator
description: A simulator for a 5-stage multi-cycle MIPS processor with a simple, direct-mapped cache in C.
img: assets/img/cpu.png
importance: 2
category: Archived Projects
related_publications: false
---

Due to data loss, only project titles are listed.
