// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub4(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void VysyxSoCFull___024root__traceInitTop(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        VysyxSoCFull___024root__traceInitSub0(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub1(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub2(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub3(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub4(vlSelf, tracep);
    }
}

void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+21080,"clock", false,-1);
        tracep->declBit(c+21081,"reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic_reset", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic_intr_from_chipSlave", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull asic_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic_spi_clk", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull asic_spi_cs", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic_spi_mosi", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic_spi_miso", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic_uart_rx", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic_uart_tx", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga_master_mem_0_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull fpga_master_mem_0_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga_master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga_master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga_master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga_master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga_master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga_master_mem_0_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga_master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga_master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga_master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga_master_mem_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga_master_mem_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga_master_mem_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga_master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga_master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga_master_mem_0_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull fpga_master_mem_0_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga_master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga_master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga_master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga_master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga_master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga_master_mem_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga_master_mem_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga_master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga_master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga_master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga_master_mem_0_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull fpga_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull fpga_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull mem_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull mem_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem_io_axi4_0_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull mem_io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem_io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem_io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem_io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem_io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem_io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem_io_axi4_0_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull mem_io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull mem_io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull mem_io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull mem_io_axi4_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem_io_axi4_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem_io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem_io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem_io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem_io_axi4_0_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull mem_io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull mem_io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull mem_io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull mem_io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull mem_io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem_io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem_io_axi4_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem_io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem_io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem_io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem_io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem_io_axi4_0_rlast", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash_clk", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull spiFlash_cs", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull spiFlash_mosi", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull spiFlash_miso", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic reset", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic intr_from_chipSlave", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull asic fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic spi_clk", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull asic spi_cs", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic spi_mosi", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic spi_miso", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic uart_rx", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic uart_tx", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster_slave_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster_slave_0_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster_slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster_slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster_slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster_slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster_slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster_slave_0_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster_slave_0_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster_slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster_slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster_slave_0_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster_slave_0_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic chipMaster_slave_0_bvalid", false,-1);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster_slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+17146,"ysyxSoCFull asic chipMaster_slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster_slave_0_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster_slave_0_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster_slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster_slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster_slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster_slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster_slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster_slave_0_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster_slave_0_rvalid", false,-1);
        tracep->declBus(c+17147,"ysyxSoCFull asic chipMaster_slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster_slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster_slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic chipMaster_slave_0_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull asic chipMaster_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic axi4xbar_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic axi4xbar_reset", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+108,"ysyxSoCFull asic axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull asic axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull asic axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+17151,"ysyxSoCFull asic axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+110,"ysyxSoCFull asic axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull asic axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+19396,"ysyxSoCFull asic axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17152,"ysyxSoCFull asic axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19399,"ysyxSoCFull asic axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic axi4xbar_auto_out_1_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic axi4xbar_auto_out_1_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+114,"ysyxSoCFull asic axi4xbar_auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+115,"ysyxSoCFull asic axi4xbar_auto_out_1_wready", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic axi4xbar_auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar_auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar_auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+17153,"ysyxSoCFull asic axi4xbar_auto_out_1_bready", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi4xbar_auto_out_1_bvalid", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic axi4xbar_auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic axi4xbar_auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic axi4xbar_auto_out_1_arready", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi4xbar_auto_out_1_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+114,"ysyxSoCFull asic axi4xbar_auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+17154,"ysyxSoCFull asic axi4xbar_auto_out_1_rready", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic axi4xbar_auto_out_1_rvalid", false,-1);
        tracep->declBus(c+121,"ysyxSoCFull asic axi4xbar_auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+21084,"ysyxSoCFull asic axi4xbar_auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic axi4xbar_auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull asic axi4xbar_auto_out_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar_auto_out_0_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic axi4xbar_auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic axi4xbar_auto_out_0_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic axi4xbar_auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar_auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar_auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic axi4xbar_auto_out_0_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic axi4xbar_auto_out_0_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic axi4xbar_auto_out_0_bvalid", false,-1);
        tracep->declBus(c+17145,"ysyxSoCFull asic axi4xbar_auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+17146,"ysyxSoCFull asic axi4xbar_auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic axi4xbar_auto_out_0_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic axi4xbar_auto_out_0_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic axi4xbar_auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic axi4xbar_auto_out_0_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic axi4xbar_auto_out_0_rvalid", false,-1);
        tracep->declBus(c+17147,"ysyxSoCFull asic axi4xbar_auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+17148,"ysyxSoCFull asic axi4xbar_auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic axi4xbar_auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic axi4xbar_auto_out_0_rlast", false,-1);
        tracep->declBit(c+122,"ysyxSoCFull asic apbxbar_auto_in_psel", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic apbxbar_auto_in_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic apbxbar_auto_in_pwrite", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull asic apbxbar_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+125,"ysyxSoCFull asic apbxbar_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic apbxbar_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19339,"ysyxSoCFull asic apbxbar_auto_in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic apbxbar_auto_in_pslverr", false,-1);
        tracep->declBus(c+21086,"ysyxSoCFull asic apbxbar_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19340,"ysyxSoCFull asic apbxbar_auto_out_1_psel", false,-1);
        tracep->declBit(c+19341,"ysyxSoCFull asic apbxbar_auto_out_1_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic apbxbar_auto_out_1_pwrite", false,-1);
        tracep->declBus(c+19342,"ysyxSoCFull asic apbxbar_auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+125,"ysyxSoCFull asic apbxbar_auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic apbxbar_auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+19343,"ysyxSoCFull asic apbxbar_auto_out_1_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic apbxbar_auto_out_1_pslverr", false,-1);
        tracep->declBus(c+21087,"ysyxSoCFull asic apbxbar_auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+19344,"ysyxSoCFull asic apbxbar_auto_out_0_psel", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull asic apbxbar_auto_out_0_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic apbxbar_auto_out_0_pwrite", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull asic apbxbar_auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+125,"ysyxSoCFull asic apbxbar_auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic apbxbar_auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+19346,"ysyxSoCFull asic apbxbar_auto_out_0_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic apbxbar_auto_out_0_pslverr", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic apbxbar_auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu_reset", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic cpu_auto_master_out_awready", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu_auto_master_out_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu_auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu_auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu_auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu_auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic cpu_auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu_auto_master_out_wready", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic cpu_auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu_auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu_auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu_auto_master_out_wlast", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu_auto_master_out_bready", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull asic cpu_auto_master_out_bvalid", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull asic cpu_auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+17151,"ysyxSoCFull asic cpu_auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu_auto_master_out_arready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu_auto_master_out_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu_auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu_auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu_auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu_auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic cpu_auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu_auto_master_out_rready", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull asic cpu_auto_master_out_rvalid", false,-1);
        tracep->declBus(c+19396,"ysyxSoCFull asic cpu_auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu_auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17152,"ysyxSoCFull asic cpu_auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19399,"ysyxSoCFull asic cpu_auto_master_out_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu_interrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic luart_reset", false,-1);
        tracep->declBit(c+19340,"ysyxSoCFull asic luart_auto_in_psel", false,-1);
        tracep->declBit(c+19341,"ysyxSoCFull asic luart_auto_in_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic luart_auto_in_pwrite", false,-1);
        tracep->declBus(c+19342,"ysyxSoCFull asic luart_auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+125,"ysyxSoCFull asic luart_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic luart_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19343,"ysyxSoCFull asic luart_auto_in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart_auto_in_pslverr", false,-1);
        tracep->declBus(c+21087,"ysyxSoCFull asic luart_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart_uart_rx", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic luart_uart_tx", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic lspi_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic lspi_reset", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull asic lspi_auto_in_psel", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull asic lspi_auto_in_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic lspi_auto_in_pwrite", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull asic lspi_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+125,"ysyxSoCFull asic lspi_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic lspi_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19346,"ysyxSoCFull asic lspi_auto_in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic lspi_auto_in_pslverr", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic lspi_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi_spi_bundle_clk", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull asic lspi_spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic lspi_spi_bundle_mosi", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic lspi_spi_bundle_miso", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic axi42apb_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic axi42apb_reset", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic axi42apb_auto_in_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic axi42apb_auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi42apb_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+114,"ysyxSoCFull asic axi42apb_auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi42apb_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi42apb_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+115,"ysyxSoCFull asic axi42apb_auto_in_wready", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic axi42apb_auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi42apb_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi42apb_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17153,"ysyxSoCFull asic axi42apb_auto_in_bready", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi42apb_auto_in_bvalid", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic axi42apb_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic axi42apb_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic axi42apb_auto_in_arready", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi42apb_auto_in_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi42apb_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+114,"ysyxSoCFull asic axi42apb_auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi42apb_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi42apb_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+17154,"ysyxSoCFull asic axi42apb_auto_in_rready", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic axi42apb_auto_in_rvalid", false,-1);
        tracep->declBus(c+121,"ysyxSoCFull asic axi42apb_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+21084,"ysyxSoCFull asic axi42apb_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic axi42apb_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+122,"ysyxSoCFull asic axi42apb_auto_out_psel", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic axi42apb_auto_out_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic axi42apb_auto_out_pwrite", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull asic axi42apb_auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+125,"ysyxSoCFull asic axi42apb_auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic axi42apb_auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+19339,"ysyxSoCFull asic axi42apb_auto_out_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic axi42apb_auto_out_pslverr", false,-1);
        tracep->declBus(c+21086,"ysyxSoCFull asic axi42apb_auto_out_prdata", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu_reset_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic cpu_reset_chain_io_d", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic cpu_reset_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster slave_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster slave_0_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster slave_0_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster slave_0_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster slave_0_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster slave_0_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic chipMaster slave_0_bvalid", false,-1);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+17146,"ysyxSoCFull asic chipMaster slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster slave_0_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster slave_0_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster slave_0_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster slave_0_rvalid", false,-1);
        tracep->declBus(c+17147,"ysyxSoCFull asic chipMaster slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic chipMaster slave_0_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull asic chipMaster fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster xbar_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster xbar_reset", false,-1);
        tracep->declBit(c+19400,"ysyxSoCFull asic chipMaster xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull asic chipMaster xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic chipMaster xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+149,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster xbar_auto_out_1_e_valid", false,-1);
        tracep->declBit(c+19412,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster xbar_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster xbar_1_reset", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19425,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17155,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19432,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster ferr_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster ferr_reset", false,-1);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19425,"ysyxSoCFull asic chipMaster ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+172,"ysyxSoCFull asic chipMaster ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+177,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink_reset", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17155,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19432,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fixer_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster fixer_reset", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull asic chipMaster fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull asic chipMaster fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_reset", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+204,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19438,"ysyxSoCFull asic chipMaster widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+19439,"ysyxSoCFull asic chipMaster widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19440,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19442,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19436,"ysyxSoCFull asic chipMaster widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19415,"ysyxSoCFull asic chipMaster widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+19416,"ysyxSoCFull asic chipMaster widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19418,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19421,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19423,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19424,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi42tl_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi42tl_reset", false,-1);
        tracep->declBit(c+19443,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+206,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+19449,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+204,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19438,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+19439,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19440,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19442,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_reset", false,-1);
        tracep->declBit(c+19452,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awvalid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bid", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19453,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+19454,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arvalid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arid", false,-1);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17160,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+19443,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+206,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awvalid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bid", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19449,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arvalid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arid", false,-1);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4frag_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4frag_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+17146,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+19452,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19453,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+19454,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17160,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic chipMaster axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4index_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+17146,"ysyxSoCFull asic chipMaster axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+17147,"ysyxSoCFull asic chipMaster axi4index_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic chipMaster axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_out_awvalid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4index_auto_out_awid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4index_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic chipMaster axi4index_auto_out_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4index_auto_out_bid", false,-1);
        tracep->declBus(c+17146,"ysyxSoCFull asic chipMaster axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster axi4index_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index_auto_out_arvalid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4index_auto_out_arid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4index_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4index_auto_out_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4index_auto_out_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster axi4index_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic chipMaster axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank_1_reset", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+238,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster tl2axi4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster tl2axi4_reset", false,-1);
        tracep->declBit(c+19412,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+238,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster err_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster err_reset", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster err_auto_in_a_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster err_auto_in_a_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17173,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19465,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster err_auto_in_c_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster err_auto_in_c_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster err_auto_in_d_ready", false,-1);
        tracep->declBit(c+249,"ysyxSoCFull asic chipMaster err_auto_in_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+250,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster err_auto_in_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster atomics_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster atomics_reset", false,-1);
        tracep->declBit(c+19466,"ysyxSoCFull asic chipMaster atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull asic chipMaster atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19400,"ysyxSoCFull asic chipMaster atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull asic chipMaster atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic chipMaster atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fixer_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster fixer_1_reset", false,-1);
        tracep->declBit(c+19468,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19466,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster hints_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster hints_reset", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull asic chipMaster hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19468,"ysyxSoCFull asic chipMaster hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_1_reset", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_2_reset", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+149,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17173,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19465,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+249,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+250,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster xbar clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster xbar reset", false,-1);
        tracep->declBit(c+19400,"ysyxSoCFull asic chipMaster xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull asic chipMaster xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic chipMaster xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+149,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster xbar auto_out_1_e_valid", false,-1);
        tracep->declBit(c+19412,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19413,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+156,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster xbar monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster xbar monitor_reset", false,-1);
        tracep->declBit(c+19472,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+273,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+274,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+275,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+276,"ysyxSoCFull asic chipMaster xbar beatsLeft", false,-1, 2,0);
        tracep->declBit(c+277,"ysyxSoCFull asic chipMaster xbar idle", false,-1);
        tracep->declBus(c+278,"ysyxSoCFull asic chipMaster xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+280,"ysyxSoCFull asic chipMaster xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+281,"ysyxSoCFull asic chipMaster xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+282,"ysyxSoCFull asic chipMaster xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+283,"ysyxSoCFull asic chipMaster xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+284,"ysyxSoCFull asic chipMaster xbar readys_0", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster xbar earlyWinner_0", false,-1);
        tracep->declBit(c+285,"ysyxSoCFull asic chipMaster xbar state_0", false,-1);
        tracep->declBit(c+286,"ysyxSoCFull asic chipMaster xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+287,"ysyxSoCFull asic chipMaster xbar readys_1", false,-1);
        tracep->declBit(c+288,"ysyxSoCFull asic chipMaster xbar earlyWinner_1", false,-1);
        tracep->declBit(c+289,"ysyxSoCFull asic chipMaster xbar state_1", false,-1);
        tracep->declBit(c+290,"ysyxSoCFull asic chipMaster xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+19473,"ysyxSoCFull asic chipMaster xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+19474,"ysyxSoCFull asic chipMaster xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster xbar requestEIO_0_1", false,-1);
        tracep->declBus(c+291,"ysyxSoCFull asic chipMaster xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+292,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+293,"ysyxSoCFull asic chipMaster xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+294,"ysyxSoCFull asic chipMaster xbar beatsDO_decode_1", false,-1, 2,0);
        tracep->declBit(c+295,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+296,"ysyxSoCFull asic chipMaster xbar beatsDO_1", false,-1, 2,0);
        tracep->declBit(c+297,"ysyxSoCFull asic chipMaster xbar latch", false,-1);
        tracep->declBus(c+21118,"ysyxSoCFull asic chipMaster xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+298,"ysyxSoCFull asic chipMaster xbar maskedBeats_1", false,-1, 2,0);
        tracep->declBus(c+298,"ysyxSoCFull asic chipMaster xbar initBeats", false,-1, 2,0);
        tracep->declBit(c+299,"ysyxSoCFull asic chipMaster xbar sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+300,"ysyxSoCFull asic chipMaster xbar allowed_0", false,-1);
        tracep->declBit(c+301,"ysyxSoCFull asic chipMaster xbar allowed_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster xbar monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster xbar monitor reset", false,-1);
        tracep->declBit(c+19472,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+273,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+274,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+275,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19475,"ysyxSoCFull asic chipMaster xbar monitor source_ok", false,-1);
        tracep->declBus(c+19476,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19477,"ysyxSoCFull asic chipMaster xbar monitor is_aligned", false,-1);
        tracep->declBus(c+19478,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19479,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19480,"ysyxSoCFull asic chipMaster xbar monitor mask_size", false,-1);
        tracep->declBit(c+19481,"ysyxSoCFull asic chipMaster xbar monitor mask_bit", false,-1);
        tracep->declBit(c+19482,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+19483,"ysyxSoCFull asic chipMaster xbar monitor mask_acc", false,-1);
        tracep->declBit(c+19484,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19485,"ysyxSoCFull asic chipMaster xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+19486,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+19487,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19488,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+19489,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+19490,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+19491,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+19492,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+19493,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+19494,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+19495,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+19496,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+19497,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19498,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+19499,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19500,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+19501,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19502,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+19503,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19504,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+19505,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19506,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+19507,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19508,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+19509,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19510,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+19511,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19512,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+19513,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19514,"ysyxSoCFull asic chipMaster xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+302,"ysyxSoCFull asic chipMaster xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+303,"ysyxSoCFull asic chipMaster xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+304,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+305,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+19515,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+308,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+309,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+310,"ysyxSoCFull asic chipMaster xbar monitor a_first", false,-1);
        tracep->declBus(c+311,"ysyxSoCFull asic chipMaster xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+312,"ysyxSoCFull asic chipMaster xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+313,"ysyxSoCFull asic chipMaster xbar monitor size", false,-1, 2,0);
        tracep->declBus(c+314,"ysyxSoCFull asic chipMaster xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+315,"ysyxSoCFull asic chipMaster xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+316,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+317,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+318,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+319,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+320,"ysyxSoCFull asic chipMaster xbar monitor d_first", false,-1);
        tracep->declBus(c+321,"ysyxSoCFull asic chipMaster xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+322,"ysyxSoCFull asic chipMaster xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+323,"ysyxSoCFull asic chipMaster xbar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+324,"ysyxSoCFull asic chipMaster xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+325,"ysyxSoCFull asic chipMaster xbar monitor denied", false,-1);
        tracep->declBus(c+326,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+327,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+328,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+329,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+330,"ysyxSoCFull asic chipMaster xbar monitor c_first", false,-1);
        tracep->declBus(c+331,"ysyxSoCFull asic chipMaster xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+332,"ysyxSoCFull asic chipMaster xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+333,"ysyxSoCFull asic chipMaster xbar monitor size_3", false,-1, 2,0);
        tracep->declBus(c+334,"ysyxSoCFull asic chipMaster xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+335,"ysyxSoCFull asic chipMaster xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+336,"ysyxSoCFull asic chipMaster xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+340,"ysyxSoCFull asic chipMaster xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+356,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+372,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+373,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+374,"ysyxSoCFull asic chipMaster xbar monitor a_first_1", false,-1);
        tracep->declBus(c+375,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+376,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+377,"ysyxSoCFull asic chipMaster xbar monitor d_first_1", false,-1);
        tracep->declArray(c+19517,"ysyxSoCFull asic chipMaster xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17174,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17175,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17176,"ysyxSoCFull asic chipMaster xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+378,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+382,"ysyxSoCFull asic chipMaster xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17180,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+386,"ysyxSoCFull asic chipMaster xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+387,"ysyxSoCFull asic chipMaster xbar monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17181,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+388,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17197,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+404,"ysyxSoCFull asic chipMaster xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+405,"ysyxSoCFull asic chipMaster xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+409,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+425,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+426,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+427,"ysyxSoCFull asic chipMaster xbar monitor c_first_1", false,-1);
        tracep->declBus(c+428,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+429,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+430,"ysyxSoCFull asic chipMaster xbar monitor d_first_2", false,-1);
        tracep->declArray(c+16648,"ysyxSoCFull asic chipMaster xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16652,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16653,"ysyxSoCFull asic chipMaster xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+431,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+435,"ysyxSoCFull asic chipMaster xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16657,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster xbar monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+440,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16658,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+456,"ysyxSoCFull asic chipMaster xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+457,"ysyxSoCFull asic chipMaster xbar monitor inflight_2", false,-1);
        tracep->declBus(c+458,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+459,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+460,"ysyxSoCFull asic chipMaster xbar monitor d_first_3", false,-1);
        tracep->declBit(c+461,"ysyxSoCFull asic chipMaster xbar monitor d_set", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster xbar monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink reset", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17155,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19432,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sbypass_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sbypass_reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19426,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19427,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19428,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19429,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19430,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19431,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17155,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17156,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19432,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17157,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19433,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19523,"ysyxSoCFull asic chipMaster chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink mbypass_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink mbypass_reset", false,-1);
        tracep->declBit(c+19524,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+18438,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+478,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19525,"ysyxSoCFull asic chipMaster chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink monitor_reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkA_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkA_reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkB_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkB_reset", false,-1);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkC_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkC_reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkD_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkD_reset", false,-1);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+485,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+500,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17213,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16675,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+17214,"ysyxSoCFull asic chipMaster chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+17215,"ysyxSoCFull asic chipMaster chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_reset", false,-1);
        tracep->declBit(c+19524,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+18438,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19528,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17213,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_reset", false,-1);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_reset", false,-1);
        tracep->declBit(c+478,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_reset", false,-1);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+19529,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+17215,"ysyxSoCFull asic chipMaster chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+487,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx_reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+19528,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19943,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18862,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20954,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19944,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21002,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19945,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18864,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21008,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+19529,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19946,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18865,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21014,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20077,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19947,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18866,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21020,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink tx_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+500,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+17214,"ysyxSoCFull asic chipMaster chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19948,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+20966,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21056,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19949,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+20967,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21057,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+21089,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink mbypass clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink mbypass reset", false,-1);
        tracep->declBit(c+19524,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+18438,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+478,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19525,"ysyxSoCFull asic chipMaster chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+561,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+562,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+19530,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+18438,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+563,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+564,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+565,"ysyxSoCFull asic chipMaster chiplink mbypass bypass", false,-1);
        tracep->declBus(c+566,"ysyxSoCFull asic chipMaster chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+567,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter", false,-1, 3,0);
        tracep->declBit(c+568,"ysyxSoCFull asic chipMaster chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+19531,"ysyxSoCFull asic chipMaster chiplink mbypass stall", false,-1);
        tracep->declBit(c+21091,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+569,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+570,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode", false,-1, 3,0);
        tracep->declBus(c+571,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+572,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+573,"ysyxSoCFull asic chipMaster chiplink mbypass counter", false,-1, 3,0);
        tracep->declBus(c+574,"ysyxSoCFull asic chipMaster chiplink mbypass counter1", false,-1, 3,0);
        tracep->declBit(c+575,"ysyxSoCFull asic chipMaster chiplink mbypass a_first", false,-1);
        tracep->declBit(c+576,"ysyxSoCFull asic chipMaster chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+577,"ysyxSoCFull asic chipMaster chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+16676,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+578,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+579,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_2", false,-1, 3,0);
        tracep->declBus(c+580,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+581,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+582,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_2", false,-1, 3,0);
        tracep->declBus(c+583,"ysyxSoCFull asic chipMaster chiplink mbypass counter_2", false,-1, 3,0);
        tracep->declBus(c+584,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_2", false,-1, 3,0);
        tracep->declBit(c+585,"ysyxSoCFull asic chipMaster chiplink mbypass c_first", false,-1);
        tracep->declBit(c+586,"ysyxSoCFull asic chipMaster chiplink mbypass c_last", false,-1);
        tracep->declBit(c+587,"ysyxSoCFull asic chipMaster chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+588,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_3", false,-1, 3,0);
        tracep->declBit(c+589,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+590,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_3", false,-1, 3,0);
        tracep->declBus(c+591,"ysyxSoCFull asic chipMaster chiplink mbypass counter_3", false,-1, 3,0);
        tracep->declBus(c+592,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_3", false,-1, 3,0);
        tracep->declBit(c+593,"ysyxSoCFull asic chipMaster chiplink mbypass d_first", false,-1);
        tracep->declBit(c+594,"ysyxSoCFull asic chipMaster chiplink mbypass d_last", false,-1);
        tracep->declBit(c+16677,"ysyxSoCFull asic chipMaster chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+16678,"ysyxSoCFull asic chipMaster chiplink mbypass done_4", false,-1);
        tracep->declBit(c+595,"ysyxSoCFull asic chipMaster chiplink mbypass c_request", false,-1);
        tracep->declBit(c+596,"ysyxSoCFull asic chipMaster chiplink mbypass c_response", false,-1);
        tracep->declBit(c+597,"ysyxSoCFull asic chipMaster chiplink mbypass d_request", false,-1);
        tracep->declBit(c+17216,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+16679,"ysyxSoCFull asic chipMaster chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+598,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+19532,"ysyxSoCFull asic chipMaster chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+16680,"ysyxSoCFull asic chipMaster chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+599,"ysyxSoCFull asic chipMaster chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+18446,"ysyxSoCFull asic chipMaster chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+19533,"ysyxSoCFull asic chipMaster chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+600,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter1", false,-1, 3,0);
        tracep->declBit(c+17217,"ysyxSoCFull asic chipMaster chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+561,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+562,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+588,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+589,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+601,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+602,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+603,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+604,"ysyxSoCFull asic chipMaster chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+605,"ysyxSoCFull asic chipMaster chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+606,"ysyxSoCFull asic chipMaster chiplink mbypass monitor size_1", false,-1, 2,0);
        tracep->declBit(c+607,"ysyxSoCFull asic chipMaster chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+608,"ysyxSoCFull asic chipMaster chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+609,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+610,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes", false,-1, 3,0);
        tracep->declBus(c+611,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+612,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+613,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+614,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+615,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_size_lookup", false,-1, 3,0);
        tracep->declBus(c+616,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+617,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes_1", false,-1, 3,0);
        tracep->declBus(c+618,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+619,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+620,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+621,"ysyxSoCFull asic chipMaster chiplink mbypass monitor c_size_lookup", false,-1, 3,0);
        tracep->declBus(c+622,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr_1", false,-1, 3,0);
        tracep->declBit(c+623,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+624,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+625,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+626,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+627,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+19530,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+18438,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+563,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+564,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+628,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+629,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+630,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+631,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+632,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+633,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+634,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+635,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+636,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+637,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+638,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+639,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+640,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+641,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+642,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+643,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+644,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+645,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+646,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+647,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+648,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+649,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+650,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+651,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+652,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+653,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+654,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+655,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+656,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+657,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter", false,-1, 3,0);
        tracep->declBus(c+658,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+659,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+660,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+661,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+662,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size", false,-1, 2,0);
        tracep->declBus(c+663,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+664,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+588,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+589,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+665,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter", false,-1, 3,0);
        tracep->declBus(c+666,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+667,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+668,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+669,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+670,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_1", false,-1, 2,0);
        tracep->declBus(c+671,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+672,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+673,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+674,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+675,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter", false,-1, 3,0);
        tracep->declBus(c+676,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+677,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+678,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+679,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+680,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_3", false,-1, 2,0);
        tracep->declBus(c+681,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+682,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+683,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+685,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+693,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+701,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+702,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+703,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+704,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+705,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+706,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+18447,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17218,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17219,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+17220,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+707,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+709,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+16681,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+711,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+712,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17222,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+713,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17230,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+721,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+722,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+724,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+732,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+733,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+734,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+735,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+736,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+737,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+16682,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16684,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16685,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+738,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+740,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16687,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+742,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+743,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+16688,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+751,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+752,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+753,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+754,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+755,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+756,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+16696,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkA clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkA reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+489,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+757,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+758,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+759,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+759,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+769,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+777,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+778,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+780,"ysyxSoCFull asic chipMaster chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+781,"ysyxSoCFull asic chipMaster chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+782,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+783,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+784,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+785,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+757,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+758,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+759,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+767,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+786,"ysyxSoCFull asic chipMaster chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+787,"ysyxSoCFull asic chipMaster chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+788,"ysyxSoCFull asic chipMaster chiplink sinkA inject full", false,-1);
        tracep->declBit(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+789,"ysyxSoCFull asic chipMaster chiplink sinkA inject last", false,-1);
        tracep->declBus(c+790,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+791,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+792,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+793,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+794,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+795,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+796,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+797,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+798,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+800,"ysyxSoCFull asic chipMaster chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+19521,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+759,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+19526,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+760,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+804+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+805,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+806+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+807,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21118,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+808+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+809,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+810+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+811,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+812+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+813,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+814+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+816+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+818,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+462,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+17238,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+17239,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkB clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkB reset", false,-1);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+819,"ysyxSoCFull asic chipMaster chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkC clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkC reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+496,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+820,"ysyxSoCFull asic chipMaster chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkD clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkD reset", false,-1);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+485,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+19527,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+500,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+501,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17213,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16675,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+485,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+821,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+822,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+823,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+824,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+825,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+826,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+827,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+828,"ysyxSoCFull asic chipMaster chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+829,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+830,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+831,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1", false,-1, 3,0);
        tracep->declBus(c+832,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter", false,-1, 3,0);
        tracep->declBus(c+833,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter1", false,-1, 3,0);
        tracep->declBit(c+834,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+835,"ysyxSoCFull asic chipMaster chiplink sinkD d_last", false,-1);
        tracep->declBit(c+836,"ysyxSoCFull asic chipMaster chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+837,"ysyxSoCFull asic chipMaster chiplink sinkD relack", false,-1);
        tracep->declBus(c+838,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+21092,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+839,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+822,"ysyxSoCFull asic chipMaster chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+21093,"ysyxSoCFull asic chipMaster chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+840,"ysyxSoCFull asic chipMaster chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+824,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+841,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+842,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sinkD d clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sinkD d reset", false,-1);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+485,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+821,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+822,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+823,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+824,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+825,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+826,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+827,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+843+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+844,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+846+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+847,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+848+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+850+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+851,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+852+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+853,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+854+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+855,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+856+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+857,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+858,"ysyxSoCFull asic chipMaster chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+484,"ysyxSoCFull asic chipMaster chiplink sinkD d empty", false,-1);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+859,"ysyxSoCFull asic chipMaster chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+17214,"ysyxSoCFull asic chipMaster chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+17215,"ysyxSoCFull asic chipMaster chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+17240,"ysyxSoCFull asic chipMaster chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA reset", false,-1);
        tracep->declBit(c+19524,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+18438,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19528,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+18441,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17213,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+860,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+19534,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+861,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+862,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+863,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17241,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+865,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+19535,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+866,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+867,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17242,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+869,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+19536,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+870,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17243,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+19537,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+876,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17244,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+877,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+19538,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+879,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+880,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17245,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+881,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+19539,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+884,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17246,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+19540,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+888,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17247,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+19541,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+892,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+19542,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+18449,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+19524,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+18438,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+895,"ysyxSoCFull asic chipMaster chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+896,"ysyxSoCFull asic chipMaster chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+897,"ysyxSoCFull asic chipMaster chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+898,"ysyxSoCFull asic chipMaster chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+899,"ysyxSoCFull asic chipMaster chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+900,"ysyxSoCFull asic chipMaster chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+901,"ysyxSoCFull asic chipMaster chiplink sourceA enable", false,-1);
        tracep->declBus(c+902,"ysyxSoCFull asic chipMaster chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+903,"ysyxSoCFull asic chipMaster chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+904,"ysyxSoCFull asic chipMaster chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+905,"ysyxSoCFull asic chipMaster chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+906,"ysyxSoCFull asic chipMaster chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+907,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+908,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+909,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+910,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+911,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+912,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+913,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+914,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+915,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+916,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+917,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+918,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+919,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+920,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+921,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+922,"ysyxSoCFull asic chipMaster chiplink sourceA q_last", false,-1);
        tracep->declBit(c+923,"ysyxSoCFull asic chipMaster chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+924,"ysyxSoCFull asic chipMaster chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+925,"ysyxSoCFull asic chipMaster chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+927,"ysyxSoCFull asic chipMaster chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+928,"ysyxSoCFull asic chipMaster chiplink sourceA exists", false,-1);
        tracep->declBit(c+929,"ysyxSoCFull asic chipMaster chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+930,"ysyxSoCFull asic chipMaster chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+931,"ysyxSoCFull asic chipMaster chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+932,"ysyxSoCFull asic chipMaster chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+933,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+935,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+936,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+937,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+938,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+939,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+940,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+941,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+942,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+943,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+944,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+945,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+946,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+947,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+948,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+949,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+950,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+951,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+952,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+953,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+954,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+955,"ysyxSoCFull asic chipMaster chiplink sourceA stall", false,-1);
        tracep->declBit(c+956,"ysyxSoCFull asic chipMaster chiplink sourceA xmit", false,-1);
        tracep->declBus(c+838,"ysyxSoCFull asic chipMaster chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+957,"ysyxSoCFull asic chipMaster chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+860,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+19534,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+861,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+862,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+863,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17241,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+958+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+966,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+861,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+862,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+17249,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+967,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+968,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+969,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+970,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+971,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+972,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+973,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+974,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+975,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+976,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17250,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+17251,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+977,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+865,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+19535,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+866,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+867,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17242,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+978+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+986,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+866,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+867,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+17252,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+987,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+988,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+989,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+990,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+991,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+992,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+993,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+994,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+995,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+996,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17253,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+17254,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+997,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+869,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+19536,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+870,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17243,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+998+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1006,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+870,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+17255,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+1007,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+1008,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+1009,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1010,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1011,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+1012,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1013,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1014,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+1015,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+1016,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17256,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+17257,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+1017,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+19537,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+876,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17244,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1018+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1026,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+17258,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+1027,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+1028,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+1029,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1030,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1031,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+1032,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1033,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1034,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+1035,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+1036,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17259,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+17260,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+1037,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+877,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+19538,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+879,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+880,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17245,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1038+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1046,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+879,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+1047,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+1048,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+1049,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1050,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1051,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+1052,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1053,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1054,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+1055,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+1056,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17262,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+17263,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+1057,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+881,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+19539,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+884,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17246,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1058+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1066,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+17264,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+1067,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+1068,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+1069,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1070,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1071,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+1072,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1073,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1074,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+1075,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+1076,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17265,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+17266,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+1077,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+19540,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+888,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17247,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1078+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1086,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+17267,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+1087,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+1088,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+1089,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1090,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1091,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+1092,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1093,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1094,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+1095,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+1096,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17268,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+17269,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+1097,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+19541,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+892,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17248,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1098+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1106,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+17270,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+1107,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+1108,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+1109,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1110,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1111,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+1112,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1114,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+1115,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+1116,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17271,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+17272,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+1117,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+19542,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+18449,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+19524,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+18438,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+472,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+1118,"ysyxSoCFull asic chipMaster chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+1119,"ysyxSoCFull asic chipMaster chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+1120,"ysyxSoCFull asic chipMaster chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+1121,"ysyxSoCFull asic chipMaster chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+1122,"ysyxSoCFull asic chipMaster chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB reset", false,-1);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+18442,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+1125,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+1126,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+16697,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+1127,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1128,"ysyxSoCFull asic chipMaster chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+1129,"ysyxSoCFull asic chipMaster chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+1130,"ysyxSoCFull asic chipMaster chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+1131,"ysyxSoCFull asic chipMaster chiplink sourceB enable", false,-1);
        tracep->declBus(c+1132,"ysyxSoCFull asic chipMaster chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+1133,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+1134,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1135,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1136,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1137,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1138,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+1139,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+1140,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+1141,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+1142,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+1143,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+1144,"ysyxSoCFull asic chipMaster chiplink sourceB q_last", false,-1);
        tracep->declBit(c+1145,"ysyxSoCFull asic chipMaster chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+1146,"ysyxSoCFull asic chipMaster chiplink sourceB xmit", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+1125,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+1126,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+16697,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+1127,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1147,"ysyxSoCFull asic chipMaster chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+1148,"ysyxSoCFull asic chipMaster chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+1149,"ysyxSoCFull asic chipMaster chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC reset", false,-1);
        tracep->declBit(c+478,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+18439,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+18443,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+503,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+1150,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+18450,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1151,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1152,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1153,"ysyxSoCFull asic chipMaster chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+1154,"ysyxSoCFull asic chipMaster chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+1155,"ysyxSoCFull asic chipMaster chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+1156,"ysyxSoCFull asic chipMaster chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+1157,"ysyxSoCFull asic chipMaster chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+1158,"ysyxSoCFull asic chipMaster chiplink sourceC enable", false,-1);
        tracep->declBus(c+1159,"ysyxSoCFull asic chipMaster chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+1160,"ysyxSoCFull asic chipMaster chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+1161,"ysyxSoCFull asic chipMaster chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+1162,"ysyxSoCFull asic chipMaster chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+1163,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+1164,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+1165,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+1166,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+1167,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+1168,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1169,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1170,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1171,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+1172,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+1173,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+1174,"ysyxSoCFull asic chipMaster chiplink sourceC q_last", false,-1);
        tracep->declBit(c+1175,"ysyxSoCFull asic chipMaster chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+1176,"ysyxSoCFull asic chipMaster chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+1177,"ysyxSoCFull asic chipMaster chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+1179,"ysyxSoCFull asic chipMaster chiplink sourceC exists", false,-1);
        tracep->declBit(c+1180,"ysyxSoCFull asic chipMaster chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+1181,"ysyxSoCFull asic chipMaster chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+1182,"ysyxSoCFull asic chipMaster chiplink sourceC q_release", false,-1);
        tracep->declBit(c+1183,"ysyxSoCFull asic chipMaster chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+1184,"ysyxSoCFull asic chipMaster chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+1185,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+1187,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+1188,"ysyxSoCFull asic chipMaster chiplink sourceC stall", false,-1);
        tracep->declBit(c+1189,"ysyxSoCFull asic chipMaster chiplink sourceC xmit", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+1150,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+18450,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+1151,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1152,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16675,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1190+i*1,"ysyxSoCFull asic chipMaster chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1198,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+864,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+1151,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1152,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+16698,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+1199,"ysyxSoCFull asic chipMaster chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+1200,"ysyxSoCFull asic chipMaster chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+1201,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1202,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1203,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+1204,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1205,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1206,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+1207,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+1208,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16699,"ysyxSoCFull asic chipMaster chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+16700,"ysyxSoCFull asic chipMaster chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+1209,"ysyxSoCFull asic chipMaster chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD reset", false,-1);
        tracep->declBit(c+19522,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+18437,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+464,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+465,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+466,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+470,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+19529,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+18444,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+17215,"ysyxSoCFull asic chipMaster chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+1210,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+19543,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1211,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1212,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+17215,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1213,"ysyxSoCFull asic chipMaster chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+1214,"ysyxSoCFull asic chipMaster chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+1215,"ysyxSoCFull asic chipMaster chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+1216,"ysyxSoCFull asic chipMaster chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+1217,"ysyxSoCFull asic chipMaster chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+1218,"ysyxSoCFull asic chipMaster chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+1219,"ysyxSoCFull asic chipMaster chiplink sourceD enable", false,-1);
        tracep->declBus(c+1220,"ysyxSoCFull asic chipMaster chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+1221,"ysyxSoCFull asic chipMaster chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+1222,"ysyxSoCFull asic chipMaster chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+1223,"ysyxSoCFull asic chipMaster chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+1224,"ysyxSoCFull asic chipMaster chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+1225,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+1226,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+1227,"ysyxSoCFull asic chipMaster chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+1228,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+1229,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1230,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1231,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1232,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1233,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+1234,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+1235,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+1236,"ysyxSoCFull asic chipMaster chiplink sourceD q_last", false,-1);
        tracep->declBit(c+1237,"ysyxSoCFull asic chipMaster chiplink sourceD d_first", false,-1);
        tracep->declBus(c+1238,"ysyxSoCFull asic chipMaster chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+1239,"ysyxSoCFull asic chipMaster chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+1240,"ysyxSoCFull asic chipMaster chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+1241,"ysyxSoCFull asic chipMaster chiplink sourceD stall", false,-1);
        tracep->declBit(c+1242,"ysyxSoCFull asic chipMaster chiplink sourceD xmit", false,-1);
        tracep->declBit(c+1243,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+1210,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+19543,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+1211,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1212,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+17215,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+1244+i*1,"ysyxSoCFull asic chipMaster chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1276,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+21126,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+1211,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1212,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+17273,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+1277,"ysyxSoCFull asic chipMaster chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+1278,"ysyxSoCFull asic chipMaster chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+1280,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+1281,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+1282,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+1283,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+1284,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+1285,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+1286,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+1287,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+1288,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+1289,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+1290,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+1291,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+1292,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+1293,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+17274,"ysyxSoCFull asic chipMaster chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+17275,"ysyxSoCFull asic chipMaster chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+487,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+486,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+18440,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+510,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+1294,"ysyxSoCFull asic chipMaster chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+21088,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+18871,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+18872,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+18445,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+18451,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+18452,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+18453,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi42tl clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi42tl reset", false,-1);
        tracep->declBit(c+19443,"ysyxSoCFull asic chipMaster axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+206,"ysyxSoCFull asic chipMaster axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull asic chipMaster axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+19449,"ysyxSoCFull asic chipMaster axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+19437,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+203,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+204,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19438,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+19439,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+19417,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19419,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19420,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19422,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19440,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19442,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi42tl deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi42tl deq_reset", false,-1);
        tracep->declBit(c+1295,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+19544,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+19440,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19546,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19547,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+1296,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19548,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19549,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19550,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+19551,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+1297,"ysyxSoCFull asic chipMaster axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+1298,"ysyxSoCFull asic chipMaster axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+1299,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+1300,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+1301,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+1302,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+1303,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+1304,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+1305,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+1306,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+1307,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+1308,"ysyxSoCFull asic chipMaster axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+1309,"ysyxSoCFull asic chipMaster axi42tl r_ok", false,-1);
        tracep->declBus(c+1310,"ysyxSoCFull asic chipMaster axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+1311,"ysyxSoCFull asic chipMaster axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+1312,"ysyxSoCFull asic chipMaster axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+1313,"ysyxSoCFull asic chipMaster axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+1314,"ysyxSoCFull asic chipMaster axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+1315,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1316,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1317,"ysyxSoCFull asic chipMaster axi42tl a_mask_size", false,-1);
        tracep->declBit(c+1318,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+1319,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+1320,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+1321,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+1322,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+1323,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+1324,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+1325,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+1326,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+1327,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+1328,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+1329,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+1330,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+1331,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+1332,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+1333,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+1334,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+1335,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+1336,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+1337,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+1338,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+1339,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+1340,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+1341,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+1342,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+1343,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+1344,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+1345,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+1346,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+1347,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+1348,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+1349,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+1350,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+1351,"ysyxSoCFull asic chipMaster axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+1352,"ysyxSoCFull asic chipMaster axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+1353,"ysyxSoCFull asic chipMaster axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+1354,"ysyxSoCFull asic chipMaster axi42tl idle", false,-1);
        tracep->declBit(c+1355,"ysyxSoCFull asic chipMaster axi42tl w_out_valid", false,-1);
        tracep->declBus(c+1356,"ysyxSoCFull asic chipMaster axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+1357,"ysyxSoCFull asic chipMaster axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+1358,"ysyxSoCFull asic chipMaster axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+1359,"ysyxSoCFull asic chipMaster axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+1360,"ysyxSoCFull asic chipMaster axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+1361,"ysyxSoCFull asic chipMaster axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+1362,"ysyxSoCFull asic chipMaster axi42tl readys_0", false,-1);
        tracep->declBit(c+1363,"ysyxSoCFull asic chipMaster axi42tl state_0", false,-1);
        tracep->declBit(c+1364,"ysyxSoCFull asic chipMaster axi42tl allowed_0", false,-1);
        tracep->declBit(c+17277,"ysyxSoCFull asic chipMaster axi42tl out_ready", false,-1);
        tracep->declBus(c+1365,"ysyxSoCFull asic chipMaster axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+1366,"ysyxSoCFull asic chipMaster axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+1367,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+1368,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+1369,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+1370,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+1371,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+1372,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+1373,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+1374,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+1375,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+1376,"ysyxSoCFull asic chipMaster axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+1377,"ysyxSoCFull asic chipMaster axi42tl w_ok", false,-1);
        tracep->declBus(c+1378,"ysyxSoCFull asic chipMaster axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+1379,"ysyxSoCFull asic chipMaster axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+1380,"ysyxSoCFull asic chipMaster axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+1381,"ysyxSoCFull asic chipMaster axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+1382,"ysyxSoCFull asic chipMaster axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+1383,"ysyxSoCFull asic chipMaster axi42tl readys_1", false,-1);
        tracep->declBit(c+1384,"ysyxSoCFull asic chipMaster axi42tl state_1", false,-1);
        tracep->declBit(c+1385,"ysyxSoCFull asic chipMaster axi42tl allowed_1", false,-1);
        tracep->declBit(c+19552,"ysyxSoCFull asic chipMaster axi42tl out_1_ready", false,-1);
        tracep->declBit(c+17278,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+1386,"ysyxSoCFull asic chipMaster axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+19553,"ysyxSoCFull asic chipMaster axi42tl latch", false,-1);
        tracep->declBit(c+1387,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+1388,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+1389,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+1390,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+1391,"ysyxSoCFull asic chipMaster axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1392,"ysyxSoCFull asic chipMaster axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+1393,"ysyxSoCFull asic chipMaster axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+19554,"ysyxSoCFull asic chipMaster axi42tl d_hasData", false,-1);
        tracep->declBit(c+1295,"ysyxSoCFull asic chipMaster axi42tl ok_rready", false,-1);
        tracep->declBit(c+1296,"ysyxSoCFull asic chipMaster axi42tl ok_bready", false,-1);
        tracep->declBit(c+17279,"ysyxSoCFull asic chipMaster axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+19555,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19556,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+1394,"ysyxSoCFull asic chipMaster axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+1395,"ysyxSoCFull asic chipMaster axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+1396,"ysyxSoCFull asic chipMaster axi42tl d_last_first", false,-1);
        tracep->declBus(c+1397,"ysyxSoCFull asic chipMaster axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+1398,"ysyxSoCFull asic chipMaster axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi42tl q_bid", false,-1);
        tracep->declBit(c+19557,"ysyxSoCFull asic chipMaster axi42tl b_allow", false,-1);
        tracep->declBus(c+19558,"ysyxSoCFull asic chipMaster axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+19551,"ysyxSoCFull asic chipMaster axi42tl q_bvalid", false,-1);
        tracep->declBit(c+19559,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi42tl deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi42tl deq reset", false,-1);
        tracep->declBit(c+1295,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+19544,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+19440,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19546,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19547,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1399+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+1400,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1401+i*2,"ysyxSoCFull asic chipMaster axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1403,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19440,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1405+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1406,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19546,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1407+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+1408,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19547,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1409,"ysyxSoCFull asic chipMaster axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+1295,"ysyxSoCFull asic chipMaster axi42tl deq empty", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull asic chipMaster axi42tl deq do_enq", false,-1);
        tracep->declBit(c+17281,"ysyxSoCFull asic chipMaster axi42tl deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+1296,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+19548,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+19549,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19550,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+19551,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1410+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+1411,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19545,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17282,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1412+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1413,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19549,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+17282,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+1414,"ysyxSoCFull asic chipMaster axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+1296,"ysyxSoCFull asic chipMaster axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+17282,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+17283,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank reset", false,-1);
        tracep->declBit(c+19452,"ysyxSoCFull asic chipMaster axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4yank auto_in_awvalid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4yank auto_in_awid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull asic chipMaster axi4yank auto_in_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4yank auto_in_bid", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19453,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_real_last", false,-1);
        tracep->declBit(c+19454,"ysyxSoCFull asic chipMaster axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4yank auto_in_arvalid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4yank auto_in_arid", false,-1);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4yank auto_in_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4yank auto_in_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17160,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_real_last", false,-1);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+19443,"ysyxSoCFull asic chipMaster axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+206,"ysyxSoCFull asic chipMaster axi4yank auto_out_awvalid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4yank auto_out_awid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull asic chipMaster axi4yank auto_out_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4yank auto_out_bid", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19449,"ysyxSoCFull asic chipMaster axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4yank auto_out_arvalid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4yank auto_out_arid", false,-1);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4yank auto_out_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4yank auto_out_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+1415,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19560,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19561,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+19562,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+1416,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1417,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+1418,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19563,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19564,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+19565,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+1419,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1420,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+1421,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19566,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19567,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+19568,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+1422,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1423,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+1424,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19569,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19570,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+19571,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+1425,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1426,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+1427,"ysyxSoCFull asic chipMaster axi4yank arsel_0", false,-1);
        tracep->declBit(c+1428,"ysyxSoCFull asic chipMaster axi4yank arsel_1", false,-1);
        tracep->declBit(c+19572,"ysyxSoCFull asic chipMaster axi4yank rsel_0", false,-1);
        tracep->declBit(c+19573,"ysyxSoCFull asic chipMaster axi4yank rsel_1", false,-1);
        tracep->declBit(c+1429,"ysyxSoCFull asic chipMaster axi4yank awsel_0", false,-1);
        tracep->declBit(c+1430,"ysyxSoCFull asic chipMaster axi4yank awsel_1", false,-1);
        tracep->declBit(c+19574,"ysyxSoCFull asic chipMaster axi4yank bsel_0", false,-1);
        tracep->declBit(c+19575,"ysyxSoCFull asic chipMaster axi4yank bsel_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+1415,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19560,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19561,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+19562,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+1416,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1417,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1431+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1435,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1436,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1438+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+1442,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1436,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17284,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1436,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1443,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+1444,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+1445,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+1446,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+19576,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19577,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+1418,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19563,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19564,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+19565,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+1419,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1420,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1447+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1451,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1452,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1453,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17285,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1454+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1458,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1452,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1453,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17285,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1453,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1452,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1459,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+1460,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+1461,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+1462,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19578,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19579,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+1421,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19566,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19567,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+19568,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+1422,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1423,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1463+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1467,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1468,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1469,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17286,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1470+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1474,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1468,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1469,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17286,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1469,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1468,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1475,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+1476,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+1477,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+1478,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19580,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19581,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+1424,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19569,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19570,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+19571,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+1425,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1426,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1479+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1483,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1484,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1485,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17287,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1486+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1490,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1484,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1485,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17287,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1485,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1484,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1491,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+1492,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+1493,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+1494,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19582,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19583,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4frag clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4frag reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic chipMaster axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+17146,"ysyxSoCFull asic chipMaster axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic chipMaster axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+19452,"ysyxSoCFull asic chipMaster axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+19444,"ysyxSoCFull asic chipMaster axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+211,"ysyxSoCFull asic chipMaster axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+19445,"ysyxSoCFull asic chipMaster axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+19446,"ysyxSoCFull asic chipMaster axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+19448,"ysyxSoCFull asic chipMaster axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19453,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+19454,"ysyxSoCFull asic chipMaster axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17160,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19451,"ysyxSoCFull asic chipMaster axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4frag deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4frag deq_reset", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19584,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+1495,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1496,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1497,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+1498,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+1499,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1500,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1501,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+1502,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+1503,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+1504,"ysyxSoCFull asic chipMaster axi4frag busy", false,-1);
        tracep->declBus(c+1505,"ysyxSoCFull asic chipMaster axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+1506,"ysyxSoCFull asic chipMaster axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+1496,"ysyxSoCFull asic chipMaster axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+1507,"ysyxSoCFull asic chipMaster axi4frag len", false,-1, 7,0);
        tracep->declBus(c+1495,"ysyxSoCFull asic chipMaster axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1508,"ysyxSoCFull asic chipMaster axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+1509,"ysyxSoCFull asic chipMaster axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+1510,"ysyxSoCFull asic chipMaster axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+1511,"ysyxSoCFull asic chipMaster axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+1512,"ysyxSoCFull asic chipMaster axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+1513,"ysyxSoCFull asic chipMaster axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+1514,"ysyxSoCFull asic chipMaster axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+1497,"ysyxSoCFull asic chipMaster axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+1515,"ysyxSoCFull asic chipMaster axi4frag fixed", false,-1);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+1516,"ysyxSoCFull asic chipMaster axi4frag narrow", false,-1);
        tracep->declBit(c+1517,"ysyxSoCFull asic chipMaster axi4frag bad", false,-1);
        tracep->declBus(c+1518,"ysyxSoCFull asic chipMaster axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+1519,"ysyxSoCFull asic chipMaster axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+1520,"ysyxSoCFull asic chipMaster axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+1521,"ysyxSoCFull asic chipMaster axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+1522,"ysyxSoCFull asic chipMaster axi4frag ar_last", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4frag irr_valid", false,-1);
        tracep->declBit(c+1523,"ysyxSoCFull asic chipMaster axi4frag busy_1", false,-1);
        tracep->declBus(c+1524,"ysyxSoCFull asic chipMaster axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+1525,"ysyxSoCFull asic chipMaster axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+1500,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+1526,"ysyxSoCFull asic chipMaster axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+1499,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1527,"ysyxSoCFull asic chipMaster axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+1528,"ysyxSoCFull asic chipMaster axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+1529,"ysyxSoCFull asic chipMaster axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+1530,"ysyxSoCFull asic chipMaster axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+1531,"ysyxSoCFull asic chipMaster axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+1532,"ysyxSoCFull asic chipMaster axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+1533,"ysyxSoCFull asic chipMaster axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+1501,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+1534,"ysyxSoCFull asic chipMaster axi4frag fixed_1", false,-1);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+1535,"ysyxSoCFull asic chipMaster axi4frag narrow_1", false,-1);
        tracep->declBit(c+1536,"ysyxSoCFull asic chipMaster axi4frag bad_1", false,-1);
        tracep->declBus(c+1537,"ysyxSoCFull asic chipMaster axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+1538,"ysyxSoCFull asic chipMaster axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+1539,"ysyxSoCFull asic chipMaster axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+1540,"ysyxSoCFull asic chipMaster axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+1541,"ysyxSoCFull asic chipMaster axi4frag aw_last", false,-1);
        tracep->declBus(c+1542,"ysyxSoCFull asic chipMaster axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+1543,"ysyxSoCFull asic chipMaster axi4frag w_idle", false,-1);
        tracep->declBit(c+1544,"ysyxSoCFull asic chipMaster axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+19587,"ysyxSoCFull asic chipMaster axi4frag in_awready", false,-1);
        tracep->declBit(c+1498,"ysyxSoCFull asic chipMaster axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+1545,"ysyxSoCFull asic chipMaster axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+1546,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+1547,"ysyxSoCFull asic chipMaster axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4frag w_last", false,-1);
        tracep->declBit(c+1502,"ysyxSoCFull asic chipMaster axi4frag in_wvalid", false,-1);
        tracep->declBit(c+1548,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+1503,"ysyxSoCFull asic chipMaster axi4frag in_wlast", false,-1);
        tracep->declBit(c+19588,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+1549,"ysyxSoCFull asic chipMaster axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+1550,"ysyxSoCFull asic chipMaster axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4frag deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4frag deq reset", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19584,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+1495,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1496,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1497,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1551+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+1552,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1553+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1554,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1555+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1556,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1557+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1558,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1559+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1560,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1561+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1562,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1563,"ysyxSoCFull asic chipMaster axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag deq empty", false,-1);
        tracep->declBit(c+17288,"ysyxSoCFull asic chipMaster axi4frag deq do_enq", false,-1);
        tracep->declBit(c+17289,"ysyxSoCFull asic chipMaster axi4frag deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19585,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+1498,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+1499,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1500,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1501,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+222,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1564+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+1565,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1566+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1567,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1568+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1569,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1570+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1571,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1572+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1573,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1574+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1575,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1576,"ysyxSoCFull asic chipMaster axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+17290,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+17291,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+19586,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+1502,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+212,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+1503,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1577+i*2,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1579,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1581+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+1582,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1583+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+1584,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1585,"ysyxSoCFull asic chipMaster axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4index auto_in_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index auto_in_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic chipMaster axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+17145,"ysyxSoCFull asic chipMaster axi4index auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+17146,"ysyxSoCFull asic chipMaster axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index auto_in_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4index auto_in_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+17147,"ysyxSoCFull asic chipMaster axi4index auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic chipMaster axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index auto_out_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_out_awvalid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4index auto_out_awid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4index auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4index auto_out_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic chipMaster axi4index auto_out_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic chipMaster axi4index auto_out_bvalid", false,-1);
        tracep->declBit(c+19447,"ysyxSoCFull asic chipMaster axi4index auto_out_bid", false,-1);
        tracep->declBus(c+17146,"ysyxSoCFull asic chipMaster axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17158,"ysyxSoCFull asic chipMaster axi4index auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index auto_out_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index auto_out_arvalid", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4index auto_out_arid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic chipMaster axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4index auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic chipMaster axi4index auto_out_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic chipMaster axi4index auto_out_rvalid", false,-1);
        tracep->declBit(c+19450,"ysyxSoCFull asic chipMaster axi4index auto_out_rid", false,-1);
        tracep->declQuad(c+17148,"ysyxSoCFull asic chipMaster axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic chipMaster axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17159,"ysyxSoCFull asic chipMaster axi4index auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic chipMaster axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+238,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+19459,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+17161,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17166,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17168,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wlast", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+232,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+19455,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+17162,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+17163,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+17164,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19456,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19457,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19458,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster err clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster err reset", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster err auto_in_a_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster err auto_in_a_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17173,"ysyxSoCFull asic chipMaster err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19465,"ysyxSoCFull asic chipMaster err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster err auto_in_c_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster err auto_in_c_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster err auto_in_d_ready", false,-1);
        tracep->declBit(c+249,"ysyxSoCFull asic chipMaster err auto_in_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+250,"ysyxSoCFull asic chipMaster err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster err auto_in_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster err monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster err monitor_reset", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17173,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19465,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1586,"ysyxSoCFull asic chipMaster err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1587,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1588,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1589,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1590,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1591,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1592,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster err a_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster err a_reset", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster err a_io_enq_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster err a_io_enq_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1593,"ysyxSoCFull asic chipMaster err a_io_deq_ready", false,-1);
        tracep->declBit(c+1594,"ysyxSoCFull asic chipMaster err a_io_deq_valid", false,-1);
        tracep->declBus(c+1595,"ysyxSoCFull asic chipMaster err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1596,"ysyxSoCFull asic chipMaster err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1597,"ysyxSoCFull asic chipMaster err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster err c_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster err c_reset", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster err c_io_enq_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster err c_io_enq_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1598,"ysyxSoCFull asic chipMaster err c_io_deq_ready", false,-1);
        tracep->declBit(c+1599,"ysyxSoCFull asic chipMaster err c_io_deq_valid", false,-1);
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1602,"ysyxSoCFull asic chipMaster err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1603,"ysyxSoCFull asic chipMaster err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1604,"ysyxSoCFull asic chipMaster err idle", false,-1);
        tracep->declBus(c+1605,"ysyxSoCFull asic chipMaster err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1606,"ysyxSoCFull asic chipMaster err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+1608,"ysyxSoCFull asic chipMaster err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+1609,"ysyxSoCFull asic chipMaster err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1610,"ysyxSoCFull asic chipMaster err a_last_first", false,-1);
        tracep->declBit(c+1611,"ysyxSoCFull asic chipMaster err a_last", false,-1);
        tracep->declBus(c+1612,"ysyxSoCFull asic chipMaster err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+1613,"ysyxSoCFull asic chipMaster err idle_1", false,-1);
        tracep->declBit(c+1614,"ysyxSoCFull asic chipMaster err da_valid", false,-1);
        tracep->declBus(c+1615,"ysyxSoCFull asic chipMaster err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+1616,"ysyxSoCFull asic chipMaster err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+1617,"ysyxSoCFull asic chipMaster err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1618,"ysyxSoCFull asic chipMaster err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+1619,"ysyxSoCFull asic chipMaster err c_last", false,-1);
        tracep->declBit(c+1620,"ysyxSoCFull asic chipMaster err dc_valid", false,-1);
        tracep->declBit(c+1621,"ysyxSoCFull asic chipMaster err readys_1", false,-1);
        tracep->declBit(c+1622,"ysyxSoCFull asic chipMaster err state_1", false,-1);
        tracep->declBit(c+1623,"ysyxSoCFull asic chipMaster err allowed_1", false,-1);
        tracep->declBit(c+1624,"ysyxSoCFull asic chipMaster err out_1_ready", false,-1);
        tracep->declBus(c+1596,"ysyxSoCFull asic chipMaster err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+1605,"ysyxSoCFull asic chipMaster err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1625,"ysyxSoCFull asic chipMaster err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1626,"ysyxSoCFull asic chipMaster err beats1_opdata", false,-1);
        tracep->declBus(c+1627,"ysyxSoCFull asic chipMaster err beats1", false,-1, 3,0);
        tracep->declBus(c+1628,"ysyxSoCFull asic chipMaster err counter", false,-1, 3,0);
        tracep->declBus(c+1629,"ysyxSoCFull asic chipMaster err counter1", false,-1, 3,0);
        tracep->declBit(c+1630,"ysyxSoCFull asic chipMaster err da_first", false,-1);
        tracep->declBit(c+1631,"ysyxSoCFull asic chipMaster err da_last", false,-1);
        tracep->declBus(c+1632,"ysyxSoCFull asic chipMaster err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1633,"ysyxSoCFull asic chipMaster err c_last_first", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err readys_0", false,-1);
        tracep->declBit(c+1634,"ysyxSoCFull asic chipMaster err state_0", false,-1);
        tracep->declBit(c+1635,"ysyxSoCFull asic chipMaster err allowed_0", false,-1);
        tracep->declBit(c+1636,"ysyxSoCFull asic chipMaster err out_ready", false,-1);
        tracep->declBus(c+1602,"ysyxSoCFull asic chipMaster err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+1637,"ysyxSoCFull asic chipMaster err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+1638,"ysyxSoCFull asic chipMaster err latch", false,-1);
        tracep->declBit(c+1620,"ysyxSoCFull asic chipMaster err earlyWinner_0", false,-1);
        tracep->declBit(c+1639,"ysyxSoCFull asic chipMaster err earlyWinner_1", false,-1);
        tracep->declBit(c+1640,"ysyxSoCFull asic chipMaster err muxStateEarly_0", false,-1);
        tracep->declBit(c+1641,"ysyxSoCFull asic chipMaster err muxStateEarly_1", false,-1);
        tracep->declBit(c+1642,"ysyxSoCFull asic chipMaster err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1603,"ysyxSoCFull asic chipMaster err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+1597,"ysyxSoCFull asic chipMaster err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster err monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster err monitor reset", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17173,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19465,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1586,"ysyxSoCFull asic chipMaster err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1587,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1588,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1589,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1590,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1591,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1592,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19589,"ysyxSoCFull asic chipMaster err monitor source_ok", false,-1);
        tracep->declBus(c+19590,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19591,"ysyxSoCFull asic chipMaster err monitor is_aligned", false,-1);
        tracep->declBit(c+19592,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+19593,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+19594,"ysyxSoCFull asic chipMaster err monitor mask_size", false,-1);
        tracep->declBit(c+19595,"ysyxSoCFull asic chipMaster err monitor mask_bit", false,-1);
        tracep->declBit(c+19596,"ysyxSoCFull asic chipMaster err monitor mask_nbit", false,-1);
        tracep->declBit(c+19597,"ysyxSoCFull asic chipMaster err monitor mask_acc", false,-1);
        tracep->declBit(c+19598,"ysyxSoCFull asic chipMaster err monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err monitor mask_size_1", false,-1);
        tracep->declBit(c+19599,"ysyxSoCFull asic chipMaster err monitor mask_bit_1", false,-1);
        tracep->declBit(c+19600,"ysyxSoCFull asic chipMaster err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19601,"ysyxSoCFull asic chipMaster err monitor mask_eq_2", false,-1);
        tracep->declBit(c+19602,"ysyxSoCFull asic chipMaster err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+19603,"ysyxSoCFull asic chipMaster err monitor mask_eq_3", false,-1);
        tracep->declBit(c+19604,"ysyxSoCFull asic chipMaster err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+19605,"ysyxSoCFull asic chipMaster err monitor mask_eq_4", false,-1);
        tracep->declBit(c+19606,"ysyxSoCFull asic chipMaster err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+19607,"ysyxSoCFull asic chipMaster err monitor mask_eq_5", false,-1);
        tracep->declBit(c+19608,"ysyxSoCFull asic chipMaster err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+19609,"ysyxSoCFull asic chipMaster err monitor mask", false,-1, 3,0);
        tracep->declBit(c+1643,"ysyxSoCFull asic chipMaster err monitor source_ok_1", false,-1);
        tracep->declBit(c+1644,"ysyxSoCFull asic chipMaster err monitor source_ok_2", false,-1);
        tracep->declBus(c+1645,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1646,"ysyxSoCFull asic chipMaster err monitor is_aligned_2", false,-1);
        tracep->declBus(c+19610,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19611,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1647,"ysyxSoCFull asic chipMaster err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1648,"ysyxSoCFull asic chipMaster err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1649,"ysyxSoCFull asic chipMaster err monitor a_first", false,-1);
        tracep->declBus(c+1650,"ysyxSoCFull asic chipMaster err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1651,"ysyxSoCFull asic chipMaster err monitor param", false,-1, 2,0);
        tracep->declBus(c+1652,"ysyxSoCFull asic chipMaster err monitor size", false,-1, 2,0);
        tracep->declBus(c+1653,"ysyxSoCFull asic chipMaster err monitor source", false,-1, 6,0);
        tracep->declBus(c+1654,"ysyxSoCFull asic chipMaster err monitor address", false,-1, 12,0);
        tracep->declBus(c+1655,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1656,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1657,"ysyxSoCFull asic chipMaster err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1658,"ysyxSoCFull asic chipMaster err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1659,"ysyxSoCFull asic chipMaster err monitor d_first", false,-1);
        tracep->declBus(c+1660,"ysyxSoCFull asic chipMaster err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1661,"ysyxSoCFull asic chipMaster err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1662,"ysyxSoCFull asic chipMaster err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1663,"ysyxSoCFull asic chipMaster err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+1664,"ysyxSoCFull asic chipMaster err monitor denied", false,-1);
        tracep->declBus(c+1665,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1666,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+1667,"ysyxSoCFull asic chipMaster err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+1668,"ysyxSoCFull asic chipMaster err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1669,"ysyxSoCFull asic chipMaster err monitor c_first", false,-1);
        tracep->declBus(c+1670,"ysyxSoCFull asic chipMaster err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+1671,"ysyxSoCFull asic chipMaster err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+1672,"ysyxSoCFull asic chipMaster err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+1673,"ysyxSoCFull asic chipMaster err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+1674,"ysyxSoCFull asic chipMaster err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+1675,"ysyxSoCFull asic chipMaster err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+1679,"ysyxSoCFull asic chipMaster err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+1695,"ysyxSoCFull asic chipMaster err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+1711,"ysyxSoCFull asic chipMaster err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1712,"ysyxSoCFull asic chipMaster err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1713,"ysyxSoCFull asic chipMaster err monitor a_first_1", false,-1);
        tracep->declBus(c+1714,"ysyxSoCFull asic chipMaster err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1715,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1716,"ysyxSoCFull asic chipMaster err monitor d_first_1", false,-1);
        tracep->declArray(c+19612,"ysyxSoCFull asic chipMaster err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17294,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17295,"ysyxSoCFull asic chipMaster err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17296,"ysyxSoCFull asic chipMaster err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+1717,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+1721,"ysyxSoCFull asic chipMaster err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17300,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+1725,"ysyxSoCFull asic chipMaster err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1726,"ysyxSoCFull asic chipMaster err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17301,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+1727,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17317,"ysyxSoCFull asic chipMaster err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1743,"ysyxSoCFull asic chipMaster err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+1744,"ysyxSoCFull asic chipMaster err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+1748,"ysyxSoCFull asic chipMaster err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+1764,"ysyxSoCFull asic chipMaster err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1765,"ysyxSoCFull asic chipMaster err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1766,"ysyxSoCFull asic chipMaster err monitor c_first_1", false,-1);
        tracep->declBus(c+1767,"ysyxSoCFull asic chipMaster err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1768,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1769,"ysyxSoCFull asic chipMaster err monitor d_first_2", false,-1);
        tracep->declArray(c+16701,"ysyxSoCFull asic chipMaster err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16705,"ysyxSoCFull asic chipMaster err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16706,"ysyxSoCFull asic chipMaster err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+1770,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+1774,"ysyxSoCFull asic chipMaster err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16710,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+1778,"ysyxSoCFull asic chipMaster err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+1779,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16711,"ysyxSoCFull asic chipMaster err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1795,"ysyxSoCFull asic chipMaster err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+1796,"ysyxSoCFull asic chipMaster err monitor inflight_2", false,-1);
        tracep->declBus(c+1797,"ysyxSoCFull asic chipMaster err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+1798,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+1799,"ysyxSoCFull asic chipMaster err monitor d_first_3", false,-1);
        tracep->declBit(c+1800,"ysyxSoCFull asic chipMaster err monitor d_set", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull asic chipMaster err monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster err a clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster err a reset", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster err a io_enq_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster err a io_enq_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1593,"ysyxSoCFull asic chipMaster err a io_deq_ready", false,-1);
        tracep->declBit(c+1594,"ysyxSoCFull asic chipMaster err a io_deq_valid", false,-1);
        tracep->declBus(c+1595,"ysyxSoCFull asic chipMaster err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1596,"ysyxSoCFull asic chipMaster err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1597,"ysyxSoCFull asic chipMaster err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1801+i*1,"ysyxSoCFull asic chipMaster err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1595,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+17333,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1802+i*1,"ysyxSoCFull asic chipMaster err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1596,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17333,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1803+i*1,"ysyxSoCFull asic chipMaster err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1597,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+17333,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1594,"ysyxSoCFull asic chipMaster err a maybe_full", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster err a empty", false,-1);
        tracep->declBit(c+19616,"ysyxSoCFull asic chipMaster err a do_enq", false,-1);
        tracep->declBit(c+1804,"ysyxSoCFull asic chipMaster err a do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster err c clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster err c reset", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster err c io_enq_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster err c io_enq_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1598,"ysyxSoCFull asic chipMaster err c io_deq_ready", false,-1);
        tracep->declBit(c+1599,"ysyxSoCFull asic chipMaster err c io_deq_valid", false,-1);
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1602,"ysyxSoCFull asic chipMaster err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1603,"ysyxSoCFull asic chipMaster err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1805+i*1,"ysyxSoCFull asic chipMaster err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16727,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1806+i*1,"ysyxSoCFull asic chipMaster err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+16727,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1807+i*1,"ysyxSoCFull asic chipMaster err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1602,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16727,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1808+i*1,"ysyxSoCFull asic chipMaster err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1603,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16727,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1599,"ysyxSoCFull asic chipMaster err c maybe_full", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster err c empty", false,-1);
        tracep->declBit(c+18455,"ysyxSoCFull asic chipMaster err c do_enq", false,-1);
        tracep->declBit(c+1809,"ysyxSoCFull asic chipMaster err c do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster atomics clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster atomics reset", false,-1);
        tracep->declBit(c+19466,"ysyxSoCFull asic chipMaster atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull asic chipMaster atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19400,"ysyxSoCFull asic chipMaster atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+19401,"ysyxSoCFull asic chipMaster atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19406,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19408,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic chipMaster atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster atomics monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster atomics monitor_reset", false,-1);
        tracep->declBit(c+19617,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1810,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1811,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1812,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1813,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+1814,"ysyxSoCFull asic chipMaster atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+1815,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1816,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+1817,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_size", false,-1, 2,0);
        tracep->declBus(c+1818,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+1819,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+1820,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1821,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBit(c+1823,"ysyxSoCFull asic chipMaster atomics cam_a_0_fifoId", false,-1);
        tracep->declBus(c+1824,"ysyxSoCFull asic chipMaster atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+1825,"ysyxSoCFull asic chipMaster atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+1827,"ysyxSoCFull asic chipMaster atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+1828,"ysyxSoCFull asic chipMaster atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+1829,"ysyxSoCFull asic chipMaster atomics cam_free_0", false,-1);
        tracep->declBit(c+1830,"ysyxSoCFull asic chipMaster atomics cam_amo_0", false,-1);
        tracep->declBit(c+1831,"ysyxSoCFull asic chipMaster atomics cam_abusy_0", false,-1);
        tracep->declBit(c+1832,"ysyxSoCFull asic chipMaster atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+1833,"ysyxSoCFull asic chipMaster atomics a_isLogical", false,-1);
        tracep->declBit(c+1834,"ysyxSoCFull asic chipMaster atomics a_isArithmetic", false,-1);
        tracep->declBit(c+1835,"ysyxSoCFull asic chipMaster atomics a_isSupported", false,-1);
        tracep->declBit(c+1836,"ysyxSoCFull asic chipMaster atomics a_cam_busy", false,-1);
        tracep->declBit(c+1837,"ysyxSoCFull asic chipMaster atomics indexes_hi", false,-1);
        tracep->declBit(c+1838,"ysyxSoCFull asic chipMaster atomics indexes_lo", false,-1);
        tracep->declBus(c+1839,"ysyxSoCFull asic chipMaster atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+1840,"ysyxSoCFull asic chipMaster atomics indexes_hi_1", false,-1);
        tracep->declBit(c+1841,"ysyxSoCFull asic chipMaster atomics indexes_lo_1", false,-1);
        tracep->declBus(c+1842,"ysyxSoCFull asic chipMaster atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+1843,"ysyxSoCFull asic chipMaster atomics indexes_hi_2", false,-1);
        tracep->declBit(c+1844,"ysyxSoCFull asic chipMaster atomics indexes_lo_2", false,-1);
        tracep->declBus(c+1845,"ysyxSoCFull asic chipMaster atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+1846,"ysyxSoCFull asic chipMaster atomics indexes_hi_3", false,-1);
        tracep->declBit(c+1847,"ysyxSoCFull asic chipMaster atomics indexes_lo_3", false,-1);
        tracep->declBus(c+1848,"ysyxSoCFull asic chipMaster atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+1849,"ysyxSoCFull asic chipMaster atomics indexes_hi_4", false,-1);
        tracep->declBit(c+1850,"ysyxSoCFull asic chipMaster atomics indexes_lo_4", false,-1);
        tracep->declBus(c+1851,"ysyxSoCFull asic chipMaster atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+1852,"ysyxSoCFull asic chipMaster atomics indexes_hi_5", false,-1);
        tracep->declBit(c+1853,"ysyxSoCFull asic chipMaster atomics indexes_lo_5", false,-1);
        tracep->declBus(c+1854,"ysyxSoCFull asic chipMaster atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+1855,"ysyxSoCFull asic chipMaster atomics indexes_hi_6", false,-1);
        tracep->declBit(c+1856,"ysyxSoCFull asic chipMaster atomics indexes_lo_6", false,-1);
        tracep->declBus(c+1857,"ysyxSoCFull asic chipMaster atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+1858,"ysyxSoCFull asic chipMaster atomics indexes_hi_7", false,-1);
        tracep->declBit(c+1859,"ysyxSoCFull asic chipMaster atomics indexes_lo_7", false,-1);
        tracep->declBus(c+1860,"ysyxSoCFull asic chipMaster atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+1861,"ysyxSoCFull asic chipMaster atomics indexes_hi_8", false,-1);
        tracep->declBit(c+1862,"ysyxSoCFull asic chipMaster atomics indexes_lo_8", false,-1);
        tracep->declBus(c+1863,"ysyxSoCFull asic chipMaster atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+1864,"ysyxSoCFull asic chipMaster atomics indexes_hi_9", false,-1);
        tracep->declBit(c+1865,"ysyxSoCFull asic chipMaster atomics indexes_lo_9", false,-1);
        tracep->declBus(c+1866,"ysyxSoCFull asic chipMaster atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+1867,"ysyxSoCFull asic chipMaster atomics indexes_hi_10", false,-1);
        tracep->declBit(c+1868,"ysyxSoCFull asic chipMaster atomics indexes_lo_10", false,-1);
        tracep->declBus(c+1869,"ysyxSoCFull asic chipMaster atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+1870,"ysyxSoCFull asic chipMaster atomics indexes_hi_11", false,-1);
        tracep->declBit(c+1871,"ysyxSoCFull asic chipMaster atomics indexes_lo_11", false,-1);
        tracep->declBus(c+1872,"ysyxSoCFull asic chipMaster atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+1873,"ysyxSoCFull asic chipMaster atomics indexes_hi_12", false,-1);
        tracep->declBit(c+1874,"ysyxSoCFull asic chipMaster atomics indexes_lo_12", false,-1);
        tracep->declBus(c+1875,"ysyxSoCFull asic chipMaster atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+1876,"ysyxSoCFull asic chipMaster atomics indexes_hi_13", false,-1);
        tracep->declBit(c+1877,"ysyxSoCFull asic chipMaster atomics indexes_lo_13", false,-1);
        tracep->declBus(c+1878,"ysyxSoCFull asic chipMaster atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+1879,"ysyxSoCFull asic chipMaster atomics indexes_hi_14", false,-1);
        tracep->declBit(c+1880,"ysyxSoCFull asic chipMaster atomics indexes_lo_14", false,-1);
        tracep->declBus(c+1881,"ysyxSoCFull asic chipMaster atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+1882,"ysyxSoCFull asic chipMaster atomics indexes_hi_15", false,-1);
        tracep->declBit(c+1883,"ysyxSoCFull asic chipMaster atomics indexes_lo_15", false,-1);
        tracep->declBus(c+1884,"ysyxSoCFull asic chipMaster atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+1885,"ysyxSoCFull asic chipMaster atomics indexes_hi_16", false,-1);
        tracep->declBit(c+1886,"ysyxSoCFull asic chipMaster atomics indexes_lo_16", false,-1);
        tracep->declBus(c+1887,"ysyxSoCFull asic chipMaster atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+1888,"ysyxSoCFull asic chipMaster atomics indexes_hi_17", false,-1);
        tracep->declBit(c+1889,"ysyxSoCFull asic chipMaster atomics indexes_lo_17", false,-1);
        tracep->declBus(c+1890,"ysyxSoCFull asic chipMaster atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+1891,"ysyxSoCFull asic chipMaster atomics indexes_hi_18", false,-1);
        tracep->declBit(c+1892,"ysyxSoCFull asic chipMaster atomics indexes_lo_18", false,-1);
        tracep->declBus(c+1893,"ysyxSoCFull asic chipMaster atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+1894,"ysyxSoCFull asic chipMaster atomics indexes_hi_19", false,-1);
        tracep->declBit(c+1895,"ysyxSoCFull asic chipMaster atomics indexes_lo_19", false,-1);
        tracep->declBus(c+1896,"ysyxSoCFull asic chipMaster atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+1897,"ysyxSoCFull asic chipMaster atomics indexes_hi_20", false,-1);
        tracep->declBit(c+1898,"ysyxSoCFull asic chipMaster atomics indexes_lo_20", false,-1);
        tracep->declBus(c+1899,"ysyxSoCFull asic chipMaster atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+1900,"ysyxSoCFull asic chipMaster atomics indexes_hi_21", false,-1);
        tracep->declBit(c+1901,"ysyxSoCFull asic chipMaster atomics indexes_lo_21", false,-1);
        tracep->declBus(c+1902,"ysyxSoCFull asic chipMaster atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+1903,"ysyxSoCFull asic chipMaster atomics indexes_hi_22", false,-1);
        tracep->declBit(c+1904,"ysyxSoCFull asic chipMaster atomics indexes_lo_22", false,-1);
        tracep->declBus(c+1905,"ysyxSoCFull asic chipMaster atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+1906,"ysyxSoCFull asic chipMaster atomics indexes_hi_23", false,-1);
        tracep->declBit(c+1907,"ysyxSoCFull asic chipMaster atomics indexes_lo_23", false,-1);
        tracep->declBus(c+1908,"ysyxSoCFull asic chipMaster atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+1909,"ysyxSoCFull asic chipMaster atomics indexes_hi_24", false,-1);
        tracep->declBit(c+1910,"ysyxSoCFull asic chipMaster atomics indexes_lo_24", false,-1);
        tracep->declBus(c+1911,"ysyxSoCFull asic chipMaster atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+1912,"ysyxSoCFull asic chipMaster atomics indexes_hi_25", false,-1);
        tracep->declBit(c+1913,"ysyxSoCFull asic chipMaster atomics indexes_lo_25", false,-1);
        tracep->declBus(c+1914,"ysyxSoCFull asic chipMaster atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+1915,"ysyxSoCFull asic chipMaster atomics indexes_hi_26", false,-1);
        tracep->declBit(c+1916,"ysyxSoCFull asic chipMaster atomics indexes_lo_26", false,-1);
        tracep->declBus(c+1917,"ysyxSoCFull asic chipMaster atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+1918,"ysyxSoCFull asic chipMaster atomics indexes_hi_27", false,-1);
        tracep->declBit(c+1919,"ysyxSoCFull asic chipMaster atomics indexes_lo_27", false,-1);
        tracep->declBus(c+1920,"ysyxSoCFull asic chipMaster atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+1921,"ysyxSoCFull asic chipMaster atomics indexes_hi_28", false,-1);
        tracep->declBit(c+1922,"ysyxSoCFull asic chipMaster atomics indexes_lo_28", false,-1);
        tracep->declBus(c+1923,"ysyxSoCFull asic chipMaster atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+1924,"ysyxSoCFull asic chipMaster atomics indexes_hi_29", false,-1);
        tracep->declBit(c+1925,"ysyxSoCFull asic chipMaster atomics indexes_lo_29", false,-1);
        tracep->declBus(c+1926,"ysyxSoCFull asic chipMaster atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+1927,"ysyxSoCFull asic chipMaster atomics indexes_hi_30", false,-1);
        tracep->declBit(c+1928,"ysyxSoCFull asic chipMaster atomics indexes_lo_30", false,-1);
        tracep->declBus(c+1929,"ysyxSoCFull asic chipMaster atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+1930,"ysyxSoCFull asic chipMaster atomics indexes_hi_31", false,-1);
        tracep->declBit(c+1931,"ysyxSoCFull asic chipMaster atomics indexes_lo_31", false,-1);
        tracep->declBus(c+1932,"ysyxSoCFull asic chipMaster atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+1933,"ysyxSoCFull asic chipMaster atomics indexes_hi_32", false,-1);
        tracep->declBit(c+1934,"ysyxSoCFull asic chipMaster atomics indexes_lo_32", false,-1);
        tracep->declBus(c+1935,"ysyxSoCFull asic chipMaster atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+1936,"ysyxSoCFull asic chipMaster atomics indexes_hi_33", false,-1);
        tracep->declBit(c+1937,"ysyxSoCFull asic chipMaster atomics indexes_lo_33", false,-1);
        tracep->declBus(c+1938,"ysyxSoCFull asic chipMaster atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+1939,"ysyxSoCFull asic chipMaster atomics indexes_hi_34", false,-1);
        tracep->declBit(c+1940,"ysyxSoCFull asic chipMaster atomics indexes_lo_34", false,-1);
        tracep->declBus(c+1941,"ysyxSoCFull asic chipMaster atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+1942,"ysyxSoCFull asic chipMaster atomics indexes_hi_35", false,-1);
        tracep->declBit(c+1943,"ysyxSoCFull asic chipMaster atomics indexes_lo_35", false,-1);
        tracep->declBus(c+1944,"ysyxSoCFull asic chipMaster atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+1945,"ysyxSoCFull asic chipMaster atomics indexes_hi_36", false,-1);
        tracep->declBit(c+1946,"ysyxSoCFull asic chipMaster atomics indexes_lo_36", false,-1);
        tracep->declBus(c+1947,"ysyxSoCFull asic chipMaster atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+1948,"ysyxSoCFull asic chipMaster atomics indexes_hi_37", false,-1);
        tracep->declBit(c+1949,"ysyxSoCFull asic chipMaster atomics indexes_lo_37", false,-1);
        tracep->declBus(c+1950,"ysyxSoCFull asic chipMaster atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+1951,"ysyxSoCFull asic chipMaster atomics indexes_hi_38", false,-1);
        tracep->declBit(c+1952,"ysyxSoCFull asic chipMaster atomics indexes_lo_38", false,-1);
        tracep->declBus(c+1953,"ysyxSoCFull asic chipMaster atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+1954,"ysyxSoCFull asic chipMaster atomics indexes_hi_39", false,-1);
        tracep->declBit(c+1955,"ysyxSoCFull asic chipMaster atomics indexes_lo_39", false,-1);
        tracep->declBus(c+1956,"ysyxSoCFull asic chipMaster atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+1957,"ysyxSoCFull asic chipMaster atomics indexes_hi_40", false,-1);
        tracep->declBit(c+1958,"ysyxSoCFull asic chipMaster atomics indexes_lo_40", false,-1);
        tracep->declBus(c+1959,"ysyxSoCFull asic chipMaster atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+1960,"ysyxSoCFull asic chipMaster atomics indexes_hi_41", false,-1);
        tracep->declBit(c+1961,"ysyxSoCFull asic chipMaster atomics indexes_lo_41", false,-1);
        tracep->declBus(c+1962,"ysyxSoCFull asic chipMaster atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+1963,"ysyxSoCFull asic chipMaster atomics indexes_hi_42", false,-1);
        tracep->declBit(c+1964,"ysyxSoCFull asic chipMaster atomics indexes_lo_42", false,-1);
        tracep->declBus(c+1965,"ysyxSoCFull asic chipMaster atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+1966,"ysyxSoCFull asic chipMaster atomics indexes_hi_43", false,-1);
        tracep->declBit(c+1967,"ysyxSoCFull asic chipMaster atomics indexes_lo_43", false,-1);
        tracep->declBus(c+1968,"ysyxSoCFull asic chipMaster atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+1969,"ysyxSoCFull asic chipMaster atomics indexes_hi_44", false,-1);
        tracep->declBit(c+1970,"ysyxSoCFull asic chipMaster atomics indexes_lo_44", false,-1);
        tracep->declBus(c+1971,"ysyxSoCFull asic chipMaster atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+1972,"ysyxSoCFull asic chipMaster atomics indexes_hi_45", false,-1);
        tracep->declBit(c+1973,"ysyxSoCFull asic chipMaster atomics indexes_lo_45", false,-1);
        tracep->declBus(c+1974,"ysyxSoCFull asic chipMaster atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+1975,"ysyxSoCFull asic chipMaster atomics indexes_hi_46", false,-1);
        tracep->declBit(c+1976,"ysyxSoCFull asic chipMaster atomics indexes_lo_46", false,-1);
        tracep->declBus(c+1977,"ysyxSoCFull asic chipMaster atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+1978,"ysyxSoCFull asic chipMaster atomics indexes_hi_47", false,-1);
        tracep->declBit(c+1979,"ysyxSoCFull asic chipMaster atomics indexes_lo_47", false,-1);
        tracep->declBus(c+1980,"ysyxSoCFull asic chipMaster atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+1981,"ysyxSoCFull asic chipMaster atomics indexes_hi_48", false,-1);
        tracep->declBit(c+1982,"ysyxSoCFull asic chipMaster atomics indexes_lo_48", false,-1);
        tracep->declBus(c+1983,"ysyxSoCFull asic chipMaster atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+1984,"ysyxSoCFull asic chipMaster atomics indexes_hi_49", false,-1);
        tracep->declBit(c+1985,"ysyxSoCFull asic chipMaster atomics indexes_lo_49", false,-1);
        tracep->declBus(c+1986,"ysyxSoCFull asic chipMaster atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+1987,"ysyxSoCFull asic chipMaster atomics indexes_hi_50", false,-1);
        tracep->declBit(c+1988,"ysyxSoCFull asic chipMaster atomics indexes_lo_50", false,-1);
        tracep->declBus(c+1989,"ysyxSoCFull asic chipMaster atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+1990,"ysyxSoCFull asic chipMaster atomics indexes_hi_51", false,-1);
        tracep->declBit(c+1991,"ysyxSoCFull asic chipMaster atomics indexes_lo_51", false,-1);
        tracep->declBus(c+1992,"ysyxSoCFull asic chipMaster atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+1993,"ysyxSoCFull asic chipMaster atomics indexes_hi_52", false,-1);
        tracep->declBit(c+1994,"ysyxSoCFull asic chipMaster atomics indexes_lo_52", false,-1);
        tracep->declBus(c+1995,"ysyxSoCFull asic chipMaster atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+1996,"ysyxSoCFull asic chipMaster atomics indexes_hi_53", false,-1);
        tracep->declBit(c+1997,"ysyxSoCFull asic chipMaster atomics indexes_lo_53", false,-1);
        tracep->declBus(c+1998,"ysyxSoCFull asic chipMaster atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+1999,"ysyxSoCFull asic chipMaster atomics indexes_hi_54", false,-1);
        tracep->declBit(c+2000,"ysyxSoCFull asic chipMaster atomics indexes_lo_54", false,-1);
        tracep->declBus(c+2001,"ysyxSoCFull asic chipMaster atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+2002,"ysyxSoCFull asic chipMaster atomics indexes_hi_55", false,-1);
        tracep->declBit(c+2003,"ysyxSoCFull asic chipMaster atomics indexes_lo_55", false,-1);
        tracep->declBus(c+2004,"ysyxSoCFull asic chipMaster atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+2005,"ysyxSoCFull asic chipMaster atomics indexes_hi_56", false,-1);
        tracep->declBit(c+2006,"ysyxSoCFull asic chipMaster atomics indexes_lo_56", false,-1);
        tracep->declBus(c+2007,"ysyxSoCFull asic chipMaster atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+2008,"ysyxSoCFull asic chipMaster atomics indexes_hi_57", false,-1);
        tracep->declBit(c+2009,"ysyxSoCFull asic chipMaster atomics indexes_lo_57", false,-1);
        tracep->declBus(c+2010,"ysyxSoCFull asic chipMaster atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+2011,"ysyxSoCFull asic chipMaster atomics indexes_hi_58", false,-1);
        tracep->declBit(c+2012,"ysyxSoCFull asic chipMaster atomics indexes_lo_58", false,-1);
        tracep->declBus(c+2013,"ysyxSoCFull asic chipMaster atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+2014,"ysyxSoCFull asic chipMaster atomics indexes_hi_59", false,-1);
        tracep->declBit(c+2015,"ysyxSoCFull asic chipMaster atomics indexes_lo_59", false,-1);
        tracep->declBus(c+2016,"ysyxSoCFull asic chipMaster atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+2017,"ysyxSoCFull asic chipMaster atomics indexes_hi_60", false,-1);
        tracep->declBit(c+2018,"ysyxSoCFull asic chipMaster atomics indexes_lo_60", false,-1);
        tracep->declBus(c+2019,"ysyxSoCFull asic chipMaster atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+2020,"ysyxSoCFull asic chipMaster atomics indexes_hi_61", false,-1);
        tracep->declBit(c+2021,"ysyxSoCFull asic chipMaster atomics indexes_lo_61", false,-1);
        tracep->declBus(c+2022,"ysyxSoCFull asic chipMaster atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+2023,"ysyxSoCFull asic chipMaster atomics indexes_hi_62", false,-1);
        tracep->declBit(c+2024,"ysyxSoCFull asic chipMaster atomics indexes_lo_62", false,-1);
        tracep->declBus(c+2025,"ysyxSoCFull asic chipMaster atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+2026,"ysyxSoCFull asic chipMaster atomics indexes_hi_63", false,-1);
        tracep->declBit(c+2027,"ysyxSoCFull asic chipMaster atomics indexes_lo_63", false,-1);
        tracep->declBus(c+2028,"ysyxSoCFull asic chipMaster atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+2029,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2030,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2031,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2032,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2033,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2034,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2035,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2036,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2037,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2038,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2039,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2040,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2041,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2042,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2043,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2044,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2045,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2046,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2047,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2048,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2049,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2050,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2051,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2052,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2053,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2054,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2055,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2056,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2057,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2058,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2059,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2060,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2061,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2062,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2063,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2064,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2065,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2066,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2067,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2068,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2069,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2070,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2071,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2072,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2073,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2074,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2075,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2076,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2077,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2078,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2079,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2080,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2081,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2082,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2083,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2084,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2085,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2086,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2087,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2088,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2089,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2090,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2091,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2092,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+2093,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2094,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+2095,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2096,"ysyxSoCFull asic chipMaster atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+2097,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2098,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+2099,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2100,"ysyxSoCFull asic chipMaster atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+2101,"ysyxSoCFull asic chipMaster atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+2103,"ysyxSoCFull asic chipMaster atomics unsigned_", false,-1);
        tracep->declBit(c+2104,"ysyxSoCFull asic chipMaster atomics take_max", false,-1);
        tracep->declBit(c+2105,"ysyxSoCFull asic chipMaster atomics adder", false,-1);
        tracep->declBus(c+2106,"ysyxSoCFull asic chipMaster atomics signSel", false,-1, 7,0);
        tracep->declBus(c+2107,"ysyxSoCFull asic chipMaster atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+2108,"ysyxSoCFull asic chipMaster atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+2109,"ysyxSoCFull asic chipMaster atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+2110,"ysyxSoCFull asic chipMaster atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+2111,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2112,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2113,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2114,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2115,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2116,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2117,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2118,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2119,"ysyxSoCFull asic chipMaster atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+2121,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2122,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2123,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2124,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2125,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2126,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2127,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2128,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2129,"ysyxSoCFull asic chipMaster atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+2131,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2132,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2133,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2134,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2135,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2136,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2137,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2138,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2139,"ysyxSoCFull asic chipMaster atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+2141,"ysyxSoCFull asic chipMaster atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+2143,"ysyxSoCFull asic chipMaster atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+2145,"ysyxSoCFull asic chipMaster atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+2147,"ysyxSoCFull asic chipMaster atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+2149,"ysyxSoCFull asic chipMaster atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+2150,"ysyxSoCFull asic chipMaster atomics a_bigger", false,-1);
        tracep->declBit(c+2151,"ysyxSoCFull asic chipMaster atomics pick_a", false,-1);
        tracep->declQuad(c+2152,"ysyxSoCFull asic chipMaster atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+2154,"ysyxSoCFull asic chipMaster atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+2156,"ysyxSoCFull asic chipMaster atomics a_allow", false,-1);
        tracep->declBus(c+2157,"ysyxSoCFull asic chipMaster atomics beatsLeft", false,-1, 2,0);
        tracep->declBit(c+2158,"ysyxSoCFull asic chipMaster atomics idle", false,-1);
        tracep->declBit(c+19618,"ysyxSoCFull asic chipMaster atomics source_i_valid", false,-1);
        tracep->declBit(c+19619,"ysyxSoCFull asic chipMaster atomics readys_1", false,-1);
        tracep->declBit(c+2159,"ysyxSoCFull asic chipMaster atomics state_1", false,-1);
        tracep->declBit(c+17334,"ysyxSoCFull asic chipMaster atomics allowed_1", false,-1);
        tracep->declBit(c+19620,"ysyxSoCFull asic chipMaster atomics out_1_ready", false,-1);
        tracep->declBus(c+2160,"ysyxSoCFull asic chipMaster atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2161,"ysyxSoCFull asic chipMaster atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+2162,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2163,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2164,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+2165,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+2166,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+2167,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+2168,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+2169,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+2170,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+2171,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+2172,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+2173,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+2174,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+2175,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+2176,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+2177,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+2178,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+2179,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+2180,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+2181,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+2182,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+2183,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2184,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+2185,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2186,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+2187,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2188,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+2189,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2190,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+2191,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2192,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+2193,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2194,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+2195,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2196,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+2197,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2198,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+2199,"ysyxSoCFull asic chipMaster atomics decode", false,-1, 2,0);
        tracep->declBit(c+2200,"ysyxSoCFull asic chipMaster atomics opdata", false,-1);
        tracep->declBit(c+17335,"ysyxSoCFull asic chipMaster atomics latch", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster atomics readys_0", false,-1);
        tracep->declBit(c+1830,"ysyxSoCFull asic chipMaster atomics earlyWinner_0", false,-1);
        tracep->declBit(c+19621,"ysyxSoCFull asic chipMaster atomics earlyWinner_1", false,-1);
        tracep->declBit(c+2201,"ysyxSoCFull asic chipMaster atomics state_0", false,-1);
        tracep->declBit(c+2202,"ysyxSoCFull asic chipMaster atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+19622,"ysyxSoCFull asic chipMaster atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+17336,"ysyxSoCFull asic chipMaster atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+2203,"ysyxSoCFull asic chipMaster atomics allowed_0", false,-1);
        tracep->declBit(c+17337,"ysyxSoCFull asic chipMaster atomics out_ready", false,-1);
        tracep->declBus(c+2204,"ysyxSoCFull asic chipMaster atomics d_first_counter", false,-1, 2,0);
        tracep->declBit(c+2205,"ysyxSoCFull asic chipMaster atomics d_first", false,-1);
        tracep->declBit(c+2206,"ysyxSoCFull asic chipMaster atomics d_ackd", false,-1);
        tracep->declBit(c+2207,"ysyxSoCFull asic chipMaster atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+2208,"ysyxSoCFull asic chipMaster atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+2209,"ysyxSoCFull asic chipMaster atomics d_drop", false,-1);
        tracep->declBit(c+2210,"ysyxSoCFull asic chipMaster atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+2211,"ysyxSoCFull asic chipMaster atomics d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2212,"ysyxSoCFull asic chipMaster atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2213,"ysyxSoCFull asic chipMaster atomics d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2214,"ysyxSoCFull asic chipMaster atomics d_ack", false,-1);
        tracep->declBit(c+2215,"ysyxSoCFull asic chipMaster atomics d_replace", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster atomics monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster atomics monitor reset", false,-1);
        tracep->declBit(c+19617,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1810,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1811,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1812,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1813,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2216,"ysyxSoCFull asic chipMaster atomics monitor source_ok", false,-1);
        tracep->declBus(c+2217,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2218,"ysyxSoCFull asic chipMaster atomics monitor is_aligned", false,-1);
        tracep->declBus(c+2219,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2220,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2221,"ysyxSoCFull asic chipMaster atomics monitor mask_size", false,-1);
        tracep->declBit(c+2222,"ysyxSoCFull asic chipMaster atomics monitor mask_bit", false,-1);
        tracep->declBit(c+2223,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+2224,"ysyxSoCFull asic chipMaster atomics monitor mask_acc", false,-1);
        tracep->declBit(c+2225,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+2226,"ysyxSoCFull asic chipMaster atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+2227,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+2228,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2229,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+2230,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+2231,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+2232,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+2233,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+2234,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+2235,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+2236,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+2237,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+2238,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2239,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+2240,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2241,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+2242,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2243,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+2244,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2245,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+2246,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2247,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+2248,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2249,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+2250,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2251,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+2252,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2253,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+2254,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2255,"ysyxSoCFull asic chipMaster atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+2256,"ysyxSoCFull asic chipMaster atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+303,"ysyxSoCFull asic chipMaster atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+304,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+305,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+2199,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2200,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2257,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2258,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2259,"ysyxSoCFull asic chipMaster atomics monitor a_first", false,-1);
        tracep->declBus(c+2260,"ysyxSoCFull asic chipMaster atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2261,"ysyxSoCFull asic chipMaster atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+2262,"ysyxSoCFull asic chipMaster atomics monitor size", false,-1, 2,0);
        tracep->declBus(c+2263,"ysyxSoCFull asic chipMaster atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+2264,"ysyxSoCFull asic chipMaster atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+2211,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2265,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2266,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2267,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2268,"ysyxSoCFull asic chipMaster atomics monitor d_first", false,-1);
        tracep->declBus(c+2269,"ysyxSoCFull asic chipMaster atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2270,"ysyxSoCFull asic chipMaster atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2271,"ysyxSoCFull asic chipMaster atomics monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2272,"ysyxSoCFull asic chipMaster atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2273,"ysyxSoCFull asic chipMaster atomics monitor denied", false,-1);
        tracep->declBus(c+326,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+327,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2274,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2275,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2276,"ysyxSoCFull asic chipMaster atomics monitor c_first", false,-1);
        tracep->declBus(c+2277,"ysyxSoCFull asic chipMaster atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2278,"ysyxSoCFull asic chipMaster atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2279,"ysyxSoCFull asic chipMaster atomics monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2280,"ysyxSoCFull asic chipMaster atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2281,"ysyxSoCFull asic chipMaster atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2282,"ysyxSoCFull asic chipMaster atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2286,"ysyxSoCFull asic chipMaster atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2302,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2318,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2319,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2320,"ysyxSoCFull asic chipMaster atomics monitor a_first_1", false,-1);
        tracep->declBus(c+2321,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2322,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2323,"ysyxSoCFull asic chipMaster atomics monitor d_first_1", false,-1);
        tracep->declArray(c+19623,"ysyxSoCFull asic chipMaster atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17338,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17339,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17340,"ysyxSoCFull asic chipMaster atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2324,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2328,"ysyxSoCFull asic chipMaster atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17344,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2332,"ysyxSoCFull asic chipMaster atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2333,"ysyxSoCFull asic chipMaster atomics monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17345,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2334,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17361,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2350,"ysyxSoCFull asic chipMaster atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2351,"ysyxSoCFull asic chipMaster atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2355,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2371,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2372,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2373,"ysyxSoCFull asic chipMaster atomics monitor c_first_1", false,-1);
        tracep->declBus(c+2374,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2375,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2376,"ysyxSoCFull asic chipMaster atomics monitor d_first_2", false,-1);
        tracep->declArray(c+16728,"ysyxSoCFull asic chipMaster atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16732,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16733,"ysyxSoCFull asic chipMaster atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2377,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2381,"ysyxSoCFull asic chipMaster atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16737,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2385,"ysyxSoCFull asic chipMaster atomics monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2386,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16738,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2402,"ysyxSoCFull asic chipMaster atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2403,"ysyxSoCFull asic chipMaster atomics monitor inflight_2", false,-1);
        tracep->declBus(c+2404,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2405,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2406,"ysyxSoCFull asic chipMaster atomics monitor d_first_3", false,-1);
        tracep->declBit(c+2407,"ysyxSoCFull asic chipMaster atomics monitor d_set", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster atomics monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fixer_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster fixer_1 reset", false,-1);
        tracep->declBit(c+19468,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19466,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+19467,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+19627,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2408,"ysyxSoCFull asic chipMaster fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+2409,"ysyxSoCFull asic chipMaster fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+2410,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+2411,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter", false,-1, 2,0);
        tracep->declBit(c+2412,"ysyxSoCFull asic chipMaster fixer_1 a_first", false,-1);
        tracep->declBit(c+2413,"ysyxSoCFull asic chipMaster fixer_1 flight_16", false,-1);
        tracep->declBit(c+2414,"ysyxSoCFull asic chipMaster fixer_1 flight_17", false,-1);
        tracep->declBit(c+2415,"ysyxSoCFull asic chipMaster fixer_1 flight_18", false,-1);
        tracep->declBit(c+2416,"ysyxSoCFull asic chipMaster fixer_1 flight_19", false,-1);
        tracep->declBit(c+2417,"ysyxSoCFull asic chipMaster fixer_1 flight_20", false,-1);
        tracep->declBit(c+2418,"ysyxSoCFull asic chipMaster fixer_1 flight_21", false,-1);
        tracep->declBit(c+2419,"ysyxSoCFull asic chipMaster fixer_1 flight_22", false,-1);
        tracep->declBit(c+2420,"ysyxSoCFull asic chipMaster fixer_1 flight_23", false,-1);
        tracep->declBit(c+2421,"ysyxSoCFull asic chipMaster fixer_1 flight_24", false,-1);
        tracep->declBit(c+2422,"ysyxSoCFull asic chipMaster fixer_1 flight_25", false,-1);
        tracep->declBit(c+2423,"ysyxSoCFull asic chipMaster fixer_1 flight_26", false,-1);
        tracep->declBit(c+2424,"ysyxSoCFull asic chipMaster fixer_1 flight_27", false,-1);
        tracep->declBit(c+2425,"ysyxSoCFull asic chipMaster fixer_1 flight_28", false,-1);
        tracep->declBit(c+2426,"ysyxSoCFull asic chipMaster fixer_1 flight_29", false,-1);
        tracep->declBit(c+2427,"ysyxSoCFull asic chipMaster fixer_1 flight_30", false,-1);
        tracep->declBit(c+2428,"ysyxSoCFull asic chipMaster fixer_1 flight_31", false,-1);
        tracep->declBus(c+2429,"ysyxSoCFull asic chipMaster fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+2430,"ysyxSoCFull asic chipMaster fixer_1 stalls_0", false,-1);
        tracep->declBit(c+2431,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+2432,"ysyxSoCFull asic chipMaster fixer_1 flight_32", false,-1);
        tracep->declBit(c+2433,"ysyxSoCFull asic chipMaster fixer_1 flight_33", false,-1);
        tracep->declBit(c+2434,"ysyxSoCFull asic chipMaster fixer_1 flight_34", false,-1);
        tracep->declBit(c+2435,"ysyxSoCFull asic chipMaster fixer_1 flight_35", false,-1);
        tracep->declBit(c+2436,"ysyxSoCFull asic chipMaster fixer_1 flight_36", false,-1);
        tracep->declBit(c+2437,"ysyxSoCFull asic chipMaster fixer_1 flight_37", false,-1);
        tracep->declBit(c+2438,"ysyxSoCFull asic chipMaster fixer_1 flight_38", false,-1);
        tracep->declBit(c+2439,"ysyxSoCFull asic chipMaster fixer_1 flight_39", false,-1);
        tracep->declBit(c+2440,"ysyxSoCFull asic chipMaster fixer_1 flight_40", false,-1);
        tracep->declBit(c+2441,"ysyxSoCFull asic chipMaster fixer_1 flight_41", false,-1);
        tracep->declBit(c+2442,"ysyxSoCFull asic chipMaster fixer_1 flight_42", false,-1);
        tracep->declBit(c+2443,"ysyxSoCFull asic chipMaster fixer_1 flight_43", false,-1);
        tracep->declBit(c+2444,"ysyxSoCFull asic chipMaster fixer_1 flight_44", false,-1);
        tracep->declBit(c+2445,"ysyxSoCFull asic chipMaster fixer_1 flight_45", false,-1);
        tracep->declBit(c+2446,"ysyxSoCFull asic chipMaster fixer_1 flight_46", false,-1);
        tracep->declBit(c+2447,"ysyxSoCFull asic chipMaster fixer_1 flight_47", false,-1);
        tracep->declBus(c+2448,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+2449,"ysyxSoCFull asic chipMaster fixer_1 stalls_1", false,-1);
        tracep->declBit(c+2450,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+2451,"ysyxSoCFull asic chipMaster fixer_1 flight_48", false,-1);
        tracep->declBit(c+2452,"ysyxSoCFull asic chipMaster fixer_1 flight_49", false,-1);
        tracep->declBit(c+2453,"ysyxSoCFull asic chipMaster fixer_1 flight_50", false,-1);
        tracep->declBit(c+2454,"ysyxSoCFull asic chipMaster fixer_1 flight_51", false,-1);
        tracep->declBit(c+2455,"ysyxSoCFull asic chipMaster fixer_1 flight_52", false,-1);
        tracep->declBit(c+2456,"ysyxSoCFull asic chipMaster fixer_1 flight_53", false,-1);
        tracep->declBit(c+2457,"ysyxSoCFull asic chipMaster fixer_1 flight_54", false,-1);
        tracep->declBit(c+2458,"ysyxSoCFull asic chipMaster fixer_1 flight_55", false,-1);
        tracep->declBit(c+2459,"ysyxSoCFull asic chipMaster fixer_1 flight_56", false,-1);
        tracep->declBit(c+2460,"ysyxSoCFull asic chipMaster fixer_1 flight_57", false,-1);
        tracep->declBit(c+2461,"ysyxSoCFull asic chipMaster fixer_1 flight_58", false,-1);
        tracep->declBit(c+2462,"ysyxSoCFull asic chipMaster fixer_1 flight_59", false,-1);
        tracep->declBit(c+2463,"ysyxSoCFull asic chipMaster fixer_1 flight_60", false,-1);
        tracep->declBit(c+2464,"ysyxSoCFull asic chipMaster fixer_1 flight_61", false,-1);
        tracep->declBit(c+2465,"ysyxSoCFull asic chipMaster fixer_1 flight_62", false,-1);
        tracep->declBit(c+2466,"ysyxSoCFull asic chipMaster fixer_1 flight_63", false,-1);
        tracep->declBus(c+2467,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+2468,"ysyxSoCFull asic chipMaster fixer_1 stalls_2", false,-1);
        tracep->declBit(c+2469,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+2470,"ysyxSoCFull asic chipMaster fixer_1 flight_64", false,-1);
        tracep->declBit(c+2471,"ysyxSoCFull asic chipMaster fixer_1 flight_65", false,-1);
        tracep->declBit(c+2472,"ysyxSoCFull asic chipMaster fixer_1 flight_66", false,-1);
        tracep->declBit(c+2473,"ysyxSoCFull asic chipMaster fixer_1 flight_67", false,-1);
        tracep->declBit(c+2474,"ysyxSoCFull asic chipMaster fixer_1 flight_68", false,-1);
        tracep->declBit(c+2475,"ysyxSoCFull asic chipMaster fixer_1 flight_69", false,-1);
        tracep->declBit(c+2476,"ysyxSoCFull asic chipMaster fixer_1 flight_70", false,-1);
        tracep->declBit(c+2477,"ysyxSoCFull asic chipMaster fixer_1 flight_71", false,-1);
        tracep->declBit(c+2478,"ysyxSoCFull asic chipMaster fixer_1 flight_72", false,-1);
        tracep->declBit(c+2479,"ysyxSoCFull asic chipMaster fixer_1 flight_73", false,-1);
        tracep->declBit(c+2480,"ysyxSoCFull asic chipMaster fixer_1 flight_74", false,-1);
        tracep->declBit(c+2481,"ysyxSoCFull asic chipMaster fixer_1 flight_75", false,-1);
        tracep->declBit(c+2482,"ysyxSoCFull asic chipMaster fixer_1 flight_76", false,-1);
        tracep->declBit(c+2483,"ysyxSoCFull asic chipMaster fixer_1 flight_77", false,-1);
        tracep->declBit(c+2484,"ysyxSoCFull asic chipMaster fixer_1 flight_78", false,-1);
        tracep->declBit(c+2485,"ysyxSoCFull asic chipMaster fixer_1 flight_79", false,-1);
        tracep->declBus(c+2486,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+2487,"ysyxSoCFull asic chipMaster fixer_1 stalls_3", false,-1);
        tracep->declBit(c+2488,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+2489,"ysyxSoCFull asic chipMaster fixer_1 flight_80", false,-1);
        tracep->declBit(c+2490,"ysyxSoCFull asic chipMaster fixer_1 flight_81", false,-1);
        tracep->declBit(c+2491,"ysyxSoCFull asic chipMaster fixer_1 flight_82", false,-1);
        tracep->declBit(c+2492,"ysyxSoCFull asic chipMaster fixer_1 flight_83", false,-1);
        tracep->declBit(c+2493,"ysyxSoCFull asic chipMaster fixer_1 flight_84", false,-1);
        tracep->declBit(c+2494,"ysyxSoCFull asic chipMaster fixer_1 flight_85", false,-1);
        tracep->declBit(c+2495,"ysyxSoCFull asic chipMaster fixer_1 flight_86", false,-1);
        tracep->declBit(c+2496,"ysyxSoCFull asic chipMaster fixer_1 flight_87", false,-1);
        tracep->declBit(c+2497,"ysyxSoCFull asic chipMaster fixer_1 flight_88", false,-1);
        tracep->declBit(c+2498,"ysyxSoCFull asic chipMaster fixer_1 flight_89", false,-1);
        tracep->declBit(c+2499,"ysyxSoCFull asic chipMaster fixer_1 flight_90", false,-1);
        tracep->declBit(c+2500,"ysyxSoCFull asic chipMaster fixer_1 flight_91", false,-1);
        tracep->declBit(c+2501,"ysyxSoCFull asic chipMaster fixer_1 flight_92", false,-1);
        tracep->declBit(c+2502,"ysyxSoCFull asic chipMaster fixer_1 flight_93", false,-1);
        tracep->declBit(c+2503,"ysyxSoCFull asic chipMaster fixer_1 flight_94", false,-1);
        tracep->declBit(c+2504,"ysyxSoCFull asic chipMaster fixer_1 flight_95", false,-1);
        tracep->declBus(c+2505,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+2506,"ysyxSoCFull asic chipMaster fixer_1 stalls_4", false,-1);
        tracep->declBit(c+2507,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster fixer_1 flight_96", false,-1);
        tracep->declBit(c+2509,"ysyxSoCFull asic chipMaster fixer_1 flight_97", false,-1);
        tracep->declBit(c+2510,"ysyxSoCFull asic chipMaster fixer_1 flight_98", false,-1);
        tracep->declBit(c+2511,"ysyxSoCFull asic chipMaster fixer_1 flight_99", false,-1);
        tracep->declBit(c+2512,"ysyxSoCFull asic chipMaster fixer_1 flight_100", false,-1);
        tracep->declBit(c+2513,"ysyxSoCFull asic chipMaster fixer_1 flight_101", false,-1);
        tracep->declBit(c+2514,"ysyxSoCFull asic chipMaster fixer_1 flight_102", false,-1);
        tracep->declBit(c+2515,"ysyxSoCFull asic chipMaster fixer_1 flight_103", false,-1);
        tracep->declBit(c+2516,"ysyxSoCFull asic chipMaster fixer_1 flight_104", false,-1);
        tracep->declBit(c+2517,"ysyxSoCFull asic chipMaster fixer_1 flight_105", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster fixer_1 flight_106", false,-1);
        tracep->declBit(c+2519,"ysyxSoCFull asic chipMaster fixer_1 flight_107", false,-1);
        tracep->declBit(c+2520,"ysyxSoCFull asic chipMaster fixer_1 flight_108", false,-1);
        tracep->declBit(c+2521,"ysyxSoCFull asic chipMaster fixer_1 flight_109", false,-1);
        tracep->declBit(c+2522,"ysyxSoCFull asic chipMaster fixer_1 flight_110", false,-1);
        tracep->declBit(c+2523,"ysyxSoCFull asic chipMaster fixer_1 flight_111", false,-1);
        tracep->declBus(c+2524,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+2525,"ysyxSoCFull asic chipMaster fixer_1 stalls_5", false,-1);
        tracep->declBit(c+2526,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+2527,"ysyxSoCFull asic chipMaster fixer_1 flight_112", false,-1);
        tracep->declBit(c+2528,"ysyxSoCFull asic chipMaster fixer_1 flight_113", false,-1);
        tracep->declBit(c+2529,"ysyxSoCFull asic chipMaster fixer_1 flight_114", false,-1);
        tracep->declBit(c+2530,"ysyxSoCFull asic chipMaster fixer_1 flight_115", false,-1);
        tracep->declBit(c+2531,"ysyxSoCFull asic chipMaster fixer_1 flight_116", false,-1);
        tracep->declBit(c+2532,"ysyxSoCFull asic chipMaster fixer_1 flight_117", false,-1);
        tracep->declBit(c+2533,"ysyxSoCFull asic chipMaster fixer_1 flight_118", false,-1);
        tracep->declBit(c+2534,"ysyxSoCFull asic chipMaster fixer_1 flight_119", false,-1);
        tracep->declBit(c+2535,"ysyxSoCFull asic chipMaster fixer_1 flight_120", false,-1);
        tracep->declBit(c+2536,"ysyxSoCFull asic chipMaster fixer_1 flight_121", false,-1);
        tracep->declBit(c+2537,"ysyxSoCFull asic chipMaster fixer_1 flight_122", false,-1);
        tracep->declBit(c+2538,"ysyxSoCFull asic chipMaster fixer_1 flight_123", false,-1);
        tracep->declBit(c+2539,"ysyxSoCFull asic chipMaster fixer_1 flight_124", false,-1);
        tracep->declBit(c+2540,"ysyxSoCFull asic chipMaster fixer_1 flight_125", false,-1);
        tracep->declBit(c+2541,"ysyxSoCFull asic chipMaster fixer_1 flight_126", false,-1);
        tracep->declBit(c+2542,"ysyxSoCFull asic chipMaster fixer_1 flight_127", false,-1);
        tracep->declBus(c+2543,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+2544,"ysyxSoCFull asic chipMaster fixer_1 stalls_6", false,-1);
        tracep->declBit(c+2545,"ysyxSoCFull asic chipMaster fixer_1 stall", false,-1);
        tracep->declBit(c+17377,"ysyxSoCFull asic chipMaster fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+2199,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2200,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2546,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter1", false,-1, 2,0);
        tracep->declBus(c+2211,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2547,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2548,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2549,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2550,"ysyxSoCFull asic chipMaster fixer_1 d_first_first", false,-1);
        tracep->declBit(c+2551,"ysyxSoCFull asic chipMaster fixer_1 d_first", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster fixer_1 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster fixer_1 monitor reset", false,-1);
        tracep->declBit(c+19627,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2552,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+2217,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2218,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+2219,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2220,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2221,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+2222,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+2223,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+2553,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+2554,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+2226,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+2227,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+2228,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2555,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+2556,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+2557,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+2558,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+2559,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+2560,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+2561,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+2562,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+2237,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+2238,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2563,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+2564,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2565,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+2566,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2567,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+2568,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2569,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+2570,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2571,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+2572,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2573,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+2574,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2575,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+2576,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2577,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+2578,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2579,"ysyxSoCFull asic chipMaster fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+2256,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+303,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+304,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+305,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+2199,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2200,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2580,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2581,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2582,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+2583,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2584,"ysyxSoCFull asic chipMaster fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+2585,"ysyxSoCFull asic chipMaster fixer_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+2586,"ysyxSoCFull asic chipMaster fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+2587,"ysyxSoCFull asic chipMaster fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+2211,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2547,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2588,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2589,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2590,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+2591,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2592,"ysyxSoCFull asic chipMaster fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2593,"ysyxSoCFull asic chipMaster fixer_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2594,"ysyxSoCFull asic chipMaster fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2595,"ysyxSoCFull asic chipMaster fixer_1 monitor denied", false,-1);
        tracep->declBus(c+326,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+327,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2596,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2597,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2598,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+2599,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2600,"ysyxSoCFull asic chipMaster fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2601,"ysyxSoCFull asic chipMaster fixer_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2602,"ysyxSoCFull asic chipMaster fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2603,"ysyxSoCFull asic chipMaster fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2604,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2608,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2624,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2640,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2641,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2642,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+2643,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2644,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2645,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+19628,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17378,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17379,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17380,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2646,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2650,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17384,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2654,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2655,"ysyxSoCFull asic chipMaster fixer_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17385,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2656,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17401,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2672,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2673,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2677,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2693,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2694,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2695,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+2696,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2697,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2698,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+16754,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16758,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16759,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2699,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2703,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16763,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2707,"ysyxSoCFull asic chipMaster fixer_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2708,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16764,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2724,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2725,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+2726,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2727,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2728,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+2729,"ysyxSoCFull asic chipMaster fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster hints clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster hints reset", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull asic chipMaster hints auto_in_a_ready", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster hints auto_in_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster hints auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster hints auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster hints auto_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster hints auto_in_d_valid", false,-1);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster hints auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster hints auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19468,"ysyxSoCFull asic chipMaster hints auto_out_a_ready", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster hints auto_out_a_valid", false,-1);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+252,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster hints auto_out_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster hints auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster hints auto_out_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster hints auto_out_d_valid", false,-1);
        tracep->declBus(c+261,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster hints auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster hints auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster hints monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster hints monitor_reset", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+2730,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster hints a_repeater_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster hints a_repeater_reset", false,-1);
        tracep->declBit(c+2731,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+2732,"ysyxSoCFull asic chipMaster hints a_repeater_io_full", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+19468,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2733,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2734,"ysyxSoCFull asic chipMaster hints isHint", false,-1);
        tracep->declBit(c+2735,"ysyxSoCFull asic chipMaster hints helpPP", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster hints a_valid", false,-1);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster hints a_bits_size", false,-1, 2,0);
        tracep->declBus(c+2199,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2736,"ysyxSoCFull asic chipMaster hints mapPP", false,-1);
        tracep->declBus(c+2737,"ysyxSoCFull asic chipMaster hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+2738,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+2739,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1", false,-1, 2,0);
        tracep->declBus(c+2740,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter", false,-1, 2,0);
        tracep->declBus(c+2741,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter1", false,-1, 2,0);
        tracep->declBit(c+2742,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+2743,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+2733,"ysyxSoCFull asic chipMaster hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+2744,"ysyxSoCFull asic chipMaster hints transform", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster hints monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster hints monitor reset", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull asic chipMaster hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+2730,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2745,"ysyxSoCFull asic chipMaster hints monitor source_ok", false,-1);
        tracep->declBus(c+2746,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2747,"ysyxSoCFull asic chipMaster hints monitor is_aligned", false,-1);
        tracep->declBus(c+2748,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2749,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2750,"ysyxSoCFull asic chipMaster hints monitor mask_size", false,-1);
        tracep->declBit(c+2751,"ysyxSoCFull asic chipMaster hints monitor mask_bit", false,-1);
        tracep->declBit(c+2752,"ysyxSoCFull asic chipMaster hints monitor mask_nbit", false,-1);
        tracep->declBit(c+2753,"ysyxSoCFull asic chipMaster hints monitor mask_acc", false,-1);
        tracep->declBit(c+2754,"ysyxSoCFull asic chipMaster hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+2755,"ysyxSoCFull asic chipMaster hints monitor mask_size_1", false,-1);
        tracep->declBit(c+2756,"ysyxSoCFull asic chipMaster hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+2757,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2758,"ysyxSoCFull asic chipMaster hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+2759,"ysyxSoCFull asic chipMaster hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+2760,"ysyxSoCFull asic chipMaster hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+2761,"ysyxSoCFull asic chipMaster hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+2762,"ysyxSoCFull asic chipMaster hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+2763,"ysyxSoCFull asic chipMaster hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+2764,"ysyxSoCFull asic chipMaster hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+2765,"ysyxSoCFull asic chipMaster hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster hints monitor mask_size_2", false,-1);
        tracep->declBit(c+2766,"ysyxSoCFull asic chipMaster hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+2767,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2768,"ysyxSoCFull asic chipMaster hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+2769,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2770,"ysyxSoCFull asic chipMaster hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+2771,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2772,"ysyxSoCFull asic chipMaster hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+2773,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2774,"ysyxSoCFull asic chipMaster hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+2775,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2776,"ysyxSoCFull asic chipMaster hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+2777,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2778,"ysyxSoCFull asic chipMaster hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+2779,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2780,"ysyxSoCFull asic chipMaster hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+2781,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2782,"ysyxSoCFull asic chipMaster hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+2783,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2784,"ysyxSoCFull asic chipMaster hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+2785,"ysyxSoCFull asic chipMaster hints monitor source_ok_1", false,-1);
        tracep->declBit(c+2786,"ysyxSoCFull asic chipMaster hints monitor source_ok_2", false,-1);
        tracep->declBus(c+304,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+305,"ysyxSoCFull asic chipMaster hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster hints monitor address_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+2787,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2788,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2789,"ysyxSoCFull asic chipMaster hints monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2790,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2791,"ysyxSoCFull asic chipMaster hints monitor a_first", false,-1);
        tracep->declBus(c+2792,"ysyxSoCFull asic chipMaster hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2793,"ysyxSoCFull asic chipMaster hints monitor param", false,-1, 2,0);
        tracep->declBus(c+2794,"ysyxSoCFull asic chipMaster hints monitor size", false,-1, 2,0);
        tracep->declBus(c+2795,"ysyxSoCFull asic chipMaster hints monitor source", false,-1, 5,0);
        tracep->declBus(c+2796,"ysyxSoCFull asic chipMaster hints monitor address", false,-1, 31,0);
        tracep->declBus(c+2211,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2797,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2798,"ysyxSoCFull asic chipMaster hints monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2799,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2800,"ysyxSoCFull asic chipMaster hints monitor d_first", false,-1);
        tracep->declBus(c+2801,"ysyxSoCFull asic chipMaster hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2802,"ysyxSoCFull asic chipMaster hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2803,"ysyxSoCFull asic chipMaster hints monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2804,"ysyxSoCFull asic chipMaster hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+2805,"ysyxSoCFull asic chipMaster hints monitor denied", false,-1);
        tracep->declBus(c+326,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+327,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2806,"ysyxSoCFull asic chipMaster hints monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2807,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2808,"ysyxSoCFull asic chipMaster hints monitor c_first", false,-1);
        tracep->declBus(c+2809,"ysyxSoCFull asic chipMaster hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2810,"ysyxSoCFull asic chipMaster hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2811,"ysyxSoCFull asic chipMaster hints monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2812,"ysyxSoCFull asic chipMaster hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+2813,"ysyxSoCFull asic chipMaster hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+2814,"ysyxSoCFull asic chipMaster hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+2816,"ysyxSoCFull asic chipMaster hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+2824,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+2832,"ysyxSoCFull asic chipMaster hints monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2833,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2834,"ysyxSoCFull asic chipMaster hints monitor a_first_1", false,-1);
        tracep->declBus(c+2835,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2836,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2837,"ysyxSoCFull asic chipMaster hints monitor d_first_1", false,-1);
        tracep->declQuad(c+19632,"ysyxSoCFull asic chipMaster hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17417,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17418,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+17419,"ysyxSoCFull asic chipMaster hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+2838,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+2840,"ysyxSoCFull asic chipMaster hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+17421,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2842,"ysyxSoCFull asic chipMaster hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2843,"ysyxSoCFull asic chipMaster hints monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17422,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+2844,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17430,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2852,"ysyxSoCFull asic chipMaster hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+2853,"ysyxSoCFull asic chipMaster hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+2855,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+2863,"ysyxSoCFull asic chipMaster hints monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2864,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2865,"ysyxSoCFull asic chipMaster hints monitor c_first_1", false,-1);
        tracep->declBus(c+2866,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2867,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2868,"ysyxSoCFull asic chipMaster hints monitor d_first_2", false,-1);
        tracep->declQuad(c+16780,"ysyxSoCFull asic chipMaster hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16782,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16783,"ysyxSoCFull asic chipMaster hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+2869,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+2871,"ysyxSoCFull asic chipMaster hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16785,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2873,"ysyxSoCFull asic chipMaster hints monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2874,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+16786,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2882,"ysyxSoCFull asic chipMaster hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2883,"ysyxSoCFull asic chipMaster hints monitor inflight_2", false,-1);
        tracep->declBus(c+2884,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2885,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2886,"ysyxSoCFull asic chipMaster hints monitor d_first_3", false,-1);
        tracep->declBit(c+2887,"ysyxSoCFull asic chipMaster hints monitor d_set", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster hints monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster hints a_repeater clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster hints a_repeater reset", false,-1);
        tracep->declBit(c+2731,"ysyxSoCFull asic chipMaster hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+2732,"ysyxSoCFull asic chipMaster hints a_repeater io_full", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+19468,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+19469,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+253,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2733,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2732,"ysyxSoCFull asic chipMaster hints a_repeater full", false,-1);
        tracep->declBus(c+2888,"ysyxSoCFull asic chipMaster hints a_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+2889,"ysyxSoCFull asic chipMaster hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+2890,"ysyxSoCFull asic chipMaster hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_1 reset", false,-1);
        tracep->declBit(c+19434,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+195,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19470,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+19471,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+257,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_1 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_1 monitor_reset", false,-1);
        tracep->declBit(c+19634,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2891,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+2892,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2893,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+2788,"ysyxSoCFull asic chipMaster widget_1 hasData", false,-1);
        tracep->declBit(c+2895,"ysyxSoCFull asic chipMaster widget_1 limit", false,-1);
        tracep->declBit(c+2896,"ysyxSoCFull asic chipMaster widget_1 count", false,-1);
        tracep->declBit(c+2897,"ysyxSoCFull asic chipMaster widget_1 last", false,-1);
        tracep->declBit(c+2898,"ysyxSoCFull asic chipMaster widget_1 enable_0", false,-1);
        tracep->declBit(c+17438,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+2899,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+2900,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+2901,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+2902,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+2748,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2749,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2750,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+2751,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+2752,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+2903,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+2904,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+2755,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+2756,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+2757,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+2905,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+2906,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+2907,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+2908,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+2909,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+2910,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+2911,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+2912,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+2766,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+2767,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+2913,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+2914,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2915,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+2916,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2917,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+2918,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2919,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+2920,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2921,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+2922,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2923,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+2924,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2925,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+2926,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2927,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+2928,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+2929,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+2930,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+2931,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+2932,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+2933,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+2934,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+2935,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+589,"ysyxSoCFull asic chipMaster widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+2937,"ysyxSoCFull asic chipMaster widget_1 repeat_limit", false,-1);
        tracep->declBit(c+2938,"ysyxSoCFull asic chipMaster widget_1 repeat_count", false,-1);
        tracep->declBit(c+2939,"ysyxSoCFull asic chipMaster widget_1 repeat_first", false,-1);
        tracep->declBit(c+2940,"ysyxSoCFull asic chipMaster widget_1 repeat_last", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster widget_1 cated_valid", false,-1);
        tracep->declBit(c+2941,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+2942,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+2943,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+2944,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+2945,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+2946,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+2947,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+2948,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+2949,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+2950,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+2951,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+2952,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+2953,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+2954,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+2955,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+2956,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+2957,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+2958,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+2959,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+2960,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+2961,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+2962,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+2963,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+2964,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+2965,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+2966,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+2967,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+2968,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+2969,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+2970,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+2971,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+2972,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+2973,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+2974,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+2975,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+2976,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+2977,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+2978,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+2979,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+2980,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+2981,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+2982,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+2983,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+2984,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+2985,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+2986,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+2987,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+2988,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+2989,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+2990,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+2991,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+2992,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+2993,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+2994,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+2995,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+2996,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+2997,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+2998,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+2999,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+3000,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+3001,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+3002,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+3003,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+3004,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+3005,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+3006,"ysyxSoCFull asic chipMaster widget_1 repeat_sel", false,-1);
        tracep->declBit(c+3007,"ysyxSoCFull asic chipMaster widget_1 repeat_index", false,-1);
        tracep->declBus(c+3008,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+3009,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+327,"ysyxSoCFull asic chipMaster widget_1 hasData_1", false,-1);
        tracep->declBit(c+3010,"ysyxSoCFull asic chipMaster widget_1 limit_1", false,-1);
        tracep->declBit(c+3011,"ysyxSoCFull asic chipMaster widget_1 count_1", false,-1);
        tracep->declBit(c+3012,"ysyxSoCFull asic chipMaster widget_1 last_1", false,-1);
        tracep->declBit(c+3013,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_1 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_1 monitor reset", false,-1);
        tracep->declBit(c+19634,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19435,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2891,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18435,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+135,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+144,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18433,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+3014,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+2746,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2747,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+3015,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+3016,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+3017,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+2756,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+2757,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+3018,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+3019,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+2766,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+2767,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+3020,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+3021,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+3022,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+3023,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+3024,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+3025,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+3026,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+3027,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+3028,"ysyxSoCFull asic chipMaster widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+649,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+2786,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+304,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+305,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+3029,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+2788,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3030,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+3031,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3032,"ysyxSoCFull asic chipMaster widget_1 monitor a_first", false,-1);
        tracep->declBus(c+3033,"ysyxSoCFull asic chipMaster widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3034,"ysyxSoCFull asic chipMaster widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+3035,"ysyxSoCFull asic chipMaster widget_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+3036,"ysyxSoCFull asic chipMaster widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+3037,"ysyxSoCFull asic chipMaster widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+588,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+589,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3038,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+3039,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3040,"ysyxSoCFull asic chipMaster widget_1 monitor d_first", false,-1);
        tracep->declBus(c+3041,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3042,"ysyxSoCFull asic chipMaster widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3043,"ysyxSoCFull asic chipMaster widget_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3044,"ysyxSoCFull asic chipMaster widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+3045,"ysyxSoCFull asic chipMaster widget_1 monitor denied", false,-1);
        tracep->declBus(c+3046,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+327,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3047,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+3048,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3049,"ysyxSoCFull asic chipMaster widget_1 monitor c_first", false,-1);
        tracep->declBus(c+3050,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3051,"ysyxSoCFull asic chipMaster widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3052,"ysyxSoCFull asic chipMaster widget_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+3053,"ysyxSoCFull asic chipMaster widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+3054,"ysyxSoCFull asic chipMaster widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+3055,"ysyxSoCFull asic chipMaster widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+3057,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+3065,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+3073,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3074,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3075,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+3076,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3077,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3078,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+19635,"ysyxSoCFull asic chipMaster widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17439,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17440,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+17441,"ysyxSoCFull asic chipMaster widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+3079,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+3081,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+17443,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3083,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3084,"ysyxSoCFull asic chipMaster widget_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17444,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+3085,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17452,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+3093,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+3094,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+3096,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+3104,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3105,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3106,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+3107,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+3108,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+3109,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+16794,"ysyxSoCFull asic chipMaster widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16796,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16797,"ysyxSoCFull asic chipMaster widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+3110,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+3112,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16799,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3114,"ysyxSoCFull asic chipMaster widget_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+3115,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+16800,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+3123,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3124,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+3125,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+3126,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+3127,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+3128,"ysyxSoCFull asic chipMaster widget_1 monitor d_set", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull asic chipMaster widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+2892,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+268,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+262,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+263,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+265,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+188,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+189,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2893,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+196,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+3129,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+3130,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3131,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+3132,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3133,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+3134,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+3135,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+3137,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_2 reset", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+149,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17173,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19465,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+249,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+250,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_2 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_2 monitor_reset", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3138,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3139,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17173,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19638,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+3140,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19611,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+19639,"ysyxSoCFull asic chipMaster widget_2 repeat_limit", false,-1);
        tracep->declBit(c+3141,"ysyxSoCFull asic chipMaster widget_2 repeat_count", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull asic chipMaster widget_2 repeat_last", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster widget_2 cated_valid", false,-1);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+19641,"ysyxSoCFull asic chipMaster widget_2 repeat_sel", false,-1);
        tracep->declBit(c+17460,"ysyxSoCFull asic chipMaster widget_2 repeat_index", false,-1);
        tracep->declBus(c+19638,"ysyxSoCFull asic chipMaster widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+19642,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+19643,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+295,"ysyxSoCFull asic chipMaster widget_2 hasData", false,-1);
        tracep->declBit(c+3142,"ysyxSoCFull asic chipMaster widget_2 limit", false,-1);
        tracep->declBit(c+3143,"ysyxSoCFull asic chipMaster widget_2 count", false,-1);
        tracep->declBit(c+3144,"ysyxSoCFull asic chipMaster widget_2 last", false,-1);
        tracep->declBit(c+3145,"ysyxSoCFull asic chipMaster widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+3139,"ysyxSoCFull asic chipMaster widget_2 corrupt_out", false,-1);
        tracep->declBit(c+3146,"ysyxSoCFull asic chipMaster widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1666,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+3147,"ysyxSoCFull asic chipMaster widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+3148,"ysyxSoCFull asic chipMaster widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+3149,"ysyxSoCFull asic chipMaster widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_2 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_2 monitor reset", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3138,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+151,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+152,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3139,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18434,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19644,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+19476,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19645,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+19478,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19479,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19480,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+19646,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+19647,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+19648,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19485,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+19650,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19651,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19654,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19655,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19656,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19657,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19658,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19659,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+19660,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19661,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19662,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19663,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19669,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19670,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19671,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19672,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19673,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19674,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19675,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19676,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19677,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19678,"ysyxSoCFull asic chipMaster widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+3150,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+303,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+304,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+3151,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+19515,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19516,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3152,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+3153,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3154,"ysyxSoCFull asic chipMaster widget_2 monitor a_first", false,-1);
        tracep->declBus(c+3155,"ysyxSoCFull asic chipMaster widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3156,"ysyxSoCFull asic chipMaster widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+3157,"ysyxSoCFull asic chipMaster widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+3158,"ysyxSoCFull asic chipMaster widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+3159,"ysyxSoCFull asic chipMaster widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+294,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+295,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3160,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+3161,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3162,"ysyxSoCFull asic chipMaster widget_2 monitor d_first", false,-1);
        tracep->declBus(c+3163,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3164,"ysyxSoCFull asic chipMaster widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3165,"ysyxSoCFull asic chipMaster widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3166,"ysyxSoCFull asic chipMaster widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+3167,"ysyxSoCFull asic chipMaster widget_2 monitor denied", false,-1);
        tracep->declBus(c+326,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+327,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3168,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+3169,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3170,"ysyxSoCFull asic chipMaster widget_2 monitor c_first", false,-1);
        tracep->declBus(c+3171,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3172,"ysyxSoCFull asic chipMaster widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3173,"ysyxSoCFull asic chipMaster widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+3174,"ysyxSoCFull asic chipMaster widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+3175,"ysyxSoCFull asic chipMaster widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+3176,"ysyxSoCFull asic chipMaster widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+3180,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+3196,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+3212,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3213,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3214,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+3215,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3216,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3217,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+19679,"ysyxSoCFull asic chipMaster widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17461,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17462,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17463,"ysyxSoCFull asic chipMaster widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+3218,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+3222,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17467,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3226,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3227,"ysyxSoCFull asic chipMaster widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17468,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+3228,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17484,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3244,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+3245,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+3249,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+3265,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3266,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3267,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+3268,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+3269,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+3270,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+16808,"ysyxSoCFull asic chipMaster widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16812,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16813,"ysyxSoCFull asic chipMaster widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+3271,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+3275,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16817,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3279,"ysyxSoCFull asic chipMaster widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+3280,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16818,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3296,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3297,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+3298,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+3299,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+3300,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+3301,"ysyxSoCFull asic chipMaster widget_2 monitor d_set", false,-1);
        tracep->declBit(c+18454,"ysyxSoCFull asic chipMaster widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+19637,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+19410,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+19402,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19403,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19404,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19405,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19411,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19407,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+129,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+240,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+19460,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+19461,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17173,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19462,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19463,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19464,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19638,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+3302,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+3303,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3304,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+3305,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3306,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+3307,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+3308,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+3309,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+3140,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+18432,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+132,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+133,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+242,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+18436,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+244,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+245,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3310,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+3311,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3312,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+3313,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+3314,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+3315,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic axi4xbar clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic axi4xbar reset", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+108,"ysyxSoCFull asic axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull asic axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull asic axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+17151,"ysyxSoCFull asic axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+110,"ysyxSoCFull asic axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull asic axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+19396,"ysyxSoCFull asic axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17152,"ysyxSoCFull asic axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19399,"ysyxSoCFull asic axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic axi4xbar auto_out_1_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic axi4xbar auto_out_1_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+114,"ysyxSoCFull asic axi4xbar auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+115,"ysyxSoCFull asic axi4xbar auto_out_1_wready", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic axi4xbar auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+17153,"ysyxSoCFull asic axi4xbar auto_out_1_bready", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi4xbar auto_out_1_bvalid", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic axi4xbar auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic axi4xbar auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic axi4xbar auto_out_1_arready", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi4xbar auto_out_1_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+114,"ysyxSoCFull asic axi4xbar auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+17154,"ysyxSoCFull asic axi4xbar auto_out_1_rready", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic axi4xbar auto_out_1_rvalid", false,-1);
        tracep->declBus(c+121,"ysyxSoCFull asic axi4xbar auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+21084,"ysyxSoCFull asic axi4xbar auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic axi4xbar auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull asic axi4xbar auto_out_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar auto_out_0_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic axi4xbar auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic axi4xbar auto_out_0_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic axi4xbar auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic axi4xbar auto_out_0_wlast", false,-1);
        tracep->declBit(c+19387,"ysyxSoCFull asic axi4xbar auto_out_0_bready", false,-1);
        tracep->declBit(c+19388,"ysyxSoCFull asic axi4xbar auto_out_0_bvalid", false,-1);
        tracep->declBus(c+17145,"ysyxSoCFull asic axi4xbar auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+17146,"ysyxSoCFull asic axi4xbar auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic axi4xbar auto_out_0_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic axi4xbar auto_out_0_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic axi4xbar auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+19389,"ysyxSoCFull asic axi4xbar auto_out_0_rready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic axi4xbar auto_out_0_rvalid", false,-1);
        tracep->declBus(c+17147,"ysyxSoCFull asic axi4xbar auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+17148,"ysyxSoCFull asic axi4xbar auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+17150,"ysyxSoCFull asic axi4xbar auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+19391,"ysyxSoCFull asic axi4xbar auto_out_0_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic axi4xbar awIn_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic axi4xbar awIn_0_reset", false,-1);
        tracep->declBit(c+3316,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_ready", false,-1);
        tracep->declBit(c+3317,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_valid", false,-1);
        tracep->declBus(c+3318,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+3319,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_ready", false,-1);
        tracep->declBit(c+3320,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_valid", false,-1);
        tracep->declBus(c+3321,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_bits", false,-1, 1,0);
        tracep->declBit(c+3322,"ysyxSoCFull asic axi4xbar requestARIO_0_0", false,-1);
        tracep->declBit(c+3323,"ysyxSoCFull asic axi4xbar requestARIO_0_1", false,-1);
        tracep->declBit(c+3324,"ysyxSoCFull asic axi4xbar requestAWIO_0_0", false,-1);
        tracep->declBit(c+3323,"ysyxSoCFull asic axi4xbar requestAWIO_0_1", false,-1);
        tracep->declBit(c+3325,"ysyxSoCFull asic axi4xbar requestWIO_0_0", false,-1);
        tracep->declBit(c+3326,"ysyxSoCFull asic axi4xbar requestWIO_0_1", false,-1);
        tracep->declBit(c+3327,"ysyxSoCFull asic axi4xbar idle_2", false,-1);
        tracep->declBus(c+19683,"ysyxSoCFull asic axi4xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+3328,"ysyxSoCFull asic axi4xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+17500,"ysyxSoCFull asic axi4xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+19684,"ysyxSoCFull asic axi4xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+19685,"ysyxSoCFull asic axi4xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+19686,"ysyxSoCFull asic axi4xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+19687,"ysyxSoCFull asic axi4xbar readys_2_0", false,-1);
        tracep->declBit(c+19688,"ysyxSoCFull asic axi4xbar winner_2_0", false,-1);
        tracep->declBit(c+3329,"ysyxSoCFull asic axi4xbar state_2_0", false,-1);
        tracep->declBit(c+19689,"ysyxSoCFull asic axi4xbar muxState_2_0", false,-1);
        tracep->declBit(c+19690,"ysyxSoCFull asic axi4xbar readys_2_1", false,-1);
        tracep->declBit(c+19691,"ysyxSoCFull asic axi4xbar winner_2_1", false,-1);
        tracep->declBit(c+3330,"ysyxSoCFull asic axi4xbar state_2_1", false,-1);
        tracep->declBit(c+19692,"ysyxSoCFull asic axi4xbar muxState_2_1", false,-1);
        tracep->declBus(c+19693,"ysyxSoCFull asic axi4xbar in_0_rid", false,-1, 3,0);
        tracep->declBit(c+3331,"ysyxSoCFull asic axi4xbar idle_3", false,-1);
        tracep->declBus(c+19694,"ysyxSoCFull asic axi4xbar readys_filter_lo_1", false,-1, 1,0);
        tracep->declBus(c+3332,"ysyxSoCFull asic axi4xbar readys_mask_1", false,-1, 1,0);
        tracep->declBus(c+17501,"ysyxSoCFull asic axi4xbar readys_filter_hi_1", false,-1, 1,0);
        tracep->declBus(c+19695,"ysyxSoCFull asic axi4xbar readys_filter_1", false,-1, 3,0);
        tracep->declBus(c+19696,"ysyxSoCFull asic axi4xbar readys_unready_1", false,-1, 3,0);
        tracep->declBus(c+19697,"ysyxSoCFull asic axi4xbar readys_readys_1", false,-1, 1,0);
        tracep->declBit(c+19698,"ysyxSoCFull asic axi4xbar readys_3_0", false,-1);
        tracep->declBit(c+19699,"ysyxSoCFull asic axi4xbar winner_3_0", false,-1);
        tracep->declBit(c+3333,"ysyxSoCFull asic axi4xbar state_3_0", false,-1);
        tracep->declBit(c+19700,"ysyxSoCFull asic axi4xbar muxState_3_0", false,-1);
        tracep->declBit(c+19701,"ysyxSoCFull asic axi4xbar readys_3_1", false,-1);
        tracep->declBit(c+19702,"ysyxSoCFull asic axi4xbar winner_3_1", false,-1);
        tracep->declBit(c+3334,"ysyxSoCFull asic axi4xbar state_3_1", false,-1);
        tracep->declBit(c+19703,"ysyxSoCFull asic axi4xbar muxState_3_1", false,-1);
        tracep->declBus(c+19704,"ysyxSoCFull asic axi4xbar in_0_bid", false,-1, 3,0);
        tracep->declBus(c+3335,"ysyxSoCFull asic axi4xbar arSel", false,-1, 15,0);
        tracep->declBus(c+3335,"ysyxSoCFull asic axi4xbar awSel", false,-1, 15,0);
        tracep->declBus(c+19705,"ysyxSoCFull asic axi4xbar rSel", false,-1, 15,0);
        tracep->declBus(c+19706,"ysyxSoCFull asic axi4xbar bSel", false,-1, 15,0);
        tracep->declBit(c+3336,"ysyxSoCFull asic axi4xbar arTag", false,-1);
        tracep->declBit(c+3337,"ysyxSoCFull asic axi4xbar awTag", false,-1);
        tracep->declBit(c+3338,"ysyxSoCFull asic axi4xbar in_0_arready", false,-1);
        tracep->declBus(c+3339,"ysyxSoCFull asic axi4xbar arFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3340,"ysyxSoCFull asic axi4xbar arFIFOMap_15_last", false,-1);
        tracep->declBit(c+3341,"ysyxSoCFull asic axi4xbar arFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+3342,"ysyxSoCFull asic axi4xbar arFIFOMap_15", false,-1);
        tracep->declBus(c+3343,"ysyxSoCFull asic axi4xbar arFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3344,"ysyxSoCFull asic axi4xbar arFIFOMap_14_last", false,-1);
        tracep->declBit(c+3345,"ysyxSoCFull asic axi4xbar arFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+3346,"ysyxSoCFull asic axi4xbar arFIFOMap_14", false,-1);
        tracep->declBus(c+3347,"ysyxSoCFull asic axi4xbar arFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3348,"ysyxSoCFull asic axi4xbar arFIFOMap_13_last", false,-1);
        tracep->declBit(c+3349,"ysyxSoCFull asic axi4xbar arFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+3350,"ysyxSoCFull asic axi4xbar arFIFOMap_13", false,-1);
        tracep->declBus(c+3351,"ysyxSoCFull asic axi4xbar arFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3352,"ysyxSoCFull asic axi4xbar arFIFOMap_12_last", false,-1);
        tracep->declBit(c+3353,"ysyxSoCFull asic axi4xbar arFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+3354,"ysyxSoCFull asic axi4xbar arFIFOMap_12", false,-1);
        tracep->declBus(c+3355,"ysyxSoCFull asic axi4xbar arFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3356,"ysyxSoCFull asic axi4xbar arFIFOMap_11_last", false,-1);
        tracep->declBit(c+3357,"ysyxSoCFull asic axi4xbar arFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+3358,"ysyxSoCFull asic axi4xbar arFIFOMap_11", false,-1);
        tracep->declBus(c+3359,"ysyxSoCFull asic axi4xbar arFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3360,"ysyxSoCFull asic axi4xbar arFIFOMap_10_last", false,-1);
        tracep->declBit(c+3361,"ysyxSoCFull asic axi4xbar arFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+3362,"ysyxSoCFull asic axi4xbar arFIFOMap_10", false,-1);
        tracep->declBus(c+3363,"ysyxSoCFull asic axi4xbar arFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3364,"ysyxSoCFull asic axi4xbar arFIFOMap_9_last", false,-1);
        tracep->declBit(c+3365,"ysyxSoCFull asic axi4xbar arFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+3366,"ysyxSoCFull asic axi4xbar arFIFOMap_9", false,-1);
        tracep->declBus(c+3367,"ysyxSoCFull asic axi4xbar arFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3368,"ysyxSoCFull asic axi4xbar arFIFOMap_8_last", false,-1);
        tracep->declBit(c+3369,"ysyxSoCFull asic axi4xbar arFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+3370,"ysyxSoCFull asic axi4xbar arFIFOMap_8", false,-1);
        tracep->declBus(c+3371,"ysyxSoCFull asic axi4xbar arFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3372,"ysyxSoCFull asic axi4xbar arFIFOMap_7_last", false,-1);
        tracep->declBit(c+3373,"ysyxSoCFull asic axi4xbar arFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+3374,"ysyxSoCFull asic axi4xbar arFIFOMap_7", false,-1);
        tracep->declBus(c+3375,"ysyxSoCFull asic axi4xbar arFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3376,"ysyxSoCFull asic axi4xbar arFIFOMap_6_last", false,-1);
        tracep->declBit(c+3377,"ysyxSoCFull asic axi4xbar arFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+3378,"ysyxSoCFull asic axi4xbar arFIFOMap_6", false,-1);
        tracep->declBus(c+3379,"ysyxSoCFull asic axi4xbar arFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3380,"ysyxSoCFull asic axi4xbar arFIFOMap_5_last", false,-1);
        tracep->declBit(c+3381,"ysyxSoCFull asic axi4xbar arFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+3382,"ysyxSoCFull asic axi4xbar arFIFOMap_5", false,-1);
        tracep->declBus(c+3383,"ysyxSoCFull asic axi4xbar arFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3384,"ysyxSoCFull asic axi4xbar arFIFOMap_4_last", false,-1);
        tracep->declBit(c+3385,"ysyxSoCFull asic axi4xbar arFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+3386,"ysyxSoCFull asic axi4xbar arFIFOMap_4", false,-1);
        tracep->declBus(c+3387,"ysyxSoCFull asic axi4xbar arFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3388,"ysyxSoCFull asic axi4xbar arFIFOMap_3_last", false,-1);
        tracep->declBit(c+3389,"ysyxSoCFull asic axi4xbar arFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+3390,"ysyxSoCFull asic axi4xbar arFIFOMap_3", false,-1);
        tracep->declBus(c+3391,"ysyxSoCFull asic axi4xbar arFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3392,"ysyxSoCFull asic axi4xbar arFIFOMap_2_last", false,-1);
        tracep->declBit(c+3393,"ysyxSoCFull asic axi4xbar arFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+3394,"ysyxSoCFull asic axi4xbar arFIFOMap_2", false,-1);
        tracep->declBus(c+3395,"ysyxSoCFull asic axi4xbar arFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3396,"ysyxSoCFull asic axi4xbar arFIFOMap_1_last", false,-1);
        tracep->declBit(c+3397,"ysyxSoCFull asic axi4xbar arFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+3398,"ysyxSoCFull asic axi4xbar arFIFOMap_1", false,-1);
        tracep->declBus(c+3399,"ysyxSoCFull asic axi4xbar arFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3400,"ysyxSoCFull asic axi4xbar arFIFOMap_0_last", false,-1);
        tracep->declBit(c+3401,"ysyxSoCFull asic axi4xbar arFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+3402,"ysyxSoCFull asic axi4xbar arFIFOMap_0", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic axi4xbar io_in_0_arready", false,-1);
        tracep->declBit(c+19707,"ysyxSoCFull asic axi4xbar anyValid", false,-1);
        tracep->declBit(c+17502,"ysyxSoCFull asic axi4xbar in_0_rvalid", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic axi4xbar in_0_rlast", false,-1);
        tracep->declBit(c+3403,"ysyxSoCFull asic axi4xbar in_0_awready", false,-1);
        tracep->declBit(c+3404,"ysyxSoCFull asic axi4xbar latched", false,-1);
        tracep->declBus(c+3405,"ysyxSoCFull asic axi4xbar awFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3406,"ysyxSoCFull asic axi4xbar awFIFOMap_15_last", false,-1);
        tracep->declBit(c+3407,"ysyxSoCFull asic axi4xbar awFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+3408,"ysyxSoCFull asic axi4xbar awFIFOMap_15", false,-1);
        tracep->declBus(c+3409,"ysyxSoCFull asic axi4xbar awFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3410,"ysyxSoCFull asic axi4xbar awFIFOMap_14_last", false,-1);
        tracep->declBit(c+3411,"ysyxSoCFull asic axi4xbar awFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+3412,"ysyxSoCFull asic axi4xbar awFIFOMap_14", false,-1);
        tracep->declBus(c+3413,"ysyxSoCFull asic axi4xbar awFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3414,"ysyxSoCFull asic axi4xbar awFIFOMap_13_last", false,-1);
        tracep->declBit(c+3415,"ysyxSoCFull asic axi4xbar awFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+3416,"ysyxSoCFull asic axi4xbar awFIFOMap_13", false,-1);
        tracep->declBus(c+3417,"ysyxSoCFull asic axi4xbar awFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3418,"ysyxSoCFull asic axi4xbar awFIFOMap_12_last", false,-1);
        tracep->declBit(c+3419,"ysyxSoCFull asic axi4xbar awFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+3420,"ysyxSoCFull asic axi4xbar awFIFOMap_12", false,-1);
        tracep->declBus(c+3421,"ysyxSoCFull asic axi4xbar awFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3422,"ysyxSoCFull asic axi4xbar awFIFOMap_11_last", false,-1);
        tracep->declBit(c+3423,"ysyxSoCFull asic axi4xbar awFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+3424,"ysyxSoCFull asic axi4xbar awFIFOMap_11", false,-1);
        tracep->declBus(c+3425,"ysyxSoCFull asic axi4xbar awFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3426,"ysyxSoCFull asic axi4xbar awFIFOMap_10_last", false,-1);
        tracep->declBit(c+3427,"ysyxSoCFull asic axi4xbar awFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+3428,"ysyxSoCFull asic axi4xbar awFIFOMap_10", false,-1);
        tracep->declBus(c+3429,"ysyxSoCFull asic axi4xbar awFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3430,"ysyxSoCFull asic axi4xbar awFIFOMap_9_last", false,-1);
        tracep->declBit(c+3431,"ysyxSoCFull asic axi4xbar awFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+3432,"ysyxSoCFull asic axi4xbar awFIFOMap_9", false,-1);
        tracep->declBus(c+3433,"ysyxSoCFull asic axi4xbar awFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3434,"ysyxSoCFull asic axi4xbar awFIFOMap_8_last", false,-1);
        tracep->declBit(c+3435,"ysyxSoCFull asic axi4xbar awFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+3436,"ysyxSoCFull asic axi4xbar awFIFOMap_8", false,-1);
        tracep->declBus(c+3437,"ysyxSoCFull asic axi4xbar awFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3438,"ysyxSoCFull asic axi4xbar awFIFOMap_7_last", false,-1);
        tracep->declBit(c+3439,"ysyxSoCFull asic axi4xbar awFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+3440,"ysyxSoCFull asic axi4xbar awFIFOMap_7", false,-1);
        tracep->declBus(c+3441,"ysyxSoCFull asic axi4xbar awFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3442,"ysyxSoCFull asic axi4xbar awFIFOMap_6_last", false,-1);
        tracep->declBit(c+3443,"ysyxSoCFull asic axi4xbar awFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+3444,"ysyxSoCFull asic axi4xbar awFIFOMap_6", false,-1);
        tracep->declBus(c+3445,"ysyxSoCFull asic axi4xbar awFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3446,"ysyxSoCFull asic axi4xbar awFIFOMap_5_last", false,-1);
        tracep->declBit(c+3447,"ysyxSoCFull asic axi4xbar awFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+3448,"ysyxSoCFull asic axi4xbar awFIFOMap_5", false,-1);
        tracep->declBus(c+3449,"ysyxSoCFull asic axi4xbar awFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3450,"ysyxSoCFull asic axi4xbar awFIFOMap_4_last", false,-1);
        tracep->declBit(c+3451,"ysyxSoCFull asic axi4xbar awFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+3452,"ysyxSoCFull asic axi4xbar awFIFOMap_4", false,-1);
        tracep->declBus(c+3453,"ysyxSoCFull asic axi4xbar awFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3454,"ysyxSoCFull asic axi4xbar awFIFOMap_3_last", false,-1);
        tracep->declBit(c+3455,"ysyxSoCFull asic axi4xbar awFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+3456,"ysyxSoCFull asic axi4xbar awFIFOMap_3", false,-1);
        tracep->declBus(c+3457,"ysyxSoCFull asic axi4xbar awFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3458,"ysyxSoCFull asic axi4xbar awFIFOMap_2_last", false,-1);
        tracep->declBit(c+3459,"ysyxSoCFull asic axi4xbar awFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+3460,"ysyxSoCFull asic axi4xbar awFIFOMap_2", false,-1);
        tracep->declBus(c+3461,"ysyxSoCFull asic axi4xbar awFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3462,"ysyxSoCFull asic axi4xbar awFIFOMap_1_last", false,-1);
        tracep->declBit(c+3463,"ysyxSoCFull asic axi4xbar awFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+3464,"ysyxSoCFull asic axi4xbar awFIFOMap_1", false,-1);
        tracep->declBus(c+3465,"ysyxSoCFull asic axi4xbar awFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3466,"ysyxSoCFull asic axi4xbar awFIFOMap_0_last", false,-1);
        tracep->declBit(c+3467,"ysyxSoCFull asic axi4xbar awFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+3468,"ysyxSoCFull asic axi4xbar awFIFOMap_0", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic axi4xbar io_in_0_awready", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic axi4xbar anyValid_1", false,-1);
        tracep->declBit(c+17503,"ysyxSoCFull asic axi4xbar in_0_bvalid", false,-1);
        tracep->declBit(c+3469,"ysyxSoCFull asic axi4xbar in_0_arvalid", false,-1);
        tracep->declBit(c+3470,"ysyxSoCFull asic axi4xbar in_0_awvalid", false,-1);
        tracep->declBit(c+3471,"ysyxSoCFull asic axi4xbar in_0_wvalid", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull asic axi4xbar in_0_wready", false,-1);
        tracep->declBit(c+3473,"ysyxSoCFull asic axi4xbar portsAROI_filtered_0_valid", false,-1);
        tracep->declBit(c+3474,"ysyxSoCFull asic axi4xbar portsAROI_filtered_1_valid", false,-1);
        tracep->declBit(c+3475,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_0_valid", false,-1);
        tracep->declBit(c+3476,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_1_valid", false,-1);
        tracep->declBit(c+17504,"ysyxSoCFull asic axi4xbar allowed__0", false,-1);
        tracep->declBit(c+17505,"ysyxSoCFull asic axi4xbar allowed__1", false,-1);
        tracep->declBit(c+17506,"ysyxSoCFull asic axi4xbar allowed_1_0", false,-1);
        tracep->declBit(c+17507,"ysyxSoCFull asic axi4xbar allowed_1_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic axi4xbar awIn_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic axi4xbar awIn_0 reset", false,-1);
        tracep->declBit(c+3316,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_ready", false,-1);
        tracep->declBit(c+3317,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_valid", false,-1);
        tracep->declBus(c+3318,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+3319,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_ready", false,-1);
        tracep->declBit(c+3320,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_valid", false,-1);
        tracep->declBus(c+3321,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_bits", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3477+i*1,"ysyxSoCFull asic axi4xbar awIn_0 ram", true,(i+0), 1,0);}}
        tracep->declBus(c+3479,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3480,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3318,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3481,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_mask", false,-1);
        tracep->declBit(c+3482,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_en", false,-1);
        tracep->declBit(c+3481,"ysyxSoCFull asic axi4xbar awIn_0 enq_ptr_value", false,-1);
        tracep->declBit(c+3480,"ysyxSoCFull asic axi4xbar awIn_0 deq_ptr_value", false,-1);
        tracep->declBit(c+3483,"ysyxSoCFull asic axi4xbar awIn_0 maybe_full", false,-1);
        tracep->declBit(c+3484,"ysyxSoCFull asic axi4xbar awIn_0 ptr_match", false,-1);
        tracep->declBit(c+3485,"ysyxSoCFull asic axi4xbar awIn_0 empty", false,-1);
        tracep->declBit(c+3486,"ysyxSoCFull asic axi4xbar awIn_0 full", false,-1);
        tracep->declBit(c+3487,"ysyxSoCFull asic axi4xbar awIn_0 do_enq", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull asic axi4xbar awIn_0 do_deq", false,-1);
        tracep->declBit(c+122,"ysyxSoCFull asic apbxbar auto_in_psel", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic apbxbar auto_in_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic apbxbar auto_in_pwrite", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull asic apbxbar auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+125,"ysyxSoCFull asic apbxbar auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic apbxbar auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19339,"ysyxSoCFull asic apbxbar auto_in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic apbxbar auto_in_pslverr", false,-1);
        tracep->declBus(c+21086,"ysyxSoCFull asic apbxbar auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19340,"ysyxSoCFull asic apbxbar auto_out_1_psel", false,-1);
        tracep->declBit(c+19341,"ysyxSoCFull asic apbxbar auto_out_1_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic apbxbar auto_out_1_pwrite", false,-1);
        tracep->declBus(c+19342,"ysyxSoCFull asic apbxbar auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+125,"ysyxSoCFull asic apbxbar auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic apbxbar auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+19343,"ysyxSoCFull asic apbxbar auto_out_1_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic apbxbar auto_out_1_pslverr", false,-1);
        tracep->declBus(c+21087,"ysyxSoCFull asic apbxbar auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+19344,"ysyxSoCFull asic apbxbar auto_out_0_psel", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull asic apbxbar auto_out_0_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic apbxbar auto_out_0_pwrite", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull asic apbxbar auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+125,"ysyxSoCFull asic apbxbar auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic apbxbar auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+19346,"ysyxSoCFull asic apbxbar auto_out_0_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic apbxbar auto_out_0_pslverr", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic apbxbar auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+19347,"ysyxSoCFull asic apbxbar sel_0", false,-1);
        tracep->declBit(c+19348,"ysyxSoCFull asic apbxbar sel_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu reset", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic cpu auto_master_out_awready", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu auto_master_out_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic cpu auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu auto_master_out_wready", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic cpu auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu auto_master_out_wlast", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu auto_master_out_bready", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull asic cpu auto_master_out_bvalid", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull asic cpu auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+17151,"ysyxSoCFull asic cpu auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu auto_master_out_arready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu auto_master_out_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic cpu auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu auto_master_out_rready", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull asic cpu auto_master_out_rvalid", false,-1);
        tracep->declBus(c+19396,"ysyxSoCFull asic cpu auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17152,"ysyxSoCFull asic cpu auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19399,"ysyxSoCFull asic cpu auto_master_out_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu interrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu_reset", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_interrupt", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic cpu cpu_io_master_awready", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu cpu_io_master_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu_io_master_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu_io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu_io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu_io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic cpu cpu_io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu cpu_io_master_wready", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic cpu cpu_io_master_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu_io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu_io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu_io_master_wlast", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu_io_master_bready", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull asic cpu cpu_io_master_bvalid", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull asic cpu cpu_io_master_bid", false,-1, 3,0);
        tracep->declBus(c+17151,"ysyxSoCFull asic cpu cpu_io_master_bresp", false,-1, 1,0);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu cpu_io_master_arready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu cpu_io_master_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu_io_master_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu_io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu_io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu_io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic cpu cpu_io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu_io_master_rready", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull asic cpu cpu_io_master_rvalid", false,-1);
        tracep->declBus(c+19396,"ysyxSoCFull asic cpu cpu_io_master_rid", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu_io_master_rdata", false,-1, 63,0);
        tracep->declBus(c+17152,"ysyxSoCFull asic cpu cpu_io_master_rresp", false,-1, 1,0);
        tracep->declBit(c+19399,"ysyxSoCFull asic cpu cpu_io_master_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_awready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_awvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic cpu cpu_io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic cpu cpu_io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu_io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull asic cpu cpu_io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic cpu cpu_io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_wready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_wvalid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu_io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu_io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_wlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_bvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic cpu cpu_io_slave_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic cpu cpu_io_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_arready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_arvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic cpu cpu_io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic cpu cpu_io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu_io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull asic cpu cpu_io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic cpu cpu_io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_rvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic cpu cpu_io_slave_rid", false,-1, 3,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu_io_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic cpu cpu_io_slave_rresp", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu_io_slave_rlast", false,-1);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu data_out0", false,-1, 127,0);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu data_in0", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu data_strb0", false,-1, 127,0);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu data_addr0", false,-1, 5,0);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu ce0", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu we0", false,-1);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu data_out1", false,-1, 127,0);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu data_in1", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu data_strb1", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu data_addr1", false,-1, 5,0);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu ce1", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu we1", false,-1);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu data_out2", false,-1, 127,0);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu data_in2", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu data_strb2", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu data_addr2", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu ce2", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu we2", false,-1);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu data_out3", false,-1, 127,0);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu data_in3", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu data_strb3", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu data_addr3", false,-1, 5,0);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu ce3", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu we3", false,-1);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu data_out4", false,-1, 127,0);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu data_in4", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu data_strb4", false,-1, 127,0);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu data_addr4", false,-1, 5,0);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu ce4", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu we4", false,-1);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu data_out5", false,-1, 127,0);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu data_in5", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu data_strb5", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu data_addr5", false,-1, 5,0);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu ce5", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu we5", false,-1);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu data_out6", false,-1, 127,0);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu data_in6", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu data_strb6", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu data_addr6", false,-1, 5,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu ce6", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu we6", false,-1);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu data_out7", false,-1, 127,0);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu data_in7", false,-1, 127,0);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu data_strb7", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu data_addr7", false,-1, 5,0);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu ce7", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu we7", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu reset", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_interrupt", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic cpu cpu io_master_awready", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu cpu io_master_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu io_master_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic cpu cpu io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu cpu io_master_wready", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic cpu cpu io_master_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu io_master_wlast", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu io_master_bready", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull asic cpu cpu io_master_bvalid", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull asic cpu cpu io_master_bid", false,-1, 3,0);
        tracep->declBus(c+17151,"ysyxSoCFull asic cpu cpu io_master_bresp", false,-1, 1,0);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu cpu io_master_arready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu cpu io_master_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu io_master_arid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+21114,"ysyxSoCFull asic cpu cpu io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu io_master_rready", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull asic cpu cpu io_master_rvalid", false,-1);
        tracep->declBus(c+19396,"ysyxSoCFull asic cpu cpu io_master_rid", false,-1, 3,0);
        tracep->declBus(c+17152,"ysyxSoCFull asic cpu cpu io_master_rresp", false,-1, 1,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu io_master_rdata", false,-1, 63,0);
        tracep->declBit(c+19399,"ysyxSoCFull asic cpu cpu io_master_rlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_awready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_awvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic cpu cpu io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic cpu cpu io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull asic cpu cpu io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic cpu cpu io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_wready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_wvalid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_wlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_bready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_bvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic cpu cpu io_slave_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic cpu cpu io_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_arready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_arvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic cpu cpu io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+21125,"ysyxSoCFull asic cpu cpu io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull asic cpu cpu io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic cpu cpu io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_rready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_rvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull asic cpu cpu io_slave_rid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic cpu cpu io_slave_rresp", false,-1, 1,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu io_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu cpu io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu io_sram0_cen", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu io_sram0_wen", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu cpu io_sram0_wmask", false,-1, 127,0);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu cpu io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu cpu io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu cpu io_sram1_cen", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu io_sram1_wen", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu cpu io_sram1_wmask", false,-1, 127,0);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu cpu io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu io_sram2_cen", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu cpu io_sram2_wen", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu cpu io_sram2_wmask", false,-1, 127,0);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu cpu io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu cpu io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu cpu io_sram3_cen", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu cpu io_sram3_wen", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu cpu io_sram3_wmask", false,-1, 127,0);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu io_sram3_rdata", false,-1, 127,0);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu cpu io_sram4_cen", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu io_sram4_wen", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu cpu io_sram4_wmask", false,-1, 127,0);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu cpu io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu cpu io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu cpu io_sram5_cen", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu io_sram5_wen", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu cpu io_sram5_wmask", false,-1, 127,0);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu cpu io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu io_sram6_cen", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu io_sram6_wen", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu cpu io_sram6_wmask", false,-1, 127,0);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu cpu io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu cpu io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu cpu io_sram7_cen", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu io_sram7_wen", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu cpu io_sram7_wmask", false,-1, 127,0);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu cpu io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu io_slave_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core_reset", false,-1);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_req_ready", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_req_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_req_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_req_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_req_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_req_bits_wen", false,-1);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_resp_ready", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core_io_core_bus_0_resp_bits_rlast", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_req_ready", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_req_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_req_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_req_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_req_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_req_bits_wen", false,-1);
        tracep->declBit(c+3596,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_resp_ready", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core_io_core_bus_1_resp_bits_rlast", false,-1);
        tracep->declBit(c+3597,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_req_ready", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_req_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_req_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_req_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_resp_ready", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core_io_core_bus_2_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3607,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_req_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_req_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_req_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_req_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_resp_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core_io_core_bus_3_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu crossbar_clock", false,-1);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_req_ready", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_req_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_req_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_req_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_req_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_req_bits_wen", false,-1);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_resp_ready", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu crossbar_io_in_0_resp_bits_rlast", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_req_ready", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_req_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_req_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_req_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_req_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_req_bits_wen", false,-1);
        tracep->declBit(c+3596,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_resp_ready", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu crossbar_io_in_1_resp_bits_rlast", false,-1);
        tracep->declBit(c+3597,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_req_ready", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_req_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_req_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_req_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_resp_ready", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar_io_in_2_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3607,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_req_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_req_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_req_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_req_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_resp_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar_io_in_3_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3617,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_ready", false,-1);
        tracep->declBit(c+3618,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_valid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_id", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3619,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_aen", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_wlast", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_wen", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_len", false,-1, 7,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu crossbar_io_out_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu crossbar_io_out_resp_ready", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull asic cpu cpu crossbar_io_out_resp_valid", false,-1);
        tracep->declBus(c+19716,"ysyxSoCFull asic cpu cpu crossbar_io_out_resp_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar_io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu crossbar_io_out_resp_bits_rlast", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_ready", false,-1);
        tracep->declBit(c+3618,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_valid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_id", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3619,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_aen", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_wlast", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_wen", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_len", false,-1, 7,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu core2axi_io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu core2axi_io_in_resp_ready", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull asic cpu cpu core2axi_io_in_resp_valid", false,-1);
        tracep->declBus(c+19716,"ysyxSoCFull asic cpu cpu core2axi_io_in_resp_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core2axi_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core2axi_io_in_resp_bits_rlast", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic cpu cpu core2axi_io_out_aw_ready", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu cpu core2axi_io_out_aw_valid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu core2axi_io_out_aw_bits_addr", false,-1, 31,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu core2axi_io_out_aw_bits_id", false,-1, 3,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu core2axi_io_out_aw_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu core2axi_io_out_aw_bits_size", false,-1, 2,0);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu cpu core2axi_io_out_w_ready", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic cpu cpu core2axi_io_out_w_valid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu core2axi_io_out_w_bits_data", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu core2axi_io_out_w_bits_strb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu core2axi_io_out_w_bits_last", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu core2axi_io_out_b_ready", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull asic cpu cpu core2axi_io_out_b_valid", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull asic cpu cpu core2axi_io_out_b_bits_id", false,-1, 3,0);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu cpu core2axi_io_out_ar_ready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu cpu core2axi_io_out_ar_valid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu core2axi_io_out_ar_bits_addr", false,-1, 31,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu core2axi_io_out_ar_bits_id", false,-1, 3,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu core2axi_io_out_ar_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu core2axi_io_out_ar_bits_size", false,-1, 2,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu core2axi_io_out_r_ready", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull asic cpu cpu core2axi_io_out_r_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core2axi_io_out_r_bits_data", false,-1, 63,0);
        tracep->declBus(c+19396,"ysyxSoCFull asic cpu cpu core2axi_io_out_r_bits_id", false,-1, 3,0);
        tracep->declBit(c+19399,"ysyxSoCFull asic cpu cpu core2axi_io_out_r_bits_last", false,-1);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu cpu icache_io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu icache_io_sram0_cen", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu icache_io_sram0_wen", false,-1);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu cpu icache_io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu icache_io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu cpu icache_io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu cpu icache_io_sram1_cen", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu icache_io_sram1_wen", false,-1);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu cpu icache_io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu icache_io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu icache_io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu icache_io_sram2_cen", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu cpu icache_io_sram2_wen", false,-1);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu cpu icache_io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu icache_io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu cpu icache_io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu cpu icache_io_sram3_cen", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu cpu icache_io_sram3_wen", false,-1);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu icache_io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu icache_io_sram3_rdata", false,-1, 127,0);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu dcache_io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu cpu dcache_io_sram4_cen", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu dcache_io_sram4_wen", false,-1);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu cpu dcache_io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu dcache_io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu cpu dcache_io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu cpu dcache_io_sram5_cen", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu dcache_io_sram5_wen", false,-1);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu cpu dcache_io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu dcache_io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu dcache_io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu dcache_io_sram6_cen", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu dcache_io_sram6_wen", false,-1);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu cpu dcache_io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu dcache_io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu cpu dcache_io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu cpu dcache_io_sram7_cen", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu dcache_io_sram7_wen", false,-1);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu cpu dcache_io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu dcache_io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core reset", false,-1);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu cpu core io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu core io_sram0_cen", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu core io_sram0_wen", false,-1);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu cpu core io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu core io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu cpu core io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu cpu core io_sram1_cen", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu core io_sram1_wen", false,-1);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu cpu core io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu core io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu core io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu core io_sram2_cen", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu cpu core io_sram2_wen", false,-1);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu cpu core io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu core io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu cpu core io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu cpu core io_sram3_cen", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu cpu core io_sram3_wen", false,-1);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu core io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu core io_sram3_rdata", false,-1, 127,0);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu core io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu cpu core io_sram4_cen", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu core io_sram4_wen", false,-1);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu cpu core io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu core io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu cpu core io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu cpu core io_sram5_cen", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu core io_sram5_wen", false,-1);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu cpu core io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu core io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu core io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu core io_sram6_cen", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu core io_sram6_wen", false,-1);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu cpu core io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu core io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu cpu core io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu cpu core io_sram7_cen", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu core io_sram7_wen", false,-1);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu cpu core io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu core io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu core io_core_bus_0_req_ready", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu core io_core_bus_0_req_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu core io_core_bus_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu core io_core_bus_0_req_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu core io_core_bus_0_req_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu core io_core_bus_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu core io_core_bus_0_req_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu core io_core_bus_0_req_bits_wen", false,-1);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu core io_core_bus_0_resp_ready", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic cpu cpu core io_core_bus_0_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core io_core_bus_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core io_core_bus_0_resp_bits_rlast", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu core io_core_bus_1_req_ready", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu core io_core_bus_1_req_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu core io_core_bus_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu core io_core_bus_1_req_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu core io_core_bus_1_req_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu core io_core_bus_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu core io_core_bus_1_req_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu core io_core_bus_1_req_bits_wen", false,-1);
        tracep->declBit(c+3596,"ysyxSoCFull asic cpu cpu core io_core_bus_1_resp_ready", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic cpu cpu core io_core_bus_1_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core io_core_bus_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core io_core_bus_1_resp_bits_rlast", false,-1);
        tracep->declBit(c+3597,"ysyxSoCFull asic cpu cpu core io_core_bus_2_req_ready", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu core io_core_bus_2_req_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu core io_core_bus_2_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu core io_core_bus_2_req_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu core io_core_bus_2_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu core io_core_bus_2_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu core io_core_bus_2_req_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu core io_core_bus_2_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu core io_core_bus_2_resp_ready", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic cpu cpu core io_core_bus_2_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core io_core_bus_2_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3607,"ysyxSoCFull asic cpu cpu core io_core_bus_3_req_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu core io_core_bus_3_req_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu core io_core_bus_3_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu core io_core_bus_3_req_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu core io_core_bus_3_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu core io_core_bus_3_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu core io_core_bus_3_req_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu core io_core_bus_3_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu core io_core_bus_3_resp_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic cpu cpu core io_core_bus_3_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core io_core_bus_3_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core fetch_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core fetch_reset", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu core fetch_io_stall", false,-1);
        tracep->declBit(c+3624,"ysyxSoCFull asic cpu cpu core fetch_io_flush", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull asic cpu cpu core fetch_io_br_en", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull asic cpu cpu core fetch_io_br_addr", false,-1, 31,0);
        tracep->declBus(c+3627,"ysyxSoCFull asic cpu cpu core fetch_io_out_pc", false,-1, 31,0);
        tracep->declBus(c+3628,"ysyxSoCFull asic cpu cpu core fetch_io_out_inst", false,-1, 31,0);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu core fetch_io_out_imem_hs", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu core fetch_io_imem_req_ready", false,-1);
        tracep->declBit(c+3631,"ysyxSoCFull asic cpu cpu core fetch_io_imem_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core fetch_io_imem_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3633,"ysyxSoCFull asic cpu cpu core fetch_io_imem_resp_ready", false,-1);
        tracep->declBit(c+3634,"ysyxSoCFull asic cpu cpu core fetch_io_imem_resp_valid", false,-1);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu core fetch_io_imem_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache_reset", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu core icache_io_in_req_ready", false,-1);
        tracep->declBit(c+3631,"ysyxSoCFull asic cpu cpu core icache_io_in_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3633,"ysyxSoCFull asic cpu cpu core icache_io_in_resp_ready", false,-1);
        tracep->declBit(c+3634,"ysyxSoCFull asic cpu cpu core icache_io_in_resp_valid", false,-1);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu core icache_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_req_ready", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_req_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_req_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_req_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_req_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_req_bits_wen", false,-1);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_resp_ready", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core icache_io_out_cache_resp_bits_rlast", false,-1);
        tracep->declBit(c+3597,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_req_ready", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_req_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_req_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_req_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_resp_ready", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core icache_io_out_uncache_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core icache_fence_i", false,-1);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core icache_dcache_fi_complete", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core if_id_reg_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core if_id_reg_reset", false,-1);
        tracep->declBus(c+3627,"ysyxSoCFull asic cpu cpu core if_id_reg_io_in_pc", false,-1, 31,0);
        tracep->declBus(c+3628,"ysyxSoCFull asic cpu cpu core if_id_reg_io_in_inst", false,-1, 31,0);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu core if_id_reg_io_in_imem_hs", false,-1);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core if_id_reg_io_out_pc", false,-1, 31,0);
        tracep->declBus(c+3640,"ysyxSoCFull asic cpu cpu core if_id_reg_io_out_inst", false,-1, 31,0);
        tracep->declBit(c+3641,"ysyxSoCFull asic cpu cpu core if_id_reg_io_out_imem_hs", false,-1);
        tracep->declBit(c+3642,"ysyxSoCFull asic cpu cpu core if_id_reg_io_flush", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu core if_id_reg_io_stall", false,-1);
        tracep->declBus(c+3640,"ysyxSoCFull asic cpu cpu core decode_io_inst", false,-1, 31,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu core decode_io_rs1_addr", false,-1, 4,0);
        tracep->declBus(c+3644,"ysyxSoCFull asic cpu cpu core decode_io_rs1_type", false,-1, 1,0);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu core decode_io_rs2_addr", false,-1, 4,0);
        tracep->declBus(c+3646,"ysyxSoCFull asic cpu cpu core decode_io_rs2_type", false,-1, 1,0);
        tracep->declBus(c+3647,"ysyxSoCFull asic cpu cpu core decode_io_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3648,"ysyxSoCFull asic cpu cpu core decode_io_rd_en", false,-1);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu core decode_io_op_type", false,-1, 5,0);
        tracep->declBus(c+3650,"ysyxSoCFull asic cpu cpu core decode_io_fuType", false,-1, 2,0);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu core decode_io_imm", false,-1, 63,0);
        tracep->declQuad(c+3653,"ysyxSoCFull asic cpu cpu core decode_io_csr_imm", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core rf_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core rf_reset", false,-1);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core rf_io_pc", false,-1, 31,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu core rf_io_rs1_addr", false,-1, 4,0);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu core rf_io_rs2_addr", false,-1, 4,0);
        tracep->declBus(c+3644,"ysyxSoCFull asic cpu cpu core rf_io_rs1_type", false,-1, 1,0);
        tracep->declBus(c+3646,"ysyxSoCFull asic cpu cpu core rf_io_rs2_type", false,-1, 1,0);
        tracep->declBus(c+3655,"ysyxSoCFull asic cpu cpu core rf_io_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3656,"ysyxSoCFull asic cpu cpu core rf_io_rd_en", false,-1);
        tracep->declQuad(c+3657,"ysyxSoCFull asic cpu cpu core rf_io_rd_data", false,-1, 63,0);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu core rf_io_imm", false,-1, 63,0);
        tracep->declQuad(c+3653,"ysyxSoCFull asic cpu cpu core rf_io_csr_imm", false,-1, 63,0);
        tracep->declBit(c+3659,"ysyxSoCFull asic cpu cpu core rf_io_irq", false,-1);
        tracep->declQuad(c+3660,"ysyxSoCFull asic cpu cpu core rf_io_rs1", false,-1, 63,0);
        tracep->declQuad(c+3662,"ysyxSoCFull asic cpu cpu core rf_io_rs2", false,-1, 63,0);
        tracep->declQuad(c+3664,"ysyxSoCFull asic cpu cpu core rf_io_src2", false,-1, 63,0);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core execution_io_pc", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu core execution_io_op_type", false,-1, 5,0);
        tracep->declQuad(c+3660,"ysyxSoCFull asic cpu cpu core execution_io_rs1", false,-1, 63,0);
        tracep->declQuad(c+3662,"ysyxSoCFull asic cpu cpu core execution_io_rs2", false,-1, 63,0);
        tracep->declQuad(c+3664,"ysyxSoCFull asic cpu cpu core execution_io_src2", false,-1, 63,0);
        tracep->declBus(c+3650,"ysyxSoCFull asic cpu cpu core execution_io_fuType", false,-1, 2,0);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu core execution_io_imm", false,-1, 63,0);
        tracep->declBus(c+3666,"ysyxSoCFull asic cpu cpu core execution_io_csr_Jmp_addr", false,-1, 31,0);
        tracep->declBit(c+3667,"ysyxSoCFull asic cpu cpu core execution_io_csr_Jmp_en", false,-1);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu core execution_io_csr_data", false,-1, 63,0);
        tracep->declBit(c+3670,"ysyxSoCFull asic cpu cpu core execution_io_br_en", false,-1);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu core execution_io_br_addr", false,-1, 31,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu core execution_io_rd_data", false,-1, 63,0);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core execution_fence_i_0", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core id_ex_reg_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core id_ex_reg_reset", false,-1);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_pc", false,-1, 31,0);
        tracep->declBit(c+3670,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_br_en", false,-1);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_br_addr", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_op_type", false,-1, 5,0);
        tracep->declBus(c+3650,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_fuType", false,-1, 2,0);
        tracep->declQuad(c+3660,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_rs1", false,-1, 63,0);
        tracep->declQuad(c+3662,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_rs2", false,-1, 63,0);
        tracep->declBus(c+3647,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+3664,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_src2", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_rd_en", false,-1);
        tracep->declBit(c+3641,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_imem_hs", false,-1);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_in_rd_data", false,-1, 63,0);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_pc", false,-1, 31,0);
        tracep->declBit(c+3625,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_br_en", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_br_addr", false,-1, 31,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_op_type", false,-1, 5,0);
        tracep->declBus(c+3676,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_fuType", false,-1, 2,0);
        tracep->declQuad(c+3677,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_rs1", false,-1, 63,0);
        tracep->declQuad(c+3679,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_rs2", false,-1, 63,0);
        tracep->declBus(c+3655,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+3681,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_src2", false,-1, 63,0);
        tracep->declBit(c+3683,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_rd_en", false,-1);
        tracep->declBit(c+3684,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_imem_hs", false,-1);
        tracep->declQuad(c+3685,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_out_rd_data", false,-1, 63,0);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu core id_ex_reg_io_stall", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core mem_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core mem_reset", false,-1);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu core mem_io_pc", false,-1, 31,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu core mem_io_op_type", false,-1, 5,0);
        tracep->declQuad(c+3677,"ysyxSoCFull asic cpu cpu core mem_io_rs1", false,-1, 63,0);
        tracep->declQuad(c+3679,"ysyxSoCFull asic cpu cpu core mem_io_rs2", false,-1, 63,0);
        tracep->declQuad(c+3681,"ysyxSoCFull asic cpu cpu core mem_io_src2", false,-1, 63,0);
        tracep->declBus(c+3676,"ysyxSoCFull asic cpu cpu core mem_io_fuType", false,-1, 2,0);
        tracep->declBit(c+3659,"ysyxSoCFull asic cpu cpu core mem_io_irq", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull asic cpu cpu core mem_io_mem_en", false,-1);
        tracep->declQuad(c+3688,"ysyxSoCFull asic cpu cpu core mem_io_rd_data", false,-1, 63,0);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu core mem_io_busy", false,-1);
        tracep->declBit(c+3690,"ysyxSoCFull asic cpu cpu core mem_io_dmem_hs", false,-1);
        tracep->declBit(c+3691,"ysyxSoCFull asic cpu cpu core mem_io_resp_success", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu core mem_io_dmem_req_ready", false,-1);
        tracep->declBit(c+3693,"ysyxSoCFull asic cpu cpu core mem_io_dmem_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core mem_io_dmem_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core mem_io_dmem_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core mem_io_dmem_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core mem_io_dmem_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core mem_io_dmem_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core mem_io_dmem_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu core mem_io_dmem_resp_ready", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu core mem_io_dmem_resp_valid", false,-1);
        tracep->declQuad(c+3703,"ysyxSoCFull asic cpu cpu core mem_io_dmem_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core csr_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core csr_reset", false,-1);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu core csr_io_pc", false,-1, 31,0);
        tracep->declBus(c+3676,"ysyxSoCFull asic cpu cpu core csr_io_fuType", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu core csr_io_op_type", false,-1, 5,0);
        tracep->declQuad(c+3677,"ysyxSoCFull asic cpu cpu core csr_io_rs1", false,-1, 63,0);
        tracep->declQuad(c+3679,"ysyxSoCFull asic cpu cpu core csr_io_rs2", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull asic cpu cpu core csr_io_if_valid", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull asic cpu cpu core csr_io_mem_en", false,-1);
        tracep->declBit(c+3690,"ysyxSoCFull asic cpu cpu core csr_io_mem_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull asic cpu cpu core csr_io_csr_Jmp_addr", false,-1, 31,0);
        tracep->declBit(c+3667,"ysyxSoCFull asic cpu cpu core csr_io_csr_Jmp_en", false,-1);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu core csr_io_csr_data", false,-1, 63,0);
        tracep->declBit(c+3659,"ysyxSoCFull asic cpu cpu core csr_io_irq", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu core csr_mtip_0", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core crossbar1to2_clock", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_req_ready", false,-1);
        tracep->declBit(c+3693,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_resp_ready", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_resp_valid", false,-1);
        tracep->declQuad(c+3703,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3706,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_req_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3708,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_resp_ready", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_resp_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3712,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_req_ready", false,-1);
        tracep->declBit(c+3713,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_resp_ready", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_resp_valid", false,-1);
        tracep->declQuad(c+3716,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_out_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3718,"ysyxSoCFull asic cpu cpu core crossbar1to2_io_to_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache_reset", false,-1);
        tracep->declBit(c+3706,"ysyxSoCFull asic cpu cpu core dcache_io_in_req_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull asic cpu cpu core dcache_io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache_io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache_io_in_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache_io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3708,"ysyxSoCFull asic cpu cpu core dcache_io_in_resp_ready", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core dcache_io_in_resp_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core dcache_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_req_ready", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_req_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_req_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_req_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_req_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_req_bits_wen", false,-1);
        tracep->declBit(c+3596,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_resp_ready", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core dcache_io_out_cache_resp_bits_rlast", false,-1);
        tracep->declBit(c+3607,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_req_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_req_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_req_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_req_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_resp_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core dcache_io_out_uncache_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core dcache_fence_i", false,-1);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core dcache_dcache_fi_complete", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core clint_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core clint_reset", false,-1);
        tracep->declBit(c+3712,"ysyxSoCFull asic cpu cpu core clint_io_in_req_ready", false,-1);
        tracep->declBit(c+3713,"ysyxSoCFull asic cpu cpu core clint_io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core clint_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core clint_io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core clint_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core clint_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core clint_io_in_req_bits_wen", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu core clint_io_in_resp_ready", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu core clint_io_in_resp_valid", false,-1);
        tracep->declQuad(c+3716,"ysyxSoCFull asic cpu cpu core clint_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu core clint_mtip_0", false,-1);
        tracep->declBit(c+3719,"ysyxSoCFull asic cpu cpu core reg_wen_REG", false,-1);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu cpu core icache_io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu core icache_io_sram0_cen", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu core icache_io_sram0_wen", false,-1);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu cpu core icache_io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu core icache_io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu cpu core icache_io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu cpu core icache_io_sram1_cen", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu core icache_io_sram1_wen", false,-1);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu cpu core icache_io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu core icache_io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu core icache_io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu core icache_io_sram2_cen", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu cpu core icache_io_sram2_wen", false,-1);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu cpu core icache_io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu core icache_io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu cpu core icache_io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu cpu core icache_io_sram3_cen", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu cpu core icache_io_sram3_wen", false,-1);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu core icache_io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu core icache_io_sram3_rdata", false,-1, 127,0);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu core dcache_io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu cpu core dcache_io_sram4_cen", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu core dcache_io_sram4_wen", false,-1);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu cpu core dcache_io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu core dcache_io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu cpu core dcache_io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu cpu core dcache_io_sram5_cen", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu core dcache_io_sram5_wen", false,-1);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu cpu core dcache_io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu core dcache_io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu core dcache_io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu core dcache_io_sram6_cen", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu core dcache_io_sram6_wen", false,-1);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu cpu core dcache_io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu core dcache_io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu cpu core dcache_io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu cpu core dcache_io_sram7_cen", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu core dcache_io_sram7_wen", false,-1);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu cpu core dcache_io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu core dcache_io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core fetch clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core fetch reset", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu core fetch io_stall", false,-1);
        tracep->declBit(c+3624,"ysyxSoCFull asic cpu cpu core fetch io_flush", false,-1);
        tracep->declBit(c+3625,"ysyxSoCFull asic cpu cpu core fetch io_br_en", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull asic cpu cpu core fetch io_br_addr", false,-1, 31,0);
        tracep->declBus(c+3627,"ysyxSoCFull asic cpu cpu core fetch io_out_pc", false,-1, 31,0);
        tracep->declBus(c+3628,"ysyxSoCFull asic cpu cpu core fetch io_out_inst", false,-1, 31,0);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu core fetch io_out_imem_hs", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu core fetch io_imem_req_ready", false,-1);
        tracep->declBit(c+3631,"ysyxSoCFull asic cpu cpu core fetch io_imem_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core fetch io_imem_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3633,"ysyxSoCFull asic cpu cpu core fetch io_imem_resp_ready", false,-1);
        tracep->declBit(c+3634,"ysyxSoCFull asic cpu cpu core fetch io_imem_resp_valid", false,-1);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu core fetch io_imem_resp_bits_rdata", false,-1, 63,0);
        tracep->declBus(c+3720,"ysyxSoCFull asic cpu cpu core fetch state", false,-1, 1,0);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core fetch pc", false,-1, 31,0);
        tracep->declBus(c+3721,"ysyxSoCFull asic cpu cpu core fetch pc_nxt", false,-1, 31,0);
        tracep->declBus(c+3722,"ysyxSoCFull asic cpu cpu core fetch inst", false,-1, 31,0);
        tracep->declBit(c+3723,"ysyxSoCFull asic cpu cpu core fetch io_out_pc_REG", false,-1);
        tracep->declBit(c+3724,"ysyxSoCFull asic cpu cpu core fetch io_out_inst_REG", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache reset", false,-1);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu cpu core icache io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu core icache io_sram0_cen", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu core icache io_sram0_wen", false,-1);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu cpu core icache io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu core icache io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu cpu core icache io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu cpu core icache io_sram1_cen", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu core icache io_sram1_wen", false,-1);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu cpu core icache io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu core icache io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu core icache io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu core icache io_sram2_cen", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu cpu core icache io_sram2_wen", false,-1);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu cpu core icache io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu core icache io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu cpu core icache io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu cpu core icache io_sram3_cen", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu cpu core icache io_sram3_wen", false,-1);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu core icache io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu core icache io_sram3_rdata", false,-1, 127,0);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu core icache io_in_req_ready", false,-1);
        tracep->declBit(c+3631,"ysyxSoCFull asic cpu cpu core icache io_in_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3633,"ysyxSoCFull asic cpu cpu core icache io_in_resp_ready", false,-1);
        tracep->declBit(c+3634,"ysyxSoCFull asic cpu cpu core icache io_in_resp_valid", false,-1);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu core icache io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu core icache io_out_cache_req_ready", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu core icache io_out_cache_req_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu core icache io_out_cache_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu core icache io_out_cache_req_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu core icache io_out_cache_req_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu core icache io_out_cache_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu core icache io_out_cache_req_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu core icache io_out_cache_req_bits_wen", false,-1);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu core icache io_out_cache_resp_ready", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic cpu cpu core icache io_out_cache_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core icache io_out_cache_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core icache io_out_cache_resp_bits_rlast", false,-1);
        tracep->declBit(c+3597,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_req_ready", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_req_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_req_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_req_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_resp_ready", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core icache io_out_uncache_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core icache fence_i", false,-1);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core icache dcache_fi_complete", false,-1);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu cpu core icache icache_io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu core icache icache_io_sram0_cen", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu core icache icache_io_sram0_wen", false,-1);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu cpu core icache icache_io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu core icache icache_io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu cpu core icache icache_io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu cpu core icache icache_io_sram1_cen", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu core icache icache_io_sram1_wen", false,-1);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu cpu core icache icache_io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu core icache icache_io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu core icache icache_io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu core icache icache_io_sram2_cen", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu cpu core icache icache_io_sram2_wen", false,-1);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu cpu core icache icache_io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu core icache icache_io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu cpu core icache icache_io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu cpu core icache icache_io_sram3_cen", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu cpu core icache icache_io_sram3_wen", false,-1);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu core icache icache_io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu core icache icache_io_sram3_rdata", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache_reset", false,-1);
        tracep->declBit(c+3725,"ysyxSoCFull asic cpu cpu core icache cache_io_in_req_ready", false,-1);
        tracep->declBit(c+3726,"ysyxSoCFull asic cpu cpu core icache cache_io_in_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache cache_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache cache_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache cache_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache cache_io_in_req_bits_wen", false,-1);
        tracep->declBit(c+3727,"ysyxSoCFull asic cpu cpu core icache cache_io_in_resp_ready", false,-1);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu core icache cache_io_in_resp_valid", false,-1);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu core icache cache_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu core icache cache_io_out_req_ready", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu core icache cache_io_out_req_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu core icache cache_io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu core icache cache_io_out_req_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu core icache cache_io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu core icache cache_io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu core icache cache_io_out_req_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu core icache cache_io_out_req_bits_wen", false,-1);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu core icache cache_io_out_resp_ready", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic cpu cpu core icache cache_io_out_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core icache cache_io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core icache cache_io_out_resp_bits_rlast", false,-1);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core icache cache_fence_i_0", false,-1);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core icache cache_dcache_fi_complete_0", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache uncache_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache uncache_reset", false,-1);
        tracep->declBit(c+3731,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_req_ready", false,-1);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_req_bits_wen", false,-1);
        tracep->declBus(c+21132,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_resp_ready", false,-1);
        tracep->declBit(c+3734,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_resp_valid", false,-1);
        tracep->declQuad(c+3735,"ysyxSoCFull asic cpu cpu core icache uncache_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3597,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_req_ready", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_req_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_req_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_resp_ready", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core icache uncache_io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_clock", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_req_ready", false,-1);
        tracep->declBit(c+3631,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_req_bits_wen", false,-1);
        tracep->declBus(c+21132,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3633,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_resp_ready", false,-1);
        tracep->declBit(c+3634,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_resp_valid", false,-1);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3725,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_req_ready", false,-1);
        tracep->declBit(c+3726,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_req_bits_ren", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_req_bits_wen", false,-1);
        tracep->declBus(c+21132,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3727,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_resp_ready", false,-1);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_resp_valid", false,-1);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3731,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_req_ready", false,-1);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_req_bits_ren", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_req_bits_wen", false,-1);
        tracep->declBus(c+21132,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_resp_ready", false,-1);
        tracep->declBit(c+3734,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_resp_valid", false,-1);
        tracep->declQuad(c+3735,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_out_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3737,"ysyxSoCFull asic cpu cpu core icache crossbar1to2_io_to_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache reset", false,-1);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu cpu core icache cache io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu cpu core icache cache io_sram0_cen", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu core icache cache io_sram0_wen", false,-1);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu cpu core icache cache io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu core icache cache io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu cpu core icache cache io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu cpu core icache cache io_sram1_cen", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu core icache cache io_sram1_wen", false,-1);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu cpu core icache cache io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu core icache cache io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu core icache cache io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu core icache cache io_sram2_cen", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu cpu core icache cache io_sram2_wen", false,-1);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu cpu core icache cache io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu core icache cache io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu cpu core icache cache io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu cpu core icache cache io_sram3_cen", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu cpu core icache cache io_sram3_wen", false,-1);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu core icache cache io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu core icache cache io_sram3_rdata", false,-1, 127,0);
        tracep->declBit(c+3725,"ysyxSoCFull asic cpu cpu core icache cache io_in_req_ready", false,-1);
        tracep->declBit(c+3726,"ysyxSoCFull asic cpu cpu core icache cache io_in_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache cache io_in_req_bits_addr", false,-1, 31,0);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache cache io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache cache io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache cache io_in_req_bits_wen", false,-1);
        tracep->declBit(c+3727,"ysyxSoCFull asic cpu cpu core icache cache io_in_resp_ready", false,-1);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu core icache cache io_in_resp_valid", false,-1);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu core icache cache io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_ready", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_bits_wen", false,-1);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu core icache cache io_out_resp_ready", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic cpu cpu core icache cache io_out_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core icache cache io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core icache cache io_out_resp_bits_rlast", false,-1);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core icache cache fence_i_0", false,-1);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core icache cache dcache_fi_complete_0", false,-1);
        tracep->declBit(c+3738,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_en", false,-1);
        tracep->declBit(c+3739,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wen", false,-1);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_addr", false,-1, 5,0);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata", false,-1, 127,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_rdata", false,-1, 127,0);
        tracep->declBit(c+3740,"ysyxSoCFull asic cpu cpu core icache cache sram_1_io_en", false,-1);
        tracep->declBit(c+3741,"ysyxSoCFull asic cpu cpu core icache cache sram_1_io_wen", false,-1);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu cpu core icache cache sram_1_io_addr", false,-1, 5,0);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu cpu core icache cache sram_1_io_wdata", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu core icache cache sram_1_io_rdata", false,-1, 127,0);
        tracep->declBit(c+3742,"ysyxSoCFull asic cpu cpu core icache cache sram_2_io_en", false,-1);
        tracep->declBit(c+3743,"ysyxSoCFull asic cpu cpu core icache cache sram_2_io_wen", false,-1);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu cpu core icache cache sram_2_io_addr", false,-1, 5,0);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu cpu core icache cache sram_2_io_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu core icache cache sram_2_io_rdata", false,-1, 127,0);
        tracep->declBit(c+3744,"ysyxSoCFull asic cpu cpu core icache cache sram_3_io_en", false,-1);
        tracep->declBit(c+3745,"ysyxSoCFull asic cpu cpu core icache cache sram_3_io_wen", false,-1);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu cpu core icache cache sram_3_io_addr", false,-1, 5,0);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu core icache cache sram_3_io_wdata", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu core icache cache sram_3_io_rdata", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache meta_0_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache meta_0_reset", false,-1);
        tracep->declBus(c+3746,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_idx", false,-1, 5,0);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_tag_r", false,-1, 20,0);
        tracep->declBus(c+3748,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_tag_w", false,-1, 20,0);
        tracep->declBit(c+3749,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_tag_wen", false,-1);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_dirty_r", false,-1);
        tracep->declBit(c+3751,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_dirty_w", false,-1);
        tracep->declBit(c+3752,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_dirty_wen", false,-1);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_valid_r", false,-1);
        tracep->declBit(c+3754,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_invalidate", false,-1);
        tracep->declBit(c+3755,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_dirty_r_async", false,-1);
        tracep->declBit(c+3756,"ysyxSoCFull asic cpu cpu core icache cache meta_0_io_valid_r_async", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache meta_1_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache meta_1_reset", false,-1);
        tracep->declBus(c+3757,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_idx", false,-1, 5,0);
        tracep->declBus(c+3758,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_tag_r", false,-1, 20,0);
        tracep->declBus(c+3759,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_tag_w", false,-1, 20,0);
        tracep->declBit(c+3760,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_tag_wen", false,-1);
        tracep->declBit(c+3761,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_dirty_r", false,-1);
        tracep->declBit(c+3762,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_dirty_w", false,-1);
        tracep->declBit(c+3763,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_dirty_wen", false,-1);
        tracep->declBit(c+3764,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_valid_r", false,-1);
        tracep->declBit(c+3765,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_invalidate", false,-1);
        tracep->declBit(c+3766,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_dirty_r_async", false,-1);
        tracep->declBit(c+3767,"ysyxSoCFull asic cpu cpu core icache cache meta_1_io_valid_r_async", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache meta_2_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache meta_2_reset", false,-1);
        tracep->declBus(c+3768,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_idx", false,-1, 5,0);
        tracep->declBus(c+3769,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_tag_r", false,-1, 20,0);
        tracep->declBus(c+3770,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_tag_w", false,-1, 20,0);
        tracep->declBit(c+3771,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_tag_wen", false,-1);
        tracep->declBit(c+3772,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_dirty_r", false,-1);
        tracep->declBit(c+3773,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_dirty_w", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_dirty_wen", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_valid_r", false,-1);
        tracep->declBit(c+3776,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_invalidate", false,-1);
        tracep->declBit(c+3777,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_dirty_r_async", false,-1);
        tracep->declBit(c+3778,"ysyxSoCFull asic cpu cpu core icache cache meta_2_io_valid_r_async", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache cache meta_3_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache cache meta_3_reset", false,-1);
        tracep->declBus(c+3779,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_idx", false,-1, 5,0);
        tracep->declBus(c+3780,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_tag_r", false,-1, 20,0);
        tracep->declBus(c+3781,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_tag_w", false,-1, 20,0);
        tracep->declBit(c+3782,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_tag_wen", false,-1);
        tracep->declBit(c+3783,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_dirty_r", false,-1);
        tracep->declBit(c+3784,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_dirty_w", false,-1);
        tracep->declBit(c+3785,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_dirty_wen", false,-1);
        tracep->declBit(c+3786,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_valid_r", false,-1);
        tracep->declBit(c+3787,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_invalidate", false,-1);
        tracep->declBit(c+3788,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_dirty_r_async", false,-1);
        tracep->declBit(c+3789,"ysyxSoCFull asic cpu cpu core icache cache meta_3_io_valid_r_async", false,-1);
        tracep->declBit(c+3790,"ysyxSoCFull asic cpu cpu core icache cache plru0_0", false,-1);
        tracep->declBit(c+3791,"ysyxSoCFull asic cpu cpu core icache cache plru0_1", false,-1);
        tracep->declBit(c+3792,"ysyxSoCFull asic cpu cpu core icache cache plru0_2", false,-1);
        tracep->declBit(c+3793,"ysyxSoCFull asic cpu cpu core icache cache plru0_3", false,-1);
        tracep->declBit(c+3794,"ysyxSoCFull asic cpu cpu core icache cache plru0_4", false,-1);
        tracep->declBit(c+3795,"ysyxSoCFull asic cpu cpu core icache cache plru0_5", false,-1);
        tracep->declBit(c+3796,"ysyxSoCFull asic cpu cpu core icache cache plru0_6", false,-1);
        tracep->declBit(c+3797,"ysyxSoCFull asic cpu cpu core icache cache plru0_7", false,-1);
        tracep->declBit(c+3798,"ysyxSoCFull asic cpu cpu core icache cache plru0_8", false,-1);
        tracep->declBit(c+3799,"ysyxSoCFull asic cpu cpu core icache cache plru0_9", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull asic cpu cpu core icache cache plru0_10", false,-1);
        tracep->declBit(c+3801,"ysyxSoCFull asic cpu cpu core icache cache plru0_11", false,-1);
        tracep->declBit(c+3802,"ysyxSoCFull asic cpu cpu core icache cache plru0_12", false,-1);
        tracep->declBit(c+3803,"ysyxSoCFull asic cpu cpu core icache cache plru0_13", false,-1);
        tracep->declBit(c+3804,"ysyxSoCFull asic cpu cpu core icache cache plru0_14", false,-1);
        tracep->declBit(c+3805,"ysyxSoCFull asic cpu cpu core icache cache plru0_15", false,-1);
        tracep->declBit(c+3806,"ysyxSoCFull asic cpu cpu core icache cache plru0_16", false,-1);
        tracep->declBit(c+3807,"ysyxSoCFull asic cpu cpu core icache cache plru0_17", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu core icache cache plru0_18", false,-1);
        tracep->declBit(c+3809,"ysyxSoCFull asic cpu cpu core icache cache plru0_19", false,-1);
        tracep->declBit(c+3810,"ysyxSoCFull asic cpu cpu core icache cache plru0_20", false,-1);
        tracep->declBit(c+3811,"ysyxSoCFull asic cpu cpu core icache cache plru0_21", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull asic cpu cpu core icache cache plru0_22", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull asic cpu cpu core icache cache plru0_23", false,-1);
        tracep->declBit(c+3814,"ysyxSoCFull asic cpu cpu core icache cache plru0_24", false,-1);
        tracep->declBit(c+3815,"ysyxSoCFull asic cpu cpu core icache cache plru0_25", false,-1);
        tracep->declBit(c+3816,"ysyxSoCFull asic cpu cpu core icache cache plru0_26", false,-1);
        tracep->declBit(c+3817,"ysyxSoCFull asic cpu cpu core icache cache plru0_27", false,-1);
        tracep->declBit(c+3818,"ysyxSoCFull asic cpu cpu core icache cache plru0_28", false,-1);
        tracep->declBit(c+3819,"ysyxSoCFull asic cpu cpu core icache cache plru0_29", false,-1);
        tracep->declBit(c+3820,"ysyxSoCFull asic cpu cpu core icache cache plru0_30", false,-1);
        tracep->declBit(c+3821,"ysyxSoCFull asic cpu cpu core icache cache plru0_31", false,-1);
        tracep->declBit(c+3822,"ysyxSoCFull asic cpu cpu core icache cache plru0_32", false,-1);
        tracep->declBit(c+3823,"ysyxSoCFull asic cpu cpu core icache cache plru0_33", false,-1);
        tracep->declBit(c+3824,"ysyxSoCFull asic cpu cpu core icache cache plru0_34", false,-1);
        tracep->declBit(c+3825,"ysyxSoCFull asic cpu cpu core icache cache plru0_35", false,-1);
        tracep->declBit(c+3826,"ysyxSoCFull asic cpu cpu core icache cache plru0_36", false,-1);
        tracep->declBit(c+3827,"ysyxSoCFull asic cpu cpu core icache cache plru0_37", false,-1);
        tracep->declBit(c+3828,"ysyxSoCFull asic cpu cpu core icache cache plru0_38", false,-1);
        tracep->declBit(c+3829,"ysyxSoCFull asic cpu cpu core icache cache plru0_39", false,-1);
        tracep->declBit(c+3830,"ysyxSoCFull asic cpu cpu core icache cache plru0_40", false,-1);
        tracep->declBit(c+3831,"ysyxSoCFull asic cpu cpu core icache cache plru0_41", false,-1);
        tracep->declBit(c+3832,"ysyxSoCFull asic cpu cpu core icache cache plru0_42", false,-1);
        tracep->declBit(c+3833,"ysyxSoCFull asic cpu cpu core icache cache plru0_43", false,-1);
        tracep->declBit(c+3834,"ysyxSoCFull asic cpu cpu core icache cache plru0_44", false,-1);
        tracep->declBit(c+3835,"ysyxSoCFull asic cpu cpu core icache cache plru0_45", false,-1);
        tracep->declBit(c+3836,"ysyxSoCFull asic cpu cpu core icache cache plru0_46", false,-1);
        tracep->declBit(c+3837,"ysyxSoCFull asic cpu cpu core icache cache plru0_47", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull asic cpu cpu core icache cache plru0_48", false,-1);
        tracep->declBit(c+3839,"ysyxSoCFull asic cpu cpu core icache cache plru0_49", false,-1);
        tracep->declBit(c+3840,"ysyxSoCFull asic cpu cpu core icache cache plru0_50", false,-1);
        tracep->declBit(c+3841,"ysyxSoCFull asic cpu cpu core icache cache plru0_51", false,-1);
        tracep->declBit(c+3842,"ysyxSoCFull asic cpu cpu core icache cache plru0_52", false,-1);
        tracep->declBit(c+3843,"ysyxSoCFull asic cpu cpu core icache cache plru0_53", false,-1);
        tracep->declBit(c+3844,"ysyxSoCFull asic cpu cpu core icache cache plru0_54", false,-1);
        tracep->declBit(c+3845,"ysyxSoCFull asic cpu cpu core icache cache plru0_55", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull asic cpu cpu core icache cache plru0_56", false,-1);
        tracep->declBit(c+3847,"ysyxSoCFull asic cpu cpu core icache cache plru0_57", false,-1);
        tracep->declBit(c+3848,"ysyxSoCFull asic cpu cpu core icache cache plru0_58", false,-1);
        tracep->declBit(c+3849,"ysyxSoCFull asic cpu cpu core icache cache plru0_59", false,-1);
        tracep->declBit(c+3850,"ysyxSoCFull asic cpu cpu core icache cache plru0_60", false,-1);
        tracep->declBit(c+3851,"ysyxSoCFull asic cpu cpu core icache cache plru0_61", false,-1);
        tracep->declBit(c+3852,"ysyxSoCFull asic cpu cpu core icache cache plru0_62", false,-1);
        tracep->declBit(c+3853,"ysyxSoCFull asic cpu cpu core icache cache plru0_63", false,-1);
        tracep->declBit(c+3854,"ysyxSoCFull asic cpu cpu core icache cache plru1_0", false,-1);
        tracep->declBit(c+3855,"ysyxSoCFull asic cpu cpu core icache cache plru1_1", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull asic cpu cpu core icache cache plru1_2", false,-1);
        tracep->declBit(c+3857,"ysyxSoCFull asic cpu cpu core icache cache plru1_3", false,-1);
        tracep->declBit(c+3858,"ysyxSoCFull asic cpu cpu core icache cache plru1_4", false,-1);
        tracep->declBit(c+3859,"ysyxSoCFull asic cpu cpu core icache cache plru1_5", false,-1);
        tracep->declBit(c+3860,"ysyxSoCFull asic cpu cpu core icache cache plru1_6", false,-1);
        tracep->declBit(c+3861,"ysyxSoCFull asic cpu cpu core icache cache plru1_7", false,-1);
        tracep->declBit(c+3862,"ysyxSoCFull asic cpu cpu core icache cache plru1_8", false,-1);
        tracep->declBit(c+3863,"ysyxSoCFull asic cpu cpu core icache cache plru1_9", false,-1);
        tracep->declBit(c+3864,"ysyxSoCFull asic cpu cpu core icache cache plru1_10", false,-1);
        tracep->declBit(c+3865,"ysyxSoCFull asic cpu cpu core icache cache plru1_11", false,-1);
        tracep->declBit(c+3866,"ysyxSoCFull asic cpu cpu core icache cache plru1_12", false,-1);
        tracep->declBit(c+3867,"ysyxSoCFull asic cpu cpu core icache cache plru1_13", false,-1);
        tracep->declBit(c+3868,"ysyxSoCFull asic cpu cpu core icache cache plru1_14", false,-1);
        tracep->declBit(c+3869,"ysyxSoCFull asic cpu cpu core icache cache plru1_15", false,-1);
        tracep->declBit(c+3870,"ysyxSoCFull asic cpu cpu core icache cache plru1_16", false,-1);
        tracep->declBit(c+3871,"ysyxSoCFull asic cpu cpu core icache cache plru1_17", false,-1);
        tracep->declBit(c+3872,"ysyxSoCFull asic cpu cpu core icache cache plru1_18", false,-1);
        tracep->declBit(c+3873,"ysyxSoCFull asic cpu cpu core icache cache plru1_19", false,-1);
        tracep->declBit(c+3874,"ysyxSoCFull asic cpu cpu core icache cache plru1_20", false,-1);
        tracep->declBit(c+3875,"ysyxSoCFull asic cpu cpu core icache cache plru1_21", false,-1);
        tracep->declBit(c+3876,"ysyxSoCFull asic cpu cpu core icache cache plru1_22", false,-1);
        tracep->declBit(c+3877,"ysyxSoCFull asic cpu cpu core icache cache plru1_23", false,-1);
        tracep->declBit(c+3878,"ysyxSoCFull asic cpu cpu core icache cache plru1_24", false,-1);
        tracep->declBit(c+3879,"ysyxSoCFull asic cpu cpu core icache cache plru1_25", false,-1);
        tracep->declBit(c+3880,"ysyxSoCFull asic cpu cpu core icache cache plru1_26", false,-1);
        tracep->declBit(c+3881,"ysyxSoCFull asic cpu cpu core icache cache plru1_27", false,-1);
        tracep->declBit(c+3882,"ysyxSoCFull asic cpu cpu core icache cache plru1_28", false,-1);
        tracep->declBit(c+3883,"ysyxSoCFull asic cpu cpu core icache cache plru1_29", false,-1);
        tracep->declBit(c+3884,"ysyxSoCFull asic cpu cpu core icache cache plru1_30", false,-1);
        tracep->declBit(c+3885,"ysyxSoCFull asic cpu cpu core icache cache plru1_31", false,-1);
        tracep->declBit(c+3886,"ysyxSoCFull asic cpu cpu core icache cache plru1_32", false,-1);
        tracep->declBit(c+3887,"ysyxSoCFull asic cpu cpu core icache cache plru1_33", false,-1);
        tracep->declBit(c+3888,"ysyxSoCFull asic cpu cpu core icache cache plru1_34", false,-1);
        tracep->declBit(c+3889,"ysyxSoCFull asic cpu cpu core icache cache plru1_35", false,-1);
        tracep->declBit(c+3890,"ysyxSoCFull asic cpu cpu core icache cache plru1_36", false,-1);
        tracep->declBit(c+3891,"ysyxSoCFull asic cpu cpu core icache cache plru1_37", false,-1);
        tracep->declBit(c+3892,"ysyxSoCFull asic cpu cpu core icache cache plru1_38", false,-1);
        tracep->declBit(c+3893,"ysyxSoCFull asic cpu cpu core icache cache plru1_39", false,-1);
        tracep->declBit(c+3894,"ysyxSoCFull asic cpu cpu core icache cache plru1_40", false,-1);
        tracep->declBit(c+3895,"ysyxSoCFull asic cpu cpu core icache cache plru1_41", false,-1);
        tracep->declBit(c+3896,"ysyxSoCFull asic cpu cpu core icache cache plru1_42", false,-1);
        tracep->declBit(c+3897,"ysyxSoCFull asic cpu cpu core icache cache plru1_43", false,-1);
        tracep->declBit(c+3898,"ysyxSoCFull asic cpu cpu core icache cache plru1_44", false,-1);
        tracep->declBit(c+3899,"ysyxSoCFull asic cpu cpu core icache cache plru1_45", false,-1);
        tracep->declBit(c+3900,"ysyxSoCFull asic cpu cpu core icache cache plru1_46", false,-1);
        tracep->declBit(c+3901,"ysyxSoCFull asic cpu cpu core icache cache plru1_47", false,-1);
        tracep->declBit(c+3902,"ysyxSoCFull asic cpu cpu core icache cache plru1_48", false,-1);
        tracep->declBit(c+3903,"ysyxSoCFull asic cpu cpu core icache cache plru1_49", false,-1);
        tracep->declBit(c+3904,"ysyxSoCFull asic cpu cpu core icache cache plru1_50", false,-1);
        tracep->declBit(c+3905,"ysyxSoCFull asic cpu cpu core icache cache plru1_51", false,-1);
        tracep->declBit(c+3906,"ysyxSoCFull asic cpu cpu core icache cache plru1_52", false,-1);
        tracep->declBit(c+3907,"ysyxSoCFull asic cpu cpu core icache cache plru1_53", false,-1);
        tracep->declBit(c+3908,"ysyxSoCFull asic cpu cpu core icache cache plru1_54", false,-1);
        tracep->declBit(c+3909,"ysyxSoCFull asic cpu cpu core icache cache plru1_55", false,-1);
        tracep->declBit(c+3910,"ysyxSoCFull asic cpu cpu core icache cache plru1_56", false,-1);
        tracep->declBit(c+3911,"ysyxSoCFull asic cpu cpu core icache cache plru1_57", false,-1);
        tracep->declBit(c+3912,"ysyxSoCFull asic cpu cpu core icache cache plru1_58", false,-1);
        tracep->declBit(c+3913,"ysyxSoCFull asic cpu cpu core icache cache plru1_59", false,-1);
        tracep->declBit(c+3914,"ysyxSoCFull asic cpu cpu core icache cache plru1_60", false,-1);
        tracep->declBit(c+3915,"ysyxSoCFull asic cpu cpu core icache cache plru1_61", false,-1);
        tracep->declBit(c+3916,"ysyxSoCFull asic cpu cpu core icache cache plru1_62", false,-1);
        tracep->declBit(c+3917,"ysyxSoCFull asic cpu cpu core icache cache plru1_63", false,-1);
        tracep->declBit(c+3918,"ysyxSoCFull asic cpu cpu core icache cache plru2_0", false,-1);
        tracep->declBit(c+3919,"ysyxSoCFull asic cpu cpu core icache cache plru2_1", false,-1);
        tracep->declBit(c+3920,"ysyxSoCFull asic cpu cpu core icache cache plru2_2", false,-1);
        tracep->declBit(c+3921,"ysyxSoCFull asic cpu cpu core icache cache plru2_3", false,-1);
        tracep->declBit(c+3922,"ysyxSoCFull asic cpu cpu core icache cache plru2_4", false,-1);
        tracep->declBit(c+3923,"ysyxSoCFull asic cpu cpu core icache cache plru2_5", false,-1);
        tracep->declBit(c+3924,"ysyxSoCFull asic cpu cpu core icache cache plru2_6", false,-1);
        tracep->declBit(c+3925,"ysyxSoCFull asic cpu cpu core icache cache plru2_7", false,-1);
        tracep->declBit(c+3926,"ysyxSoCFull asic cpu cpu core icache cache plru2_8", false,-1);
        tracep->declBit(c+3927,"ysyxSoCFull asic cpu cpu core icache cache plru2_9", false,-1);
        tracep->declBit(c+3928,"ysyxSoCFull asic cpu cpu core icache cache plru2_10", false,-1);
        tracep->declBit(c+3929,"ysyxSoCFull asic cpu cpu core icache cache plru2_11", false,-1);
        tracep->declBit(c+3930,"ysyxSoCFull asic cpu cpu core icache cache plru2_12", false,-1);
        tracep->declBit(c+3931,"ysyxSoCFull asic cpu cpu core icache cache plru2_13", false,-1);
        tracep->declBit(c+3932,"ysyxSoCFull asic cpu cpu core icache cache plru2_14", false,-1);
        tracep->declBit(c+3933,"ysyxSoCFull asic cpu cpu core icache cache plru2_15", false,-1);
        tracep->declBit(c+3934,"ysyxSoCFull asic cpu cpu core icache cache plru2_16", false,-1);
        tracep->declBit(c+3935,"ysyxSoCFull asic cpu cpu core icache cache plru2_17", false,-1);
        tracep->declBit(c+3936,"ysyxSoCFull asic cpu cpu core icache cache plru2_18", false,-1);
        tracep->declBit(c+3937,"ysyxSoCFull asic cpu cpu core icache cache plru2_19", false,-1);
        tracep->declBit(c+3938,"ysyxSoCFull asic cpu cpu core icache cache plru2_20", false,-1);
        tracep->declBit(c+3939,"ysyxSoCFull asic cpu cpu core icache cache plru2_21", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull asic cpu cpu core icache cache plru2_22", false,-1);
        tracep->declBit(c+3941,"ysyxSoCFull asic cpu cpu core icache cache plru2_23", false,-1);
        tracep->declBit(c+3942,"ysyxSoCFull asic cpu cpu core icache cache plru2_24", false,-1);
        tracep->declBit(c+3943,"ysyxSoCFull asic cpu cpu core icache cache plru2_25", false,-1);
        tracep->declBit(c+3944,"ysyxSoCFull asic cpu cpu core icache cache plru2_26", false,-1);
        tracep->declBit(c+3945,"ysyxSoCFull asic cpu cpu core icache cache plru2_27", false,-1);
        tracep->declBit(c+3946,"ysyxSoCFull asic cpu cpu core icache cache plru2_28", false,-1);
        tracep->declBit(c+3947,"ysyxSoCFull asic cpu cpu core icache cache plru2_29", false,-1);
        tracep->declBit(c+3948,"ysyxSoCFull asic cpu cpu core icache cache plru2_30", false,-1);
        tracep->declBit(c+3949,"ysyxSoCFull asic cpu cpu core icache cache plru2_31", false,-1);
        tracep->declBit(c+3950,"ysyxSoCFull asic cpu cpu core icache cache plru2_32", false,-1);
        tracep->declBit(c+3951,"ysyxSoCFull asic cpu cpu core icache cache plru2_33", false,-1);
        tracep->declBit(c+3952,"ysyxSoCFull asic cpu cpu core icache cache plru2_34", false,-1);
        tracep->declBit(c+3953,"ysyxSoCFull asic cpu cpu core icache cache plru2_35", false,-1);
        tracep->declBit(c+3954,"ysyxSoCFull asic cpu cpu core icache cache plru2_36", false,-1);
        tracep->declBit(c+3955,"ysyxSoCFull asic cpu cpu core icache cache plru2_37", false,-1);
        tracep->declBit(c+3956,"ysyxSoCFull asic cpu cpu core icache cache plru2_38", false,-1);
        tracep->declBit(c+3957,"ysyxSoCFull asic cpu cpu core icache cache plru2_39", false,-1);
        tracep->declBit(c+3958,"ysyxSoCFull asic cpu cpu core icache cache plru2_40", false,-1);
        tracep->declBit(c+3959,"ysyxSoCFull asic cpu cpu core icache cache plru2_41", false,-1);
        tracep->declBit(c+3960,"ysyxSoCFull asic cpu cpu core icache cache plru2_42", false,-1);
        tracep->declBit(c+3961,"ysyxSoCFull asic cpu cpu core icache cache plru2_43", false,-1);
        tracep->declBit(c+3962,"ysyxSoCFull asic cpu cpu core icache cache plru2_44", false,-1);
        tracep->declBit(c+3963,"ysyxSoCFull asic cpu cpu core icache cache plru2_45", false,-1);
        tracep->declBit(c+3964,"ysyxSoCFull asic cpu cpu core icache cache plru2_46", false,-1);
        tracep->declBit(c+3965,"ysyxSoCFull asic cpu cpu core icache cache plru2_47", false,-1);
        tracep->declBit(c+3966,"ysyxSoCFull asic cpu cpu core icache cache plru2_48", false,-1);
        tracep->declBit(c+3967,"ysyxSoCFull asic cpu cpu core icache cache plru2_49", false,-1);
        tracep->declBit(c+3968,"ysyxSoCFull asic cpu cpu core icache cache plru2_50", false,-1);
        tracep->declBit(c+3969,"ysyxSoCFull asic cpu cpu core icache cache plru2_51", false,-1);
        tracep->declBit(c+3970,"ysyxSoCFull asic cpu cpu core icache cache plru2_52", false,-1);
        tracep->declBit(c+3971,"ysyxSoCFull asic cpu cpu core icache cache plru2_53", false,-1);
        tracep->declBit(c+3972,"ysyxSoCFull asic cpu cpu core icache cache plru2_54", false,-1);
        tracep->declBit(c+3973,"ysyxSoCFull asic cpu cpu core icache cache plru2_55", false,-1);
        tracep->declBit(c+3974,"ysyxSoCFull asic cpu cpu core icache cache plru2_56", false,-1);
        tracep->declBit(c+3975,"ysyxSoCFull asic cpu cpu core icache cache plru2_57", false,-1);
        tracep->declBit(c+3976,"ysyxSoCFull asic cpu cpu core icache cache plru2_58", false,-1);
        tracep->declBit(c+3977,"ysyxSoCFull asic cpu cpu core icache cache plru2_59", false,-1);
        tracep->declBit(c+3978,"ysyxSoCFull asic cpu cpu core icache cache plru2_60", false,-1);
        tracep->declBit(c+3979,"ysyxSoCFull asic cpu cpu core icache cache plru2_61", false,-1);
        tracep->declBit(c+3980,"ysyxSoCFull asic cpu cpu core icache cache plru2_62", false,-1);
        tracep->declBit(c+3981,"ysyxSoCFull asic cpu cpu core icache cache plru2_63", false,-1);
        tracep->declBit(c+3982,"ysyxSoCFull asic cpu cpu core icache cache s2_hit_real_REG", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu core icache cache tag_out_0", false,-1, 20,0);
        tracep->declBus(c+3983,"ysyxSoCFull asic cpu cpu core icache cache s2_addr", false,-1, 31,0);
        tracep->declBus(c+3984,"ysyxSoCFull asic cpu cpu core icache cache s2_tag", false,-1, 20,0);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu core icache cache valid_out_0", false,-1);
        tracep->declBit(c+3985,"ysyxSoCFull asic cpu cpu core icache cache hit_0", false,-1);
        tracep->declBus(c+3758,"ysyxSoCFull asic cpu cpu core icache cache tag_out_1", false,-1, 20,0);
        tracep->declBit(c+3764,"ysyxSoCFull asic cpu cpu core icache cache valid_out_1", false,-1);
        tracep->declBit(c+3986,"ysyxSoCFull asic cpu cpu core icache cache hit_1", false,-1);
        tracep->declBus(c+3769,"ysyxSoCFull asic cpu cpu core icache cache tag_out_2", false,-1, 20,0);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu core icache cache valid_out_2", false,-1);
        tracep->declBit(c+3987,"ysyxSoCFull asic cpu cpu core icache cache hit_2", false,-1);
        tracep->declBus(c+3780,"ysyxSoCFull asic cpu cpu core icache cache tag_out_3", false,-1, 20,0);
        tracep->declBit(c+3786,"ysyxSoCFull asic cpu cpu core icache cache valid_out_3", false,-1);
        tracep->declBit(c+3988,"ysyxSoCFull asic cpu cpu core icache cache hit_3", false,-1);
        tracep->declBit(c+3989,"ysyxSoCFull asic cpu cpu core icache cache s2_hit", false,-1);
        tracep->declBit(c+3990,"ysyxSoCFull asic cpu cpu core icache cache s2_reg_hit", false,-1);
        tracep->declBit(c+3991,"ysyxSoCFull asic cpu cpu core icache cache s2_hit_real", false,-1);
        tracep->declBit(c+3992,"ysyxSoCFull asic cpu cpu core icache cache s2_wen", false,-1);
        tracep->declBus(c+3993,"ysyxSoCFull asic cpu cpu core icache cache state", false,-1, 3,0);
        tracep->declBit(c+3994,"ysyxSoCFull asic cpu cpu core icache cache hit_ready", false,-1);
        tracep->declBit(c+3995,"ysyxSoCFull asic cpu cpu core icache cache invalid_ready", false,-1);
        tracep->declBit(c+3996,"ysyxSoCFull asic cpu cpu core icache cache fi_ready", false,-1);
        tracep->declBit(c+3997,"ysyxSoCFull asic cpu cpu core icache cache fi_valid", false,-1);
        tracep->declBit(c+3998,"ysyxSoCFull asic cpu cpu core icache cache fi_fire", false,-1);
        tracep->declBus(c+3999,"ysyxSoCFull asic cpu cpu core icache cache s1_idx", false,-1, 5,0);
        tracep->declBit(c+4000,"ysyxSoCFull asic cpu cpu core icache cache s2_offs", false,-1);
        tracep->declBus(c+4001,"ysyxSoCFull asic cpu cpu core icache cache s2_idx", false,-1, 5,0);
        tracep->declQuad(c+4002,"ysyxSoCFull asic cpu cpu core icache cache s2_wdata", false,-1, 63,0);
        tracep->declBus(c+4004,"ysyxSoCFull asic cpu cpu core icache cache s2_wmask", false,-1, 7,0);
        tracep->declBus(c+4005,"ysyxSoCFull asic cpu cpu core icache cache s2_way_hi_1", false,-1, 1,0);
        tracep->declBus(c+4006,"ysyxSoCFull asic cpu cpu core icache cache s2_way_lo_1", false,-1, 1,0);
        tracep->declBit(c+4007,"ysyxSoCFull asic cpu cpu core icache cache s2_way_hi_2", false,-1);
        tracep->declBit(c+4008,"ysyxSoCFull asic cpu cpu core icache cache s2_way_lo_2", false,-1);
        tracep->declBus(c+4009,"ysyxSoCFull asic cpu cpu core icache cache s2_way", false,-1, 1,0);
        tracep->declArray(c+4010,"ysyxSoCFull asic cpu cpu core icache cache s2_reg_rdata", false,-1, 127,0);
        tracep->declBit(c+4014,"ysyxSoCFull asic cpu cpu core icache cache s2_reg_dirty", false,-1);
        tracep->declBus(c+4015,"ysyxSoCFull asic cpu cpu core icache cache s2_reg_tag_r", false,-1, 20,0);
        tracep->declArray(c+4016,"ysyxSoCFull asic cpu cpu core icache cache s2_reg_dat_w", false,-1, 127,0);
        tracep->declBit(c+4020,"ysyxSoCFull asic cpu cpu core icache cache REG", false,-1);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu cpu core icache cache sram_out_0", false,-1, 127,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu cpu core icache cache sram_out_1", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu core icache cache sram_out_2", false,-1, 127,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu cpu core icache cache sram_out_3", false,-1, 127,0);
        tracep->declBit(c+4021,"ysyxSoCFull asic cpu cpu core icache cache replace_way_lo", false,-1);
        tracep->declBus(c+4022,"ysyxSoCFull asic cpu cpu core icache cache replace_way", false,-1, 1,0);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu core icache cache dirty_out_0", false,-1);
        tracep->declBit(c+3761,"ysyxSoCFull asic cpu cpu core icache cache dirty_out_1", false,-1);
        tracep->declBit(c+3772,"ysyxSoCFull asic cpu cpu core icache cache dirty_out_2", false,-1);
        tracep->declBit(c+3783,"ysyxSoCFull asic cpu cpu core icache cache dirty_out_3", false,-1);
        tracep->declQuad(c+4023,"ysyxSoCFull asic cpu cpu core icache cache wdata1", false,-1, 63,0);
        tracep->declQuad(c+4025,"ysyxSoCFull asic cpu cpu core icache cache wdata2", false,-1, 63,0);
        tracep->declBit(c+4027,"ysyxSoCFull asic cpu cpu core icache cache REG_1", false,-1);
        tracep->declBit(c+4028,"ysyxSoCFull asic cpu cpu core icache cache REG_2", false,-1);
        tracep->declBus(c+4029,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4030,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4031,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4032,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+4033,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4034,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4035,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4036,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+4037,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_hi_1", false,-1, 63,0);
        tracep->declQuad(c+4039,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_lo_3", false,-1, 63,0);
        tracep->declQuad(c+4041,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_hi_5", false,-1, 63,0);
        tracep->declQuad(c+4043,"ysyxSoCFull asic cpu cpu core icache cache sram_0_io_wdata_lo_6", false,-1, 63,0);
        tracep->declQuad(c+4045,"ysyxSoCFull asic cpu cpu core icache cache io_in_resp_bits_rdata_REG", false,-1, 63,0);
        tracep->declBus(c+4047,"ysyxSoCFull asic cpu cpu core icache cache io_out_req_bits_addr_hi", false,-1, 27,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache uncache clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core icache uncache reset", false,-1);
        tracep->declBit(c+3731,"ysyxSoCFull asic cpu cpu core icache uncache io_in_req_ready", false,-1);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu core icache uncache io_in_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache uncache io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache uncache io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache uncache io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache uncache io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache uncache io_in_req_bits_wen", false,-1);
        tracep->declBus(c+21132,"ysyxSoCFull asic cpu cpu core icache uncache io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu core icache uncache io_in_resp_ready", false,-1);
        tracep->declBit(c+3734,"ysyxSoCFull asic cpu cpu core icache uncache io_in_resp_valid", false,-1);
        tracep->declQuad(c+3735,"ysyxSoCFull asic cpu cpu core icache uncache io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3597,"ysyxSoCFull asic cpu cpu core icache uncache io_out_req_ready", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu core icache uncache io_out_req_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu core icache uncache io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu core icache uncache io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu core icache uncache io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu core icache uncache io_out_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu core icache uncache io_out_req_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu core icache uncache io_out_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu core icache uncache io_out_resp_ready", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic cpu cpu core icache uncache io_out_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core icache uncache io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBus(c+4048,"ysyxSoCFull asic cpu cpu core icache uncache state", false,-1, 2,0);
        tracep->declBus(c+4049,"ysyxSoCFull asic cpu cpu core icache uncache addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu core icache uncache ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu core icache uncache wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu core icache uncache wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu core icache uncache wen", false,-1);
        tracep->declBus(c+4050,"ysyxSoCFull asic cpu cpu core icache uncache size", false,-1, 1,0);
        tracep->declQuad(c+4051,"ysyxSoCFull asic cpu cpu core icache uncache rdata_1", false,-1, 63,0);
        tracep->declQuad(c+4053,"ysyxSoCFull asic cpu cpu core icache uncache rdata_2", false,-1, 63,0);
        tracep->declBit(c+4055,"ysyxSoCFull asic cpu cpu core icache uncache req_split", false,-1);
        tracep->declBus(c+4056,"ysyxSoCFull asic cpu cpu core icache uncache io_in_resp_bits_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+4057,"ysyxSoCFull asic cpu cpu core icache uncache io_in_resp_bits_rdata_lo", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 clock", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_req_ready", false,-1);
        tracep->declBit(c+3631,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_req_bits_wen", false,-1);
        tracep->declBus(c+21132,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3633,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_resp_ready", false,-1);
        tracep->declBit(c+3634,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_resp_valid", false,-1);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3725,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_req_ready", false,-1);
        tracep->declBit(c+3726,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_req_bits_ren", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_req_bits_wen", false,-1);
        tracep->declBus(c+21132,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3727,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_resp_ready", false,-1);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_resp_valid", false,-1);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3731,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_req_ready", false,-1);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_req_valid", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_req_bits_ren", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_req_bits_wen", false,-1);
        tracep->declBus(c+21132,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_resp_ready", false,-1);
        tracep->declBit(c+3734,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_resp_valid", false,-1);
        tracep->declQuad(c+3735,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_out_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3737,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 io_to_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_clock", false,-1);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_io_in_0_valid", false,-1);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_io_in_0_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3734,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_io_in_1_valid", false,-1);
        tracep->declQuad(c+3735,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_io_in_1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3633,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_io_out_ready", false,-1);
        tracep->declBit(c+3634,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_io_out_valid", false,-1);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_io_out_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter_io_chosen", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter clock", false,-1);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter io_in_0_valid", false,-1);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter io_in_0_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3734,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter io_in_1_valid", false,-1);
        tracep->declQuad(c+3735,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter io_in_1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3633,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter io_out_ready", false,-1);
        tracep->declBit(c+3634,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter io_out_valid", false,-1);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter io_out_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter io_chosen", false,-1);
        tracep->declBit(c+4058,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter lastGrant", false,-1);
        tracep->declBit(c+4059,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter grantMask_1", false,-1);
        tracep->declBit(c+4060,"ysyxSoCFull asic cpu cpu core icache crossbar1to2 arbiter validMask_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core if_id_reg clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core if_id_reg reset", false,-1);
        tracep->declBus(c+3627,"ysyxSoCFull asic cpu cpu core if_id_reg io_in_pc", false,-1, 31,0);
        tracep->declBus(c+3628,"ysyxSoCFull asic cpu cpu core if_id_reg io_in_inst", false,-1, 31,0);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu core if_id_reg io_in_imem_hs", false,-1);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core if_id_reg io_out_pc", false,-1, 31,0);
        tracep->declBus(c+3640,"ysyxSoCFull asic cpu cpu core if_id_reg io_out_inst", false,-1, 31,0);
        tracep->declBit(c+3641,"ysyxSoCFull asic cpu cpu core if_id_reg io_out_imem_hs", false,-1);
        tracep->declBit(c+3642,"ysyxSoCFull asic cpu cpu core if_id_reg io_flush", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu core if_id_reg io_stall", false,-1);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core if_id_reg reg_pc", false,-1, 31,0);
        tracep->declBus(c+3640,"ysyxSoCFull asic cpu cpu core if_id_reg reg_inst", false,-1, 31,0);
        tracep->declBit(c+3641,"ysyxSoCFull asic cpu cpu core if_id_reg reg_imem_hs", false,-1);
        tracep->declBus(c+3640,"ysyxSoCFull asic cpu cpu core decode io_inst", false,-1, 31,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu core decode io_rs1_addr", false,-1, 4,0);
        tracep->declBus(c+3644,"ysyxSoCFull asic cpu cpu core decode io_rs1_type", false,-1, 1,0);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu core decode io_rs2_addr", false,-1, 4,0);
        tracep->declBus(c+3646,"ysyxSoCFull asic cpu cpu core decode io_rs2_type", false,-1, 1,0);
        tracep->declBus(c+3647,"ysyxSoCFull asic cpu cpu core decode io_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3648,"ysyxSoCFull asic cpu cpu core decode io_rd_en", false,-1);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu core decode io_op_type", false,-1, 5,0);
        tracep->declBus(c+3650,"ysyxSoCFull asic cpu cpu core decode io_fuType", false,-1, 2,0);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu core decode io_imm", false,-1, 63,0);
        tracep->declQuad(c+3653,"ysyxSoCFull asic cpu cpu core decode io_csr_imm", false,-1, 63,0);
        tracep->declBus(c+4061,"ysyxSoCFull asic cpu cpu core decode instrType", false,-1, 2,0);
        tracep->declBit(c+4062,"ysyxSoCFull asic cpu cpu core decode csri", false,-1);
        tracep->declBit(c+4063,"ysyxSoCFull asic cpu cpu core decode rs1_type", false,-1);
        tracep->declQuad(c+4064,"ysyxSoCFull asic cpu cpu core decode io_imm_hi", false,-1, 51,0);
        tracep->declBus(c+4066,"ysyxSoCFull asic cpu cpu core decode io_imm_lo", false,-1, 11,0);
        tracep->declBus(c+4067,"ysyxSoCFull asic cpu cpu core decode io_imm_hi_lo", false,-1, 6,0);
        tracep->declBit(c+4068,"ysyxSoCFull asic cpu cpu core decode io_imm_hi_hi_lo", false,-1);
        tracep->declBus(c+4069,"ysyxSoCFull asic cpu cpu core decode io_imm_hi_lo_1", false,-1, 5,0);
        tracep->declBus(c+4070,"ysyxSoCFull asic cpu cpu core decode io_imm_lo_hi", false,-1, 3,0);
        tracep->declBus(c+4071,"ysyxSoCFull asic cpu cpu core decode io_imm_hi_hi_2", false,-1, 31,0);
        tracep->declBus(c+4072,"ysyxSoCFull asic cpu cpu core decode io_imm_hi_lo_2", false,-1, 19,0);
        tracep->declQuad(c+4073,"ysyxSoCFull asic cpu cpu core decode io_imm_hi_hi_hi_1", false,-1, 43,0);
        tracep->declBus(c+4075,"ysyxSoCFull asic cpu cpu core decode io_imm_hi_hi_lo_1", false,-1, 7,0);
        tracep->declBit(c+4076,"ysyxSoCFull asic cpu cpu core decode io_imm_hi_lo_3", false,-1);
        tracep->declBus(c+4077,"ysyxSoCFull asic cpu cpu core decode io_imm_lo_hi_1", false,-1, 9,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core rf clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core rf reset", false,-1);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core rf io_pc", false,-1, 31,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu core rf io_rs1_addr", false,-1, 4,0);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu core rf io_rs2_addr", false,-1, 4,0);
        tracep->declBus(c+3644,"ysyxSoCFull asic cpu cpu core rf io_rs1_type", false,-1, 1,0);
        tracep->declBus(c+3646,"ysyxSoCFull asic cpu cpu core rf io_rs2_type", false,-1, 1,0);
        tracep->declBus(c+3655,"ysyxSoCFull asic cpu cpu core rf io_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3656,"ysyxSoCFull asic cpu cpu core rf io_rd_en", false,-1);
        tracep->declQuad(c+3657,"ysyxSoCFull asic cpu cpu core rf io_rd_data", false,-1, 63,0);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu core rf io_imm", false,-1, 63,0);
        tracep->declQuad(c+3653,"ysyxSoCFull asic cpu cpu core rf io_csr_imm", false,-1, 63,0);
        tracep->declBit(c+3659,"ysyxSoCFull asic cpu cpu core rf io_irq", false,-1);
        tracep->declQuad(c+3660,"ysyxSoCFull asic cpu cpu core rf io_rs1", false,-1, 63,0);
        tracep->declQuad(c+3662,"ysyxSoCFull asic cpu cpu core rf io_rs2", false,-1, 63,0);
        tracep->declQuad(c+3664,"ysyxSoCFull asic cpu cpu core rf io_src2", false,-1, 63,0);
        tracep->declQuad(c+4078,"ysyxSoCFull asic cpu cpu core rf rf_0", false,-1, 63,0);
        tracep->declQuad(c+4080,"ysyxSoCFull asic cpu cpu core rf rf_1", false,-1, 63,0);
        tracep->declQuad(c+4082,"ysyxSoCFull asic cpu cpu core rf rf_2", false,-1, 63,0);
        tracep->declQuad(c+4084,"ysyxSoCFull asic cpu cpu core rf rf_3", false,-1, 63,0);
        tracep->declQuad(c+4086,"ysyxSoCFull asic cpu cpu core rf rf_4", false,-1, 63,0);
        tracep->declQuad(c+4088,"ysyxSoCFull asic cpu cpu core rf rf_5", false,-1, 63,0);
        tracep->declQuad(c+4090,"ysyxSoCFull asic cpu cpu core rf rf_6", false,-1, 63,0);
        tracep->declQuad(c+4092,"ysyxSoCFull asic cpu cpu core rf rf_7", false,-1, 63,0);
        tracep->declQuad(c+4094,"ysyxSoCFull asic cpu cpu core rf rf_8", false,-1, 63,0);
        tracep->declQuad(c+4096,"ysyxSoCFull asic cpu cpu core rf rf_9", false,-1, 63,0);
        tracep->declQuad(c+4098,"ysyxSoCFull asic cpu cpu core rf rf_10", false,-1, 63,0);
        tracep->declQuad(c+4100,"ysyxSoCFull asic cpu cpu core rf rf_11", false,-1, 63,0);
        tracep->declQuad(c+4102,"ysyxSoCFull asic cpu cpu core rf rf_12", false,-1, 63,0);
        tracep->declQuad(c+4104,"ysyxSoCFull asic cpu cpu core rf rf_13", false,-1, 63,0);
        tracep->declQuad(c+4106,"ysyxSoCFull asic cpu cpu core rf rf_14", false,-1, 63,0);
        tracep->declQuad(c+4108,"ysyxSoCFull asic cpu cpu core rf rf_15", false,-1, 63,0);
        tracep->declQuad(c+4110,"ysyxSoCFull asic cpu cpu core rf rf_16", false,-1, 63,0);
        tracep->declQuad(c+4112,"ysyxSoCFull asic cpu cpu core rf rf_17", false,-1, 63,0);
        tracep->declQuad(c+4114,"ysyxSoCFull asic cpu cpu core rf rf_18", false,-1, 63,0);
        tracep->declQuad(c+4116,"ysyxSoCFull asic cpu cpu core rf rf_19", false,-1, 63,0);
        tracep->declQuad(c+4118,"ysyxSoCFull asic cpu cpu core rf rf_20", false,-1, 63,0);
        tracep->declQuad(c+4120,"ysyxSoCFull asic cpu cpu core rf rf_21", false,-1, 63,0);
        tracep->declQuad(c+4122,"ysyxSoCFull asic cpu cpu core rf rf_22", false,-1, 63,0);
        tracep->declQuad(c+4124,"ysyxSoCFull asic cpu cpu core rf rf_23", false,-1, 63,0);
        tracep->declQuad(c+4126,"ysyxSoCFull asic cpu cpu core rf rf_24", false,-1, 63,0);
        tracep->declQuad(c+4128,"ysyxSoCFull asic cpu cpu core rf rf_25", false,-1, 63,0);
        tracep->declQuad(c+4130,"ysyxSoCFull asic cpu cpu core rf rf_26", false,-1, 63,0);
        tracep->declQuad(c+4132,"ysyxSoCFull asic cpu cpu core rf rf_27", false,-1, 63,0);
        tracep->declQuad(c+4134,"ysyxSoCFull asic cpu cpu core rf rf_28", false,-1, 63,0);
        tracep->declQuad(c+4136,"ysyxSoCFull asic cpu cpu core rf rf_29", false,-1, 63,0);
        tracep->declQuad(c+4138,"ysyxSoCFull asic cpu cpu core rf rf_30", false,-1, 63,0);
        tracep->declQuad(c+4140,"ysyxSoCFull asic cpu cpu core rf rf_31", false,-1, 63,0);
        tracep->declQuad(c+4142,"ysyxSoCFull asic cpu cpu core rf rs1_data", false,-1, 63,0);
        tracep->declQuad(c+4144,"ysyxSoCFull asic cpu cpu core rf rs2_data", false,-1, 63,0);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core execution io_pc", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu core execution io_op_type", false,-1, 5,0);
        tracep->declQuad(c+3660,"ysyxSoCFull asic cpu cpu core execution io_rs1", false,-1, 63,0);
        tracep->declQuad(c+3662,"ysyxSoCFull asic cpu cpu core execution io_rs2", false,-1, 63,0);
        tracep->declQuad(c+3664,"ysyxSoCFull asic cpu cpu core execution io_src2", false,-1, 63,0);
        tracep->declBus(c+3650,"ysyxSoCFull asic cpu cpu core execution io_fuType", false,-1, 2,0);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu core execution io_imm", false,-1, 63,0);
        tracep->declBus(c+3666,"ysyxSoCFull asic cpu cpu core execution io_csr_Jmp_addr", false,-1, 31,0);
        tracep->declBit(c+3667,"ysyxSoCFull asic cpu cpu core execution io_csr_Jmp_en", false,-1);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu core execution io_csr_data", false,-1, 63,0);
        tracep->declBit(c+3670,"ysyxSoCFull asic cpu cpu core execution io_br_en", false,-1);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu core execution io_br_addr", false,-1, 31,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu core execution io_rd_data", false,-1, 63,0);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core execution fence_i_0", false,-1);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core execution fence_i", false,-1);
        tracep->declBus(c+4146,"ysyxSoCFull asic cpu cpu core execution aluOut_shamt", false,-1, 4,0);
        tracep->declBus(c+4147,"ysyxSoCFull asic cpu cpu core execution aluOut_shamt64", false,-1, 5,0);
        tracep->declBus(c+4148,"ysyxSoCFull asic cpu cpu core execution aluOut_sraw", false,-1, 31,0);
        tracep->declBus(c+4149,"ysyxSoCFull asic cpu cpu core execution aluOut_hi", false,-1, 31,0);
        tracep->declBus(c+4150,"ysyxSoCFull asic cpu cpu core execution aluOut_lo", false,-1, 31,0);
        tracep->declBus(c+4151,"ysyxSoCFull asic cpu cpu core execution aluOut_hi_1", false,-1, 31,0);
        tracep->declBus(c+4152,"ysyxSoCFull asic cpu cpu core execution aluOut_hi_2", false,-1, 31,0);
        tracep->declBus(c+4153,"ysyxSoCFull asic cpu cpu core execution aluOut_lo_2", false,-1, 31,0);
        tracep->declBus(c+4154,"ysyxSoCFull asic cpu cpu core execution aluOut_hi_3", false,-1, 31,0);
        tracep->declBus(c+4155,"ysyxSoCFull asic cpu cpu core execution aluOut_hi_4", false,-1, 31,0);
        tracep->declBus(c+4156,"ysyxSoCFull asic cpu cpu core execution aluOut_lo_4", false,-1, 31,0);
        tracep->declArray(c+4157,"ysyxSoCFull asic cpu cpu core execution aluOut", false,-1, 126,0);
        tracep->declBit(c+4161,"ysyxSoCFull asic cpu cpu core execution jmp_en", false,-1);
        tracep->declQuad(c+4162,"ysyxSoCFull asic cpu cpu core execution jmp_addr", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core id_ex_reg clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core id_ex_reg reset", false,-1);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_pc", false,-1, 31,0);
        tracep->declBit(c+3670,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_br_en", false,-1);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_br_addr", false,-1, 31,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_op_type", false,-1, 5,0);
        tracep->declBus(c+3650,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_fuType", false,-1, 2,0);
        tracep->declQuad(c+3660,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_rs1", false,-1, 63,0);
        tracep->declQuad(c+3662,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_rs2", false,-1, 63,0);
        tracep->declBus(c+3647,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+3664,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_src2", false,-1, 63,0);
        tracep->declBit(c+3648,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_rd_en", false,-1);
        tracep->declBit(c+3641,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_imem_hs", false,-1);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu core id_ex_reg io_in_rd_data", false,-1, 63,0);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_pc", false,-1, 31,0);
        tracep->declBit(c+3625,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_br_en", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_br_addr", false,-1, 31,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_op_type", false,-1, 5,0);
        tracep->declBus(c+3676,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_fuType", false,-1, 2,0);
        tracep->declQuad(c+3677,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_rs1", false,-1, 63,0);
        tracep->declQuad(c+3679,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_rs2", false,-1, 63,0);
        tracep->declBus(c+3655,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+3681,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_src2", false,-1, 63,0);
        tracep->declBit(c+3683,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_rd_en", false,-1);
        tracep->declBit(c+3684,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_imem_hs", false,-1);
        tracep->declQuad(c+3685,"ysyxSoCFull asic cpu cpu core id_ex_reg io_out_rd_data", false,-1, 63,0);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu core id_ex_reg io_stall", false,-1);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_pc", false,-1, 31,0);
        tracep->declBit(c+3625,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_br_en", false,-1);
        tracep->declBus(c+3626,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_br_addr", false,-1, 31,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_op_type", false,-1, 5,0);
        tracep->declBus(c+3676,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_fuType", false,-1, 2,0);
        tracep->declQuad(c+3677,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_rs1", false,-1, 63,0);
        tracep->declQuad(c+3679,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_rs2", false,-1, 63,0);
        tracep->declBus(c+3655,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+3681,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_src2", false,-1, 63,0);
        tracep->declBit(c+3683,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_rd_en", false,-1);
        tracep->declBit(c+3684,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_imem_hs", false,-1);
        tracep->declQuad(c+3685,"ysyxSoCFull asic cpu cpu core id_ex_reg reg_rd_data", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core mem clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core mem reset", false,-1);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu core mem io_pc", false,-1, 31,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu core mem io_op_type", false,-1, 5,0);
        tracep->declQuad(c+3677,"ysyxSoCFull asic cpu cpu core mem io_rs1", false,-1, 63,0);
        tracep->declQuad(c+3679,"ysyxSoCFull asic cpu cpu core mem io_rs2", false,-1, 63,0);
        tracep->declQuad(c+3681,"ysyxSoCFull asic cpu cpu core mem io_src2", false,-1, 63,0);
        tracep->declBus(c+3676,"ysyxSoCFull asic cpu cpu core mem io_fuType", false,-1, 2,0);
        tracep->declBit(c+3659,"ysyxSoCFull asic cpu cpu core mem io_irq", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull asic cpu cpu core mem io_mem_en", false,-1);
        tracep->declQuad(c+3688,"ysyxSoCFull asic cpu cpu core mem io_rd_data", false,-1, 63,0);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu core mem io_busy", false,-1);
        tracep->declBit(c+3690,"ysyxSoCFull asic cpu cpu core mem io_dmem_hs", false,-1);
        tracep->declBit(c+3691,"ysyxSoCFull asic cpu cpu core mem io_resp_success", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_ready", false,-1);
        tracep->declBit(c+3693,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu core mem io_dmem_resp_ready", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu core mem io_dmem_resp_valid", false,-1);
        tracep->declQuad(c+3703,"ysyxSoCFull asic cpu cpu core mem io_dmem_resp_bits_rdata", false,-1, 63,0);
        tracep->declBus(c+4164,"ysyxSoCFull asic cpu cpu core mem state", false,-1, 2,0);
        tracep->declBus(c+4165,"ysyxSoCFull asic cpu cpu core mem addr", false,-1, 31,0);
        tracep->declBus(c+4166,"ysyxSoCFull asic cpu cpu core mem reg_addr", false,-1, 31,0);
        tracep->declBus(c+4167,"ysyxSoCFull asic cpu cpu core mem reg_addr_offset", false,-1, 2,0);
        tracep->declQuad(c+4168,"ysyxSoCFull asic cpu cpu core mem reg_wdata", false,-1, 63,0);
        tracep->declBit(c+3687,"ysyxSoCFull asic cpu cpu core mem mem_en", false,-1);
        tracep->declBit(c+4170,"ysyxSoCFull asic cpu cpu core mem mem_ren", false,-1);
        tracep->declBit(c+4171,"ysyxSoCFull asic cpu cpu core mem mem_wen", false,-1);
        tracep->declBit(c+4172,"ysyxSoCFull asic cpu cpu core mem mmio", false,-1);
        tracep->declBus(c+4173,"ysyxSoCFull asic cpu cpu core mem mask", false,-1, 7,0);
        tracep->declBus(c+4174,"ysyxSoCFull asic cpu cpu core mem wmask", false,-1, 7,0);
        tracep->declBus(c+4175,"ysyxSoCFull asic cpu cpu core mem inst_size", false,-1, 1,0);
        tracep->declBus(c+4176,"ysyxSoCFull asic cpu cpu core mem io_dmem_req_bits_addr_hi", false,-1, 28,0);
        tracep->declQuad(c+4177,"ysyxSoCFull asic cpu cpu core mem ram_rdata", false,-1, 63,0);
        tracep->declQuad(c+4179,"ysyxSoCFull asic cpu cpu core mem load_out_hi", false,-1, 55,0);
        tracep->declBus(c+4181,"ysyxSoCFull asic cpu cpu core mem load_out_lo", false,-1, 7,0);
        tracep->declQuad(c+4182,"ysyxSoCFull asic cpu cpu core mem load_out_hi_1", false,-1, 47,0);
        tracep->declBus(c+4184,"ysyxSoCFull asic cpu cpu core mem load_out_lo_1", false,-1, 15,0);
        tracep->declBus(c+4185,"ysyxSoCFull asic cpu cpu core mem load_out_hi_2", false,-1, 31,0);
        tracep->declBus(c+4186,"ysyxSoCFull asic cpu cpu core mem load_out_lo_2", false,-1, 31,0);
        tracep->declQuad(c+4187,"ysyxSoCFull asic cpu cpu core mem load_out", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core csr clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core csr reset", false,-1);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu core csr io_pc", false,-1, 31,0);
        tracep->declBus(c+3676,"ysyxSoCFull asic cpu cpu core csr io_fuType", false,-1, 2,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu core csr io_op_type", false,-1, 5,0);
        tracep->declQuad(c+3677,"ysyxSoCFull asic cpu cpu core csr io_rs1", false,-1, 63,0);
        tracep->declQuad(c+3679,"ysyxSoCFull asic cpu cpu core csr io_rs2", false,-1, 63,0);
        tracep->declBit(c+3684,"ysyxSoCFull asic cpu cpu core csr io_if_valid", false,-1);
        tracep->declBit(c+3687,"ysyxSoCFull asic cpu cpu core csr io_mem_en", false,-1);
        tracep->declBit(c+3690,"ysyxSoCFull asic cpu cpu core csr io_mem_valid", false,-1);
        tracep->declBus(c+3666,"ysyxSoCFull asic cpu cpu core csr io_csr_Jmp_addr", false,-1, 31,0);
        tracep->declBit(c+3667,"ysyxSoCFull asic cpu cpu core csr io_csr_Jmp_en", false,-1);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu core csr io_csr_data", false,-1, 63,0);
        tracep->declBit(c+3659,"ysyxSoCFull asic cpu cpu core csr io_irq", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu core csr mtip_0", false,-1);
        tracep->declQuad(c+4189,"ysyxSoCFull asic cpu cpu core csr mtvec", false,-1, 63,0);
        tracep->declQuad(c+4191,"ysyxSoCFull asic cpu cpu core csr mcause", false,-1, 63,0);
        tracep->declQuad(c+4193,"ysyxSoCFull asic cpu cpu core csr mstatus", false,-1, 63,0);
        tracep->declQuad(c+4195,"ysyxSoCFull asic cpu cpu core csr mepc", false,-1, 63,0);
        tracep->declQuad(c+4197,"ysyxSoCFull asic cpu cpu core csr mcycle", false,-1, 63,0);
        tracep->declQuad(c+4199,"ysyxSoCFull asic cpu cpu core csr mie", false,-1, 63,0);
        tracep->declQuad(c+4201,"ysyxSoCFull asic cpu cpu core csr mscratch", false,-1, 63,0);
        tracep->declBit(c+4203,"ysyxSoCFull asic cpu cpu core csr intr_state", false,-1);
        tracep->declBit(c+4204,"ysyxSoCFull asic cpu cpu core csr mtip", false,-1);
        tracep->declBit(c+4205,"ysyxSoCFull asic cpu cpu core csr valid_REG", false,-1);
        tracep->declBit(c+4206,"ysyxSoCFull asic cpu cpu core csr valid_REG_1", false,-1);
        tracep->declBit(c+4207,"ysyxSoCFull asic cpu cpu core csr valid", false,-1);
        tracep->declBit(c+4208,"ysyxSoCFull asic cpu cpu core csr intr_global_en", false,-1);
        tracep->declBit(c+4209,"ysyxSoCFull asic cpu cpu core csr intr_clint_en", false,-1);
        tracep->declQuad(c+4210,"ysyxSoCFull asic cpu cpu core csr mstatus_hi_hi_hi", false,-1, 50,0);
        tracep->declBus(c+4212,"ysyxSoCFull asic cpu cpu core csr mstatus_hi_lo_lo", false,-1, 2,0);
        tracep->declBus(c+4213,"ysyxSoCFull asic cpu cpu core csr mstatus_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+4214,"ysyxSoCFull asic cpu cpu core csr mstatus_lo_lo_lo", false,-1, 2,0);
        tracep->declQuad(c+4215,"ysyxSoCFull asic cpu cpu core csr io_csr_data_rdata", false,-1, 63,0);
        tracep->declQuad(c+4217,"ysyxSoCFull asic cpu cpu core csr io_csr_data_wdata", false,-1, 63,0);
        tracep->declBus(c+4219,"ysyxSoCFull asic cpu cpu core csr io_csr_data_mstatus_xs", false,-1, 1,0);
        tracep->declBus(c+4220,"ysyxSoCFull asic cpu cpu core csr io_csr_data_mstatus_fs", false,-1, 1,0);
        tracep->declBit(c+4221,"ysyxSoCFull asic cpu cpu core csr io_csr_data_mstatus_hi", false,-1);
        tracep->declQuad(c+4222,"ysyxSoCFull asic cpu cpu core csr io_csr_data_mstatus_lo", false,-1, 62,0);
        tracep->declBit(c+4224,"ysyxSoCFull asic cpu cpu core csr io_csr_Jmp_en_br_en", false,-1);
        tracep->declBit(c+4225,"ysyxSoCFull asic cpu cpu core csr io_csr_Jmp_en_mstatus_lo_lo_hi", false,-1);
        tracep->declQuad(c+4226,"ysyxSoCFull asic cpu cpu core csr io_csr_Jmp_addr_br_addr", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core crossbar1to2 clock", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_req_ready", false,-1);
        tracep->declBit(c+3693,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_resp_ready", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_resp_valid", false,-1);
        tracep->declQuad(c+3703,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3706,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_req_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3708,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_resp_ready", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_resp_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3712,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_req_ready", false,-1);
        tracep->declBit(c+3713,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_resp_ready", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_resp_valid", false,-1);
        tracep->declQuad(c+3716,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_out_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3718,"ysyxSoCFull asic cpu cpu core crossbar1to2 io_to_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_clock", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_io_in_0_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_io_in_0_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_io_in_1_valid", false,-1);
        tracep->declQuad(c+3716,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_io_in_1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_io_out_ready", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_io_out_valid", false,-1);
        tracep->declQuad(c+3703,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_io_out_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter_io_chosen", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter clock", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter io_in_0_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter io_in_0_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter io_in_1_valid", false,-1);
        tracep->declQuad(c+3716,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter io_in_1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter io_out_ready", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter io_out_valid", false,-1);
        tracep->declQuad(c+3703,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter io_out_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter io_chosen", false,-1);
        tracep->declBit(c+4228,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter lastGrant", false,-1);
        tracep->declBit(c+4229,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter grantMask_1", false,-1);
        tracep->declBit(c+4230,"ysyxSoCFull asic cpu cpu core crossbar1to2 arbiter validMask_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache reset", false,-1);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu core dcache io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu cpu core dcache io_sram4_cen", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu core dcache io_sram4_wen", false,-1);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu cpu core dcache io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu core dcache io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu cpu core dcache io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu cpu core dcache io_sram5_cen", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu core dcache io_sram5_wen", false,-1);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu cpu core dcache io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu core dcache io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu core dcache io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu core dcache io_sram6_cen", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu core dcache io_sram6_wen", false,-1);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu cpu core dcache io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu core dcache io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu cpu core dcache io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu cpu core dcache io_sram7_cen", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu core dcache io_sram7_wen", false,-1);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu cpu core dcache io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu core dcache io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+3706,"ysyxSoCFull asic cpu cpu core dcache io_in_req_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull asic cpu cpu core dcache io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache io_in_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3708,"ysyxSoCFull asic cpu cpu core dcache io_in_resp_ready", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core dcache io_in_resp_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core dcache io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_req_ready", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_req_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_req_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_req_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_req_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_req_bits_wen", false,-1);
        tracep->declBit(c+3596,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_resp_ready", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core dcache io_out_cache_resp_bits_rlast", false,-1);
        tracep->declBit(c+3607,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_req_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_req_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_req_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_req_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_resp_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core dcache io_out_uncache_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core dcache fence_i", false,-1);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core dcache dcache_fi_complete", false,-1);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram4_cen", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram4_wen", false,-1);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram5_cen", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram5_wen", false,-1);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram6_cen", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram6_wen", false,-1);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram7_cen", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram7_wen", false,-1);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu core dcache dcache_io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache_reset", false,-1);
        tracep->declBit(c+4231,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_req_ready", false,-1);
        tracep->declBit(c+4232,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_req_bits_wen", false,-1);
        tracep->declBit(c+4233,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_resp_ready", false,-1);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_resp_valid", false,-1);
        tracep->declQuad(c+4235,"ysyxSoCFull asic cpu cpu core dcache cache_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_req_ready", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_req_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_req_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_req_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_req_bits_wen", false,-1);
        tracep->declBit(c+3596,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_resp_ready", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core dcache cache_io_out_resp_bits_rlast", false,-1);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core dcache cache_fence_i_0", false,-1);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core dcache cache_dcache_fi_complete_0", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache uncache_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache uncache_reset", false,-1);
        tracep->declBit(c+4237,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_req_ready", false,-1);
        tracep->declBit(c+4238,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+4239,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_resp_ready", false,-1);
        tracep->declBit(c+4240,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_resp_valid", false,-1);
        tracep->declQuad(c+4241,"ysyxSoCFull asic cpu cpu core dcache uncache_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3607,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_req_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_req_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_req_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_resp_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core dcache uncache_io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_clock", false,-1);
        tracep->declBit(c+3706,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_req_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3708,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_resp_ready", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_resp_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4231,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_req_ready", false,-1);
        tracep->declBit(c+4232,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+4233,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_resp_ready", false,-1);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_resp_valid", false,-1);
        tracep->declQuad(c+4235,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4237,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_req_ready", false,-1);
        tracep->declBit(c+4238,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+4239,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_resp_ready", false,-1);
        tracep->declBit(c+4240,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_resp_valid", false,-1);
        tracep->declQuad(c+4241,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_out_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4243,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2_io_to_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache reset", false,-1);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu core dcache cache io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu cpu core dcache cache io_sram4_cen", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu cpu core dcache cache io_sram4_wen", false,-1);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu cpu core dcache cache io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu core dcache cache io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu cpu core dcache cache io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu cpu core dcache cache io_sram5_cen", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu core dcache cache io_sram5_wen", false,-1);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu cpu core dcache cache io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu core dcache cache io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu core dcache cache io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu core dcache cache io_sram6_cen", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu core dcache cache io_sram6_wen", false,-1);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu cpu core dcache cache io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu core dcache cache io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu cpu core dcache cache io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu cpu core dcache cache io_sram7_cen", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu core dcache cache io_sram7_wen", false,-1);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu cpu core dcache cache io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu core dcache cache io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+4231,"ysyxSoCFull asic cpu cpu core dcache cache io_in_req_ready", false,-1);
        tracep->declBit(c+4232,"ysyxSoCFull asic cpu cpu core dcache cache io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache cache io_in_req_bits_addr", false,-1, 31,0);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache cache io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache cache io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache cache io_in_req_bits_wen", false,-1);
        tracep->declBit(c+4233,"ysyxSoCFull asic cpu cpu core dcache cache io_in_resp_ready", false,-1);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu core dcache cache io_in_resp_valid", false,-1);
        tracep->declQuad(c+4235,"ysyxSoCFull asic cpu cpu core dcache cache io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_ready", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_bits_wen", false,-1);
        tracep->declBit(c+3596,"ysyxSoCFull asic cpu cpu core dcache cache io_out_resp_ready", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic cpu cpu core dcache cache io_out_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core dcache cache io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core dcache cache io_out_resp_bits_rlast", false,-1);
        tracep->declBit(c+3637,"ysyxSoCFull asic cpu cpu core dcache cache fence_i_0", false,-1);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core dcache cache dcache_fi_complete_0", false,-1);
        tracep->declBit(c+4244,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_en", false,-1);
        tracep->declBit(c+4245,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wen", false,-1);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_addr", false,-1, 5,0);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata", false,-1, 127,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_rdata", false,-1, 127,0);
        tracep->declBit(c+4246,"ysyxSoCFull asic cpu cpu core dcache cache sram_1_io_en", false,-1);
        tracep->declBit(c+4247,"ysyxSoCFull asic cpu cpu core dcache cache sram_1_io_wen", false,-1);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu cpu core dcache cache sram_1_io_addr", false,-1, 5,0);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu cpu core dcache cache sram_1_io_wdata", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu core dcache cache sram_1_io_rdata", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyxSoCFull asic cpu cpu core dcache cache sram_2_io_en", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull asic cpu cpu core dcache cache sram_2_io_wen", false,-1);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu cpu core dcache cache sram_2_io_addr", false,-1, 5,0);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu cpu core dcache cache sram_2_io_wdata", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu core dcache cache sram_2_io_rdata", false,-1, 127,0);
        tracep->declBit(c+4250,"ysyxSoCFull asic cpu cpu core dcache cache sram_3_io_en", false,-1);
        tracep->declBit(c+4251,"ysyxSoCFull asic cpu cpu core dcache cache sram_3_io_wen", false,-1);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu cpu core dcache cache sram_3_io_addr", false,-1, 5,0);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu cpu core dcache cache sram_3_io_wdata", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu core dcache cache sram_3_io_rdata", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_reset", false,-1);
        tracep->declBus(c+4252,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_idx", false,-1, 5,0);
        tracep->declBus(c+4253,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_tag_r", false,-1, 20,0);
        tracep->declBus(c+4254,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_tag_w", false,-1, 20,0);
        tracep->declBit(c+4255,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_tag_wen", false,-1);
        tracep->declBit(c+4256,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_dirty_r", false,-1);
        tracep->declBit(c+4257,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_dirty_w", false,-1);
        tracep->declBit(c+4258,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_dirty_wen", false,-1);
        tracep->declBit(c+4259,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_valid_r", false,-1);
        tracep->declBit(c+4260,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_invalidate", false,-1);
        tracep->declBit(c+4261,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_dirty_r_async", false,-1);
        tracep->declBit(c+4262,"ysyxSoCFull asic cpu cpu core dcache cache meta_0_io_valid_r_async", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_reset", false,-1);
        tracep->declBus(c+4263,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_idx", false,-1, 5,0);
        tracep->declBus(c+4264,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_tag_r", false,-1, 20,0);
        tracep->declBus(c+4265,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_tag_w", false,-1, 20,0);
        tracep->declBit(c+4266,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_tag_wen", false,-1);
        tracep->declBit(c+4267,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_dirty_r", false,-1);
        tracep->declBit(c+4268,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_dirty_w", false,-1);
        tracep->declBit(c+4269,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_dirty_wen", false,-1);
        tracep->declBit(c+4270,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_valid_r", false,-1);
        tracep->declBit(c+4271,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_invalidate", false,-1);
        tracep->declBit(c+4272,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_dirty_r_async", false,-1);
        tracep->declBit(c+4273,"ysyxSoCFull asic cpu cpu core dcache cache meta_1_io_valid_r_async", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_reset", false,-1);
        tracep->declBus(c+4274,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_idx", false,-1, 5,0);
        tracep->declBus(c+4275,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_tag_r", false,-1, 20,0);
        tracep->declBus(c+4276,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_tag_w", false,-1, 20,0);
        tracep->declBit(c+4277,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_tag_wen", false,-1);
        tracep->declBit(c+4278,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_dirty_r", false,-1);
        tracep->declBit(c+4279,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_dirty_w", false,-1);
        tracep->declBit(c+4280,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_dirty_wen", false,-1);
        tracep->declBit(c+4281,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_valid_r", false,-1);
        tracep->declBit(c+4282,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_invalidate", false,-1);
        tracep->declBit(c+4283,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_dirty_r_async", false,-1);
        tracep->declBit(c+4284,"ysyxSoCFull asic cpu cpu core dcache cache meta_2_io_valid_r_async", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_reset", false,-1);
        tracep->declBus(c+4285,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_idx", false,-1, 5,0);
        tracep->declBus(c+4286,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_tag_r", false,-1, 20,0);
        tracep->declBus(c+4287,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_tag_w", false,-1, 20,0);
        tracep->declBit(c+4288,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_tag_wen", false,-1);
        tracep->declBit(c+4289,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_dirty_r", false,-1);
        tracep->declBit(c+4290,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_dirty_w", false,-1);
        tracep->declBit(c+4291,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_dirty_wen", false,-1);
        tracep->declBit(c+4292,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_valid_r", false,-1);
        tracep->declBit(c+4293,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_invalidate", false,-1);
        tracep->declBit(c+4294,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_dirty_r_async", false,-1);
        tracep->declBit(c+4295,"ysyxSoCFull asic cpu cpu core dcache cache meta_3_io_valid_r_async", false,-1);
        tracep->declBit(c+4296,"ysyxSoCFull asic cpu cpu core dcache cache plru0_0", false,-1);
        tracep->declBit(c+4297,"ysyxSoCFull asic cpu cpu core dcache cache plru0_1", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull asic cpu cpu core dcache cache plru0_2", false,-1);
        tracep->declBit(c+4299,"ysyxSoCFull asic cpu cpu core dcache cache plru0_3", false,-1);
        tracep->declBit(c+4300,"ysyxSoCFull asic cpu cpu core dcache cache plru0_4", false,-1);
        tracep->declBit(c+4301,"ysyxSoCFull asic cpu cpu core dcache cache plru0_5", false,-1);
        tracep->declBit(c+4302,"ysyxSoCFull asic cpu cpu core dcache cache plru0_6", false,-1);
        tracep->declBit(c+4303,"ysyxSoCFull asic cpu cpu core dcache cache plru0_7", false,-1);
        tracep->declBit(c+4304,"ysyxSoCFull asic cpu cpu core dcache cache plru0_8", false,-1);
        tracep->declBit(c+4305,"ysyxSoCFull asic cpu cpu core dcache cache plru0_9", false,-1);
        tracep->declBit(c+4306,"ysyxSoCFull asic cpu cpu core dcache cache plru0_10", false,-1);
        tracep->declBit(c+4307,"ysyxSoCFull asic cpu cpu core dcache cache plru0_11", false,-1);
        tracep->declBit(c+4308,"ysyxSoCFull asic cpu cpu core dcache cache plru0_12", false,-1);
        tracep->declBit(c+4309,"ysyxSoCFull asic cpu cpu core dcache cache plru0_13", false,-1);
        tracep->declBit(c+4310,"ysyxSoCFull asic cpu cpu core dcache cache plru0_14", false,-1);
        tracep->declBit(c+4311,"ysyxSoCFull asic cpu cpu core dcache cache plru0_15", false,-1);
        tracep->declBit(c+4312,"ysyxSoCFull asic cpu cpu core dcache cache plru0_16", false,-1);
        tracep->declBit(c+4313,"ysyxSoCFull asic cpu cpu core dcache cache plru0_17", false,-1);
        tracep->declBit(c+4314,"ysyxSoCFull asic cpu cpu core dcache cache plru0_18", false,-1);
        tracep->declBit(c+4315,"ysyxSoCFull asic cpu cpu core dcache cache plru0_19", false,-1);
        tracep->declBit(c+4316,"ysyxSoCFull asic cpu cpu core dcache cache plru0_20", false,-1);
        tracep->declBit(c+4317,"ysyxSoCFull asic cpu cpu core dcache cache plru0_21", false,-1);
        tracep->declBit(c+4318,"ysyxSoCFull asic cpu cpu core dcache cache plru0_22", false,-1);
        tracep->declBit(c+4319,"ysyxSoCFull asic cpu cpu core dcache cache plru0_23", false,-1);
        tracep->declBit(c+4320,"ysyxSoCFull asic cpu cpu core dcache cache plru0_24", false,-1);
        tracep->declBit(c+4321,"ysyxSoCFull asic cpu cpu core dcache cache plru0_25", false,-1);
        tracep->declBit(c+4322,"ysyxSoCFull asic cpu cpu core dcache cache plru0_26", false,-1);
        tracep->declBit(c+4323,"ysyxSoCFull asic cpu cpu core dcache cache plru0_27", false,-1);
        tracep->declBit(c+4324,"ysyxSoCFull asic cpu cpu core dcache cache plru0_28", false,-1);
        tracep->declBit(c+4325,"ysyxSoCFull asic cpu cpu core dcache cache plru0_29", false,-1);
        tracep->declBit(c+4326,"ysyxSoCFull asic cpu cpu core dcache cache plru0_30", false,-1);
        tracep->declBit(c+4327,"ysyxSoCFull asic cpu cpu core dcache cache plru0_31", false,-1);
        tracep->declBit(c+4328,"ysyxSoCFull asic cpu cpu core dcache cache plru0_32", false,-1);
        tracep->declBit(c+4329,"ysyxSoCFull asic cpu cpu core dcache cache plru0_33", false,-1);
        tracep->declBit(c+4330,"ysyxSoCFull asic cpu cpu core dcache cache plru0_34", false,-1);
        tracep->declBit(c+4331,"ysyxSoCFull asic cpu cpu core dcache cache plru0_35", false,-1);
        tracep->declBit(c+4332,"ysyxSoCFull asic cpu cpu core dcache cache plru0_36", false,-1);
        tracep->declBit(c+4333,"ysyxSoCFull asic cpu cpu core dcache cache plru0_37", false,-1);
        tracep->declBit(c+4334,"ysyxSoCFull asic cpu cpu core dcache cache plru0_38", false,-1);
        tracep->declBit(c+4335,"ysyxSoCFull asic cpu cpu core dcache cache plru0_39", false,-1);
        tracep->declBit(c+4336,"ysyxSoCFull asic cpu cpu core dcache cache plru0_40", false,-1);
        tracep->declBit(c+4337,"ysyxSoCFull asic cpu cpu core dcache cache plru0_41", false,-1);
        tracep->declBit(c+4338,"ysyxSoCFull asic cpu cpu core dcache cache plru0_42", false,-1);
        tracep->declBit(c+4339,"ysyxSoCFull asic cpu cpu core dcache cache plru0_43", false,-1);
        tracep->declBit(c+4340,"ysyxSoCFull asic cpu cpu core dcache cache plru0_44", false,-1);
        tracep->declBit(c+4341,"ysyxSoCFull asic cpu cpu core dcache cache plru0_45", false,-1);
        tracep->declBit(c+4342,"ysyxSoCFull asic cpu cpu core dcache cache plru0_46", false,-1);
        tracep->declBit(c+4343,"ysyxSoCFull asic cpu cpu core dcache cache plru0_47", false,-1);
        tracep->declBit(c+4344,"ysyxSoCFull asic cpu cpu core dcache cache plru0_48", false,-1);
        tracep->declBit(c+4345,"ysyxSoCFull asic cpu cpu core dcache cache plru0_49", false,-1);
        tracep->declBit(c+4346,"ysyxSoCFull asic cpu cpu core dcache cache plru0_50", false,-1);
        tracep->declBit(c+4347,"ysyxSoCFull asic cpu cpu core dcache cache plru0_51", false,-1);
        tracep->declBit(c+4348,"ysyxSoCFull asic cpu cpu core dcache cache plru0_52", false,-1);
        tracep->declBit(c+4349,"ysyxSoCFull asic cpu cpu core dcache cache plru0_53", false,-1);
        tracep->declBit(c+4350,"ysyxSoCFull asic cpu cpu core dcache cache plru0_54", false,-1);
        tracep->declBit(c+4351,"ysyxSoCFull asic cpu cpu core dcache cache plru0_55", false,-1);
        tracep->declBit(c+4352,"ysyxSoCFull asic cpu cpu core dcache cache plru0_56", false,-1);
        tracep->declBit(c+4353,"ysyxSoCFull asic cpu cpu core dcache cache plru0_57", false,-1);
        tracep->declBit(c+4354,"ysyxSoCFull asic cpu cpu core dcache cache plru0_58", false,-1);
        tracep->declBit(c+4355,"ysyxSoCFull asic cpu cpu core dcache cache plru0_59", false,-1);
        tracep->declBit(c+4356,"ysyxSoCFull asic cpu cpu core dcache cache plru0_60", false,-1);
        tracep->declBit(c+4357,"ysyxSoCFull asic cpu cpu core dcache cache plru0_61", false,-1);
        tracep->declBit(c+4358,"ysyxSoCFull asic cpu cpu core dcache cache plru0_62", false,-1);
        tracep->declBit(c+4359,"ysyxSoCFull asic cpu cpu core dcache cache plru0_63", false,-1);
        tracep->declBit(c+4360,"ysyxSoCFull asic cpu cpu core dcache cache plru1_0", false,-1);
        tracep->declBit(c+4361,"ysyxSoCFull asic cpu cpu core dcache cache plru1_1", false,-1);
        tracep->declBit(c+4362,"ysyxSoCFull asic cpu cpu core dcache cache plru1_2", false,-1);
        tracep->declBit(c+4363,"ysyxSoCFull asic cpu cpu core dcache cache plru1_3", false,-1);
        tracep->declBit(c+4364,"ysyxSoCFull asic cpu cpu core dcache cache plru1_4", false,-1);
        tracep->declBit(c+4365,"ysyxSoCFull asic cpu cpu core dcache cache plru1_5", false,-1);
        tracep->declBit(c+4366,"ysyxSoCFull asic cpu cpu core dcache cache plru1_6", false,-1);
        tracep->declBit(c+4367,"ysyxSoCFull asic cpu cpu core dcache cache plru1_7", false,-1);
        tracep->declBit(c+4368,"ysyxSoCFull asic cpu cpu core dcache cache plru1_8", false,-1);
        tracep->declBit(c+4369,"ysyxSoCFull asic cpu cpu core dcache cache plru1_9", false,-1);
        tracep->declBit(c+4370,"ysyxSoCFull asic cpu cpu core dcache cache plru1_10", false,-1);
        tracep->declBit(c+4371,"ysyxSoCFull asic cpu cpu core dcache cache plru1_11", false,-1);
        tracep->declBit(c+4372,"ysyxSoCFull asic cpu cpu core dcache cache plru1_12", false,-1);
        tracep->declBit(c+4373,"ysyxSoCFull asic cpu cpu core dcache cache plru1_13", false,-1);
        tracep->declBit(c+4374,"ysyxSoCFull asic cpu cpu core dcache cache plru1_14", false,-1);
        tracep->declBit(c+4375,"ysyxSoCFull asic cpu cpu core dcache cache plru1_15", false,-1);
        tracep->declBit(c+4376,"ysyxSoCFull asic cpu cpu core dcache cache plru1_16", false,-1);
        tracep->declBit(c+4377,"ysyxSoCFull asic cpu cpu core dcache cache plru1_17", false,-1);
        tracep->declBit(c+4378,"ysyxSoCFull asic cpu cpu core dcache cache plru1_18", false,-1);
        tracep->declBit(c+4379,"ysyxSoCFull asic cpu cpu core dcache cache plru1_19", false,-1);
        tracep->declBit(c+4380,"ysyxSoCFull asic cpu cpu core dcache cache plru1_20", false,-1);
        tracep->declBit(c+4381,"ysyxSoCFull asic cpu cpu core dcache cache plru1_21", false,-1);
        tracep->declBit(c+4382,"ysyxSoCFull asic cpu cpu core dcache cache plru1_22", false,-1);
        tracep->declBit(c+4383,"ysyxSoCFull asic cpu cpu core dcache cache plru1_23", false,-1);
        tracep->declBit(c+4384,"ysyxSoCFull asic cpu cpu core dcache cache plru1_24", false,-1);
        tracep->declBit(c+4385,"ysyxSoCFull asic cpu cpu core dcache cache plru1_25", false,-1);
        tracep->declBit(c+4386,"ysyxSoCFull asic cpu cpu core dcache cache plru1_26", false,-1);
        tracep->declBit(c+4387,"ysyxSoCFull asic cpu cpu core dcache cache plru1_27", false,-1);
        tracep->declBit(c+4388,"ysyxSoCFull asic cpu cpu core dcache cache plru1_28", false,-1);
        tracep->declBit(c+4389,"ysyxSoCFull asic cpu cpu core dcache cache plru1_29", false,-1);
        tracep->declBit(c+4390,"ysyxSoCFull asic cpu cpu core dcache cache plru1_30", false,-1);
        tracep->declBit(c+4391,"ysyxSoCFull asic cpu cpu core dcache cache plru1_31", false,-1);
        tracep->declBit(c+4392,"ysyxSoCFull asic cpu cpu core dcache cache plru1_32", false,-1);
        tracep->declBit(c+4393,"ysyxSoCFull asic cpu cpu core dcache cache plru1_33", false,-1);
        tracep->declBit(c+4394,"ysyxSoCFull asic cpu cpu core dcache cache plru1_34", false,-1);
        tracep->declBit(c+4395,"ysyxSoCFull asic cpu cpu core dcache cache plru1_35", false,-1);
        tracep->declBit(c+4396,"ysyxSoCFull asic cpu cpu core dcache cache plru1_36", false,-1);
        tracep->declBit(c+4397,"ysyxSoCFull asic cpu cpu core dcache cache plru1_37", false,-1);
        tracep->declBit(c+4398,"ysyxSoCFull asic cpu cpu core dcache cache plru1_38", false,-1);
        tracep->declBit(c+4399,"ysyxSoCFull asic cpu cpu core dcache cache plru1_39", false,-1);
        tracep->declBit(c+4400,"ysyxSoCFull asic cpu cpu core dcache cache plru1_40", false,-1);
        tracep->declBit(c+4401,"ysyxSoCFull asic cpu cpu core dcache cache plru1_41", false,-1);
        tracep->declBit(c+4402,"ysyxSoCFull asic cpu cpu core dcache cache plru1_42", false,-1);
        tracep->declBit(c+4403,"ysyxSoCFull asic cpu cpu core dcache cache plru1_43", false,-1);
        tracep->declBit(c+4404,"ysyxSoCFull asic cpu cpu core dcache cache plru1_44", false,-1);
        tracep->declBit(c+4405,"ysyxSoCFull asic cpu cpu core dcache cache plru1_45", false,-1);
        tracep->declBit(c+4406,"ysyxSoCFull asic cpu cpu core dcache cache plru1_46", false,-1);
        tracep->declBit(c+4407,"ysyxSoCFull asic cpu cpu core dcache cache plru1_47", false,-1);
        tracep->declBit(c+4408,"ysyxSoCFull asic cpu cpu core dcache cache plru1_48", false,-1);
        tracep->declBit(c+4409,"ysyxSoCFull asic cpu cpu core dcache cache plru1_49", false,-1);
        tracep->declBit(c+4410,"ysyxSoCFull asic cpu cpu core dcache cache plru1_50", false,-1);
        tracep->declBit(c+4411,"ysyxSoCFull asic cpu cpu core dcache cache plru1_51", false,-1);
        tracep->declBit(c+4412,"ysyxSoCFull asic cpu cpu core dcache cache plru1_52", false,-1);
        tracep->declBit(c+4413,"ysyxSoCFull asic cpu cpu core dcache cache plru1_53", false,-1);
        tracep->declBit(c+4414,"ysyxSoCFull asic cpu cpu core dcache cache plru1_54", false,-1);
        tracep->declBit(c+4415,"ysyxSoCFull asic cpu cpu core dcache cache plru1_55", false,-1);
        tracep->declBit(c+4416,"ysyxSoCFull asic cpu cpu core dcache cache plru1_56", false,-1);
        tracep->declBit(c+4417,"ysyxSoCFull asic cpu cpu core dcache cache plru1_57", false,-1);
        tracep->declBit(c+4418,"ysyxSoCFull asic cpu cpu core dcache cache plru1_58", false,-1);
        tracep->declBit(c+4419,"ysyxSoCFull asic cpu cpu core dcache cache plru1_59", false,-1);
        tracep->declBit(c+4420,"ysyxSoCFull asic cpu cpu core dcache cache plru1_60", false,-1);
        tracep->declBit(c+4421,"ysyxSoCFull asic cpu cpu core dcache cache plru1_61", false,-1);
        tracep->declBit(c+4422,"ysyxSoCFull asic cpu cpu core dcache cache plru1_62", false,-1);
        tracep->declBit(c+4423,"ysyxSoCFull asic cpu cpu core dcache cache plru1_63", false,-1);
        tracep->declBit(c+4424,"ysyxSoCFull asic cpu cpu core dcache cache plru2_0", false,-1);
        tracep->declBit(c+4425,"ysyxSoCFull asic cpu cpu core dcache cache plru2_1", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull asic cpu cpu core dcache cache plru2_2", false,-1);
        tracep->declBit(c+4427,"ysyxSoCFull asic cpu cpu core dcache cache plru2_3", false,-1);
        tracep->declBit(c+4428,"ysyxSoCFull asic cpu cpu core dcache cache plru2_4", false,-1);
        tracep->declBit(c+4429,"ysyxSoCFull asic cpu cpu core dcache cache plru2_5", false,-1);
        tracep->declBit(c+4430,"ysyxSoCFull asic cpu cpu core dcache cache plru2_6", false,-1);
        tracep->declBit(c+4431,"ysyxSoCFull asic cpu cpu core dcache cache plru2_7", false,-1);
        tracep->declBit(c+4432,"ysyxSoCFull asic cpu cpu core dcache cache plru2_8", false,-1);
        tracep->declBit(c+4433,"ysyxSoCFull asic cpu cpu core dcache cache plru2_9", false,-1);
        tracep->declBit(c+4434,"ysyxSoCFull asic cpu cpu core dcache cache plru2_10", false,-1);
        tracep->declBit(c+4435,"ysyxSoCFull asic cpu cpu core dcache cache plru2_11", false,-1);
        tracep->declBit(c+4436,"ysyxSoCFull asic cpu cpu core dcache cache plru2_12", false,-1);
        tracep->declBit(c+4437,"ysyxSoCFull asic cpu cpu core dcache cache plru2_13", false,-1);
        tracep->declBit(c+4438,"ysyxSoCFull asic cpu cpu core dcache cache plru2_14", false,-1);
        tracep->declBit(c+4439,"ysyxSoCFull asic cpu cpu core dcache cache plru2_15", false,-1);
        tracep->declBit(c+4440,"ysyxSoCFull asic cpu cpu core dcache cache plru2_16", false,-1);
        tracep->declBit(c+4441,"ysyxSoCFull asic cpu cpu core dcache cache plru2_17", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull asic cpu cpu core dcache cache plru2_18", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull asic cpu cpu core dcache cache plru2_19", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull asic cpu cpu core dcache cache plru2_20", false,-1);
        tracep->declBit(c+4445,"ysyxSoCFull asic cpu cpu core dcache cache plru2_21", false,-1);
        tracep->declBit(c+4446,"ysyxSoCFull asic cpu cpu core dcache cache plru2_22", false,-1);
        tracep->declBit(c+4447,"ysyxSoCFull asic cpu cpu core dcache cache plru2_23", false,-1);
        tracep->declBit(c+4448,"ysyxSoCFull asic cpu cpu core dcache cache plru2_24", false,-1);
        tracep->declBit(c+4449,"ysyxSoCFull asic cpu cpu core dcache cache plru2_25", false,-1);
        tracep->declBit(c+4450,"ysyxSoCFull asic cpu cpu core dcache cache plru2_26", false,-1);
        tracep->declBit(c+4451,"ysyxSoCFull asic cpu cpu core dcache cache plru2_27", false,-1);
        tracep->declBit(c+4452,"ysyxSoCFull asic cpu cpu core dcache cache plru2_28", false,-1);
        tracep->declBit(c+4453,"ysyxSoCFull asic cpu cpu core dcache cache plru2_29", false,-1);
        tracep->declBit(c+4454,"ysyxSoCFull asic cpu cpu core dcache cache plru2_30", false,-1);
        tracep->declBit(c+4455,"ysyxSoCFull asic cpu cpu core dcache cache plru2_31", false,-1);
        tracep->declBit(c+4456,"ysyxSoCFull asic cpu cpu core dcache cache plru2_32", false,-1);
        tracep->declBit(c+4457,"ysyxSoCFull asic cpu cpu core dcache cache plru2_33", false,-1);
        tracep->declBit(c+4458,"ysyxSoCFull asic cpu cpu core dcache cache plru2_34", false,-1);
        tracep->declBit(c+4459,"ysyxSoCFull asic cpu cpu core dcache cache plru2_35", false,-1);
        tracep->declBit(c+4460,"ysyxSoCFull asic cpu cpu core dcache cache plru2_36", false,-1);
        tracep->declBit(c+4461,"ysyxSoCFull asic cpu cpu core dcache cache plru2_37", false,-1);
        tracep->declBit(c+4462,"ysyxSoCFull asic cpu cpu core dcache cache plru2_38", false,-1);
        tracep->declBit(c+4463,"ysyxSoCFull asic cpu cpu core dcache cache plru2_39", false,-1);
        tracep->declBit(c+4464,"ysyxSoCFull asic cpu cpu core dcache cache plru2_40", false,-1);
        tracep->declBit(c+4465,"ysyxSoCFull asic cpu cpu core dcache cache plru2_41", false,-1);
        tracep->declBit(c+4466,"ysyxSoCFull asic cpu cpu core dcache cache plru2_42", false,-1);
        tracep->declBit(c+4467,"ysyxSoCFull asic cpu cpu core dcache cache plru2_43", false,-1);
        tracep->declBit(c+4468,"ysyxSoCFull asic cpu cpu core dcache cache plru2_44", false,-1);
        tracep->declBit(c+4469,"ysyxSoCFull asic cpu cpu core dcache cache plru2_45", false,-1);
        tracep->declBit(c+4470,"ysyxSoCFull asic cpu cpu core dcache cache plru2_46", false,-1);
        tracep->declBit(c+4471,"ysyxSoCFull asic cpu cpu core dcache cache plru2_47", false,-1);
        tracep->declBit(c+4472,"ysyxSoCFull asic cpu cpu core dcache cache plru2_48", false,-1);
        tracep->declBit(c+4473,"ysyxSoCFull asic cpu cpu core dcache cache plru2_49", false,-1);
        tracep->declBit(c+4474,"ysyxSoCFull asic cpu cpu core dcache cache plru2_50", false,-1);
        tracep->declBit(c+4475,"ysyxSoCFull asic cpu cpu core dcache cache plru2_51", false,-1);
        tracep->declBit(c+4476,"ysyxSoCFull asic cpu cpu core dcache cache plru2_52", false,-1);
        tracep->declBit(c+4477,"ysyxSoCFull asic cpu cpu core dcache cache plru2_53", false,-1);
        tracep->declBit(c+4478,"ysyxSoCFull asic cpu cpu core dcache cache plru2_54", false,-1);
        tracep->declBit(c+4479,"ysyxSoCFull asic cpu cpu core dcache cache plru2_55", false,-1);
        tracep->declBit(c+4480,"ysyxSoCFull asic cpu cpu core dcache cache plru2_56", false,-1);
        tracep->declBit(c+4481,"ysyxSoCFull asic cpu cpu core dcache cache plru2_57", false,-1);
        tracep->declBit(c+4482,"ysyxSoCFull asic cpu cpu core dcache cache plru2_58", false,-1);
        tracep->declBit(c+4483,"ysyxSoCFull asic cpu cpu core dcache cache plru2_59", false,-1);
        tracep->declBit(c+4484,"ysyxSoCFull asic cpu cpu core dcache cache plru2_60", false,-1);
        tracep->declBit(c+4485,"ysyxSoCFull asic cpu cpu core dcache cache plru2_61", false,-1);
        tracep->declBit(c+4486,"ysyxSoCFull asic cpu cpu core dcache cache plru2_62", false,-1);
        tracep->declBit(c+4487,"ysyxSoCFull asic cpu cpu core dcache cache plru2_63", false,-1);
        tracep->declBit(c+4488,"ysyxSoCFull asic cpu cpu core dcache cache s2_hit_real_REG", false,-1);
        tracep->declBus(c+4253,"ysyxSoCFull asic cpu cpu core dcache cache tag_out_0", false,-1, 20,0);
        tracep->declBus(c+4489,"ysyxSoCFull asic cpu cpu core dcache cache s2_addr", false,-1, 31,0);
        tracep->declBus(c+4490,"ysyxSoCFull asic cpu cpu core dcache cache s2_tag", false,-1, 20,0);
        tracep->declBit(c+4259,"ysyxSoCFull asic cpu cpu core dcache cache valid_out_0", false,-1);
        tracep->declBit(c+4491,"ysyxSoCFull asic cpu cpu core dcache cache hit_0", false,-1);
        tracep->declBus(c+4264,"ysyxSoCFull asic cpu cpu core dcache cache tag_out_1", false,-1, 20,0);
        tracep->declBit(c+4270,"ysyxSoCFull asic cpu cpu core dcache cache valid_out_1", false,-1);
        tracep->declBit(c+4492,"ysyxSoCFull asic cpu cpu core dcache cache hit_1", false,-1);
        tracep->declBus(c+4275,"ysyxSoCFull asic cpu cpu core dcache cache tag_out_2", false,-1, 20,0);
        tracep->declBit(c+4281,"ysyxSoCFull asic cpu cpu core dcache cache valid_out_2", false,-1);
        tracep->declBit(c+4493,"ysyxSoCFull asic cpu cpu core dcache cache hit_2", false,-1);
        tracep->declBus(c+4286,"ysyxSoCFull asic cpu cpu core dcache cache tag_out_3", false,-1, 20,0);
        tracep->declBit(c+4292,"ysyxSoCFull asic cpu cpu core dcache cache valid_out_3", false,-1);
        tracep->declBit(c+4494,"ysyxSoCFull asic cpu cpu core dcache cache hit_3", false,-1);
        tracep->declBit(c+4495,"ysyxSoCFull asic cpu cpu core dcache cache s2_hit", false,-1);
        tracep->declBit(c+4496,"ysyxSoCFull asic cpu cpu core dcache cache s2_reg_hit", false,-1);
        tracep->declBit(c+4497,"ysyxSoCFull asic cpu cpu core dcache cache s2_hit_real", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull asic cpu cpu core dcache cache s2_wen", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull asic cpu cpu core dcache cache state", false,-1, 3,0);
        tracep->declBit(c+4500,"ysyxSoCFull asic cpu cpu core dcache cache hit_ready", false,-1);
        tracep->declBit(c+4501,"ysyxSoCFull asic cpu cpu core dcache cache invalid_ready", false,-1);
        tracep->declBit(c+4502,"ysyxSoCFull asic cpu cpu core dcache cache fi_ready", false,-1);
        tracep->declBit(c+4503,"ysyxSoCFull asic cpu cpu core dcache cache fi_valid", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull asic cpu cpu core dcache cache fi_state", false,-1, 2,0);
        tracep->declBit(c+3638,"ysyxSoCFull asic cpu cpu core dcache cache dcache_fi_complete", false,-1);
        tracep->declBit(c+4505,"ysyxSoCFull asic cpu cpu core dcache cache fi_fire", false,-1);
        tracep->declBus(c+4506,"ysyxSoCFull asic cpu cpu core dcache cache s1_idx", false,-1, 5,0);
        tracep->declBit(c+4507,"ysyxSoCFull asic cpu cpu core dcache cache s2_offs", false,-1);
        tracep->declBus(c+4508,"ysyxSoCFull asic cpu cpu core dcache cache s2_idx", false,-1, 5,0);
        tracep->declQuad(c+4509,"ysyxSoCFull asic cpu cpu core dcache cache s2_wdata", false,-1, 63,0);
        tracep->declBus(c+4511,"ysyxSoCFull asic cpu cpu core dcache cache s2_wmask", false,-1, 7,0);
        tracep->declBus(c+4512,"ysyxSoCFull asic cpu cpu core dcache cache s2_way_hi_1", false,-1, 1,0);
        tracep->declBus(c+4513,"ysyxSoCFull asic cpu cpu core dcache cache s2_way_lo_1", false,-1, 1,0);
        tracep->declBit(c+4514,"ysyxSoCFull asic cpu cpu core dcache cache s2_way_hi_2", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull asic cpu cpu core dcache cache s2_way_lo_2", false,-1);
        tracep->declBus(c+4516,"ysyxSoCFull asic cpu cpu core dcache cache s2_way", false,-1, 1,0);
        tracep->declArray(c+4517,"ysyxSoCFull asic cpu cpu core dcache cache s2_reg_rdata", false,-1, 127,0);
        tracep->declBit(c+4521,"ysyxSoCFull asic cpu cpu core dcache cache s2_reg_dirty", false,-1);
        tracep->declBus(c+4522,"ysyxSoCFull asic cpu cpu core dcache cache s2_reg_tag_r", false,-1, 20,0);
        tracep->declArray(c+4523,"ysyxSoCFull asic cpu cpu core dcache cache s2_reg_dat_w", false,-1, 127,0);
        tracep->declBit(c+4527,"ysyxSoCFull asic cpu cpu core dcache cache REG", false,-1);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu cpu core dcache cache sram_out_0", false,-1, 127,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu cpu core dcache cache sram_out_1", false,-1, 127,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu cpu core dcache cache sram_out_2", false,-1, 127,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu cpu core dcache cache sram_out_3", false,-1, 127,0);
        tracep->declBit(c+4528,"ysyxSoCFull asic cpu cpu core dcache cache replace_way_lo", false,-1);
        tracep->declBus(c+4529,"ysyxSoCFull asic cpu cpu core dcache cache replace_way", false,-1, 1,0);
        tracep->declBit(c+4256,"ysyxSoCFull asic cpu cpu core dcache cache dirty_out_0", false,-1);
        tracep->declBit(c+4267,"ysyxSoCFull asic cpu cpu core dcache cache dirty_out_1", false,-1);
        tracep->declBit(c+4278,"ysyxSoCFull asic cpu cpu core dcache cache dirty_out_2", false,-1);
        tracep->declBit(c+4289,"ysyxSoCFull asic cpu cpu core dcache cache dirty_out_3", false,-1);
        tracep->declQuad(c+4530,"ysyxSoCFull asic cpu cpu core dcache cache wdata1", false,-1, 63,0);
        tracep->declQuad(c+4532,"ysyxSoCFull asic cpu cpu core dcache cache wdata2", false,-1, 63,0);
        tracep->declBit(c+4534,"ysyxSoCFull asic cpu cpu core dcache cache REG_1", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull asic cpu cpu core dcache cache REG_2", false,-1);
        tracep->declBus(c+4536,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4537,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4538,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4539,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+4540,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4541,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4542,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4543,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+4544,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_hi_1", false,-1, 63,0);
        tracep->declQuad(c+4546,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_lo_3", false,-1, 63,0);
        tracep->declQuad(c+4548,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_hi_5", false,-1, 63,0);
        tracep->declQuad(c+4550,"ysyxSoCFull asic cpu cpu core dcache cache sram_0_io_wdata_lo_6", false,-1, 63,0);
        tracep->declQuad(c+4552,"ysyxSoCFull asic cpu cpu core dcache cache io_in_resp_bits_rdata_REG", false,-1, 63,0);
        tracep->declBus(c+4554,"ysyxSoCFull asic cpu cpu core dcache cache fi_counter", false,-1, 7,0);
        tracep->declBus(c+4555,"ysyxSoCFull asic cpu cpu core dcache cache fi_sram_idx", false,-1, 1,0);
        tracep->declBus(c+4556,"ysyxSoCFull asic cpu cpu core dcache cache fi_line_idx", false,-1, 5,0);
        tracep->declBit(c+4557,"ysyxSoCFull asic cpu cpu core dcache cache fi_update_REG", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull asic cpu cpu core dcache cache fi_update", false,-1);
        tracep->declArray(c+4559,"ysyxSoCFull asic cpu cpu core dcache cache fi_wdata_r", false,-1, 127,0);
        tracep->declBus(c+4563,"ysyxSoCFull asic cpu cpu core dcache cache fi_tag_r", false,-1, 20,0);
        tracep->declBus(c+4564,"ysyxSoCFull asic cpu cpu core dcache cache fi_counter_next", false,-1, 7,0);
        tracep->declBit(c+4565,"ysyxSoCFull asic cpu cpu core dcache cache is_dirty", false,-1);
        tracep->declBus(c+4566,"ysyxSoCFull asic cpu cpu core dcache cache io_out_req_bits_addr_hi", false,-1, 27,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache uncache clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core dcache uncache reset", false,-1);
        tracep->declBit(c+4237,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_req_ready", false,-1);
        tracep->declBit(c+4238,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+4239,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_resp_ready", false,-1);
        tracep->declBit(c+4240,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_resp_valid", false,-1);
        tracep->declQuad(c+4241,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3607,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_req_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_req_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_req_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_resp_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core dcache uncache io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBus(c+4567,"ysyxSoCFull asic cpu cpu core dcache uncache state", false,-1, 2,0);
        tracep->declBus(c+4568,"ysyxSoCFull asic cpu cpu core dcache uncache addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu core dcache uncache ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu core dcache uncache wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu core dcache uncache wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu core dcache uncache wen", false,-1);
        tracep->declBus(c+4569,"ysyxSoCFull asic cpu cpu core dcache uncache size", false,-1, 1,0);
        tracep->declQuad(c+4570,"ysyxSoCFull asic cpu cpu core dcache uncache rdata_1", false,-1, 63,0);
        tracep->declQuad(c+4572,"ysyxSoCFull asic cpu cpu core dcache uncache rdata_2", false,-1, 63,0);
        tracep->declBit(c+4574,"ysyxSoCFull asic cpu cpu core dcache uncache req_split", false,-1);
        tracep->declBus(c+4575,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_resp_bits_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+4576,"ysyxSoCFull asic cpu cpu core dcache uncache io_in_resp_bits_rdata_lo", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 clock", false,-1);
        tracep->declBit(c+3706,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_req_ready", false,-1);
        tracep->declBit(c+3707,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3708,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_resp_ready", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_resp_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4231,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_req_ready", false,-1);
        tracep->declBit(c+4232,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+4233,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_resp_ready", false,-1);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_resp_valid", false,-1);
        tracep->declQuad(c+4235,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4237,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_req_ready", false,-1);
        tracep->declBit(c+4238,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_req_bits_wen", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+4239,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_resp_ready", false,-1);
        tracep->declBit(c+4240,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_resp_valid", false,-1);
        tracep->declQuad(c+4241,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_out_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4243,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 io_to_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_clock", false,-1);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_io_in_0_valid", false,-1);
        tracep->declQuad(c+4235,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_io_in_0_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4240,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_io_in_1_valid", false,-1);
        tracep->declQuad(c+4241,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_io_in_1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3708,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_io_out_ready", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_io_out_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_io_out_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4239,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter_io_chosen", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter clock", false,-1);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter io_in_0_valid", false,-1);
        tracep->declQuad(c+4235,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter io_in_0_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4240,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter io_in_1_valid", false,-1);
        tracep->declQuad(c+4241,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter io_in_1_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3708,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter io_out_ready", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter io_out_valid", false,-1);
        tracep->declQuad(c+3710,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter io_out_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+4239,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter io_chosen", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter lastGrant", false,-1);
        tracep->declBit(c+4578,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter grantMask_1", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull asic cpu cpu core dcache crossbar1to2 arbiter validMask_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu core clint clock", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic cpu cpu core clint reset", false,-1);
        tracep->declBit(c+3712,"ysyxSoCFull asic cpu cpu core clint io_in_req_ready", false,-1);
        tracep->declBit(c+3713,"ysyxSoCFull asic cpu cpu core clint io_in_req_valid", false,-1);
        tracep->declBus(c+3694,"ysyxSoCFull asic cpu cpu core clint io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu core clint io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+3696,"ysyxSoCFull asic cpu cpu core clint io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu core clint io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu core clint io_in_req_bits_wen", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu core clint io_in_resp_ready", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu core clint io_in_resp_valid", false,-1);
        tracep->declQuad(c+3716,"ysyxSoCFull asic cpu cpu core clint io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu core clint mtip_0", false,-1);
        tracep->declQuad(c+4580,"ysyxSoCFull asic cpu cpu core clint mtime", false,-1, 63,0);
        tracep->declQuad(c+4582,"ysyxSoCFull asic cpu cpu core clint mtimecmp", false,-1, 63,0);
        tracep->declBus(c+4584,"ysyxSoCFull asic cpu cpu core clint clint_addr", false,-1, 15,0);
        tracep->declBit(c+4585,"ysyxSoCFull asic cpu cpu core clint clint_ren", false,-1);
        tracep->declBus(c+4586,"ysyxSoCFull asic cpu cpu core clint clint_wmask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4587,"ysyxSoCFull asic cpu cpu core clint clint_wmask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4588,"ysyxSoCFull asic cpu cpu core clint clint_wmask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4589,"ysyxSoCFull asic cpu cpu core clint clint_wmask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+4590,"ysyxSoCFull asic cpu cpu core clint clint_wmask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4591,"ysyxSoCFull asic cpu cpu core clint clint_wmask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4592,"ysyxSoCFull asic cpu cpu core clint clint_wmask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4593,"ysyxSoCFull asic cpu cpu core clint clint_wmask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull asic cpu cpu core clint clint_wmask", false,-1, 63,0);
        tracep->declBit(c+4596,"ysyxSoCFull asic cpu cpu core clint clint_wen", false,-1);
        tracep->declQuad(c+3716,"ysyxSoCFull asic cpu cpu core clint reg_rdata", false,-1, 63,0);
        tracep->declBus(c+4597,"ysyxSoCFull asic cpu cpu core clint state", false,-1, 1,0);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu core clint mtip", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu crossbar clock", false,-1);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu crossbar io_in_0_req_ready", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu crossbar io_in_0_req_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu crossbar io_in_0_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu crossbar io_in_0_req_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu crossbar io_in_0_req_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu crossbar io_in_0_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu crossbar io_in_0_req_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu crossbar io_in_0_req_bits_wen", false,-1);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu crossbar io_in_0_resp_ready", false,-1);
        tracep->declBit(c+19710,"ysyxSoCFull asic cpu cpu crossbar io_in_0_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar io_in_0_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu crossbar io_in_0_resp_bits_rlast", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu crossbar io_in_1_req_ready", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu crossbar io_in_1_req_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu crossbar io_in_1_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu crossbar io_in_1_req_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu crossbar io_in_1_req_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu crossbar io_in_1_req_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu crossbar io_in_1_req_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu crossbar io_in_1_req_bits_wen", false,-1);
        tracep->declBit(c+3596,"ysyxSoCFull asic cpu cpu crossbar io_in_1_resp_ready", false,-1);
        tracep->declBit(c+19712,"ysyxSoCFull asic cpu cpu crossbar io_in_1_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar io_in_1_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu crossbar io_in_1_resp_bits_rlast", false,-1);
        tracep->declBit(c+3597,"ysyxSoCFull asic cpu cpu crossbar io_in_2_req_ready", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu crossbar io_in_2_req_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu crossbar io_in_2_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu crossbar io_in_2_req_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu crossbar io_in_2_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu crossbar io_in_2_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu crossbar io_in_2_req_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu crossbar io_in_2_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu crossbar io_in_2_resp_ready", false,-1);
        tracep->declBit(c+19713,"ysyxSoCFull asic cpu cpu crossbar io_in_2_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar io_in_2_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3607,"ysyxSoCFull asic cpu cpu crossbar io_in_3_req_ready", false,-1);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu crossbar io_in_3_req_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu crossbar io_in_3_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu crossbar io_in_3_req_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu crossbar io_in_3_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu crossbar io_in_3_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu crossbar io_in_3_req_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu crossbar io_in_3_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu crossbar io_in_3_resp_ready", false,-1);
        tracep->declBit(c+19714,"ysyxSoCFull asic cpu cpu crossbar io_in_3_resp_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar io_in_3_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+3617,"ysyxSoCFull asic cpu cpu crossbar io_out_req_ready", false,-1);
        tracep->declBit(c+3618,"ysyxSoCFull asic cpu cpu crossbar io_out_req_valid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_id", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3619,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_aen", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_ren", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_wlast", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_wen", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_len", false,-1, 7,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu crossbar io_out_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu crossbar io_out_resp_ready", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull asic cpu cpu crossbar io_out_resp_valid", false,-1);
        tracep->declBus(c+19716,"ysyxSoCFull asic cpu cpu crossbar io_out_resp_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu crossbar io_out_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu crossbar io_out_resp_bits_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu crossbar arbiter_clock", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_0_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_0_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_0_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_0_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_0_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_0_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_0_bits_wen", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_1_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_1_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_1_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_1_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_1_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_1_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_1_bits_wen", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_2_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_2_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_2_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_2_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_2_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_2_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_2_bits_size", false,-1, 1,0);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_3_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_3_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_3_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_3_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_3_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_3_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_in_3_bits_size", false,-1, 1,0);
        tracep->declBit(c+3617,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_ready", false,-1);
        tracep->declBit(c+3618,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_valid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_id", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3619,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_aen", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_ren", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_wlast", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_wen", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_len", false,-1, 7,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_out_bits_size", false,-1, 1,0);
        tracep->declBus(c+4598,"ysyxSoCFull asic cpu cpu crossbar arbiter_io_chosen", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu cpu crossbar arbiter clock", false,-1);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_0_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_0_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3580,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_0_bits_aen", false,-1);
        tracep->declBit(c+3581,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_0_bits_ren", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_0_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3584,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_0_bits_wlast", false,-1);
        tracep->declBit(c+3585,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_0_bits_wen", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_1_valid", false,-1);
        tracep->declBus(c+3589,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_1_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_1_bits_aen", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_1_bits_ren", false,-1);
        tracep->declQuad(c+3592,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_1_bits_wdata", false,-1, 63,0);
        tracep->declBit(c+3594,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_1_bits_wlast", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_1_bits_wen", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_2_valid", false,-1);
        tracep->declBus(c+3599,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_2_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3600,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_2_bits_ren", false,-1);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_2_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_2_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3604,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_2_bits_wen", false,-1);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_2_bits_size", false,-1, 1,0);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_3_valid", false,-1);
        tracep->declBus(c+3609,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_3_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_3_bits_ren", false,-1);
        tracep->declQuad(c+3611,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_3_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+3613,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_3_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+3614,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_3_bits_wen", false,-1);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu crossbar arbiter io_in_3_bits_size", false,-1, 1,0);
        tracep->declBit(c+3617,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_ready", false,-1);
        tracep->declBit(c+3618,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_valid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_id", false,-1, 3,0);
    }
}

void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3619,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_aen", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_ren", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_wlast", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_wen", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_len", false,-1, 7,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu crossbar arbiter io_out_bits_size", false,-1, 1,0);
        tracep->declBus(c+4598,"ysyxSoCFull asic cpu cpu crossbar arbiter io_chosen", false,-1, 1,0);
        tracep->declBus(c+4599,"ysyxSoCFull asic cpu cpu crossbar arbiter lastGrant", false,-1, 1,0);
        tracep->declBit(c+4600,"ysyxSoCFull asic cpu cpu crossbar arbiter grantMask_1", false,-1);
        tracep->declBit(c+4601,"ysyxSoCFull asic cpu cpu crossbar arbiter grantMask_2", false,-1);
        tracep->declBit(c+4602,"ysyxSoCFull asic cpu cpu crossbar arbiter grantMask_3", false,-1);
        tracep->declBit(c+4603,"ysyxSoCFull asic cpu cpu crossbar arbiter validMask_1", false,-1);
        tracep->declBit(c+4604,"ysyxSoCFull asic cpu cpu crossbar arbiter validMask_2", false,-1);
        tracep->declBit(c+4605,"ysyxSoCFull asic cpu cpu crossbar arbiter validMask_3", false,-1);
        tracep->declBit(c+3617,"ysyxSoCFull asic cpu cpu core2axi io_in_req_ready", false,-1);
        tracep->declBit(c+3618,"ysyxSoCFull asic cpu cpu core2axi io_in_req_valid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_id", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3619,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_aen", false,-1);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_ren", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_wmask", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_wlast", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_wen", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_len", false,-1, 7,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu core2axi io_in_req_bits_size", false,-1, 1,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu core2axi io_in_resp_ready", false,-1);
        tracep->declBit(c+19715,"ysyxSoCFull asic cpu cpu core2axi io_in_resp_valid", false,-1);
        tracep->declBus(c+19716,"ysyxSoCFull asic cpu cpu core2axi io_in_resp_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core2axi io_in_resp_bits_rdata", false,-1, 63,0);
        tracep->declBit(c+19711,"ysyxSoCFull asic cpu cpu core2axi io_in_resp_bits_rlast", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic cpu cpu core2axi io_out_aw_ready", false,-1);
        tracep->declBit(c+107,"ysyxSoCFull asic cpu cpu core2axi io_out_aw_valid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu core2axi io_out_aw_bits_addr", false,-1, 31,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu core2axi io_out_aw_bits_id", false,-1, 3,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu core2axi io_out_aw_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu core2axi io_out_aw_bits_size", false,-1, 2,0);
        tracep->declBit(c+108,"ysyxSoCFull asic cpu cpu core2axi io_out_w_ready", false,-1);
        tracep->declBit(c+109,"ysyxSoCFull asic cpu cpu core2axi io_out_w_valid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu core2axi io_out_w_bits_data", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu core2axi io_out_w_bits_strb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu core2axi io_out_w_bits_last", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu core2axi io_out_b_ready", false,-1);
        tracep->declBit(c+19393,"ysyxSoCFull asic cpu cpu core2axi io_out_b_valid", false,-1);
        tracep->declBus(c+19394,"ysyxSoCFull asic cpu cpu core2axi io_out_b_bits_id", false,-1, 3,0);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu cpu core2axi io_out_ar_ready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu cpu core2axi io_out_ar_valid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu core2axi io_out_ar_bits_addr", false,-1, 31,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu core2axi io_out_ar_bits_id", false,-1, 3,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu core2axi io_out_ar_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu core2axi io_out_ar_bits_size", false,-1, 2,0);
        tracep->declBit(c+19392,"ysyxSoCFull asic cpu cpu core2axi io_out_r_ready", false,-1);
        tracep->declBit(c+19395,"ysyxSoCFull asic cpu cpu core2axi io_out_r_valid", false,-1);
        tracep->declQuad(c+19397,"ysyxSoCFull asic cpu cpu core2axi io_out_r_bits_data", false,-1, 63,0);
        tracep->declBus(c+19396,"ysyxSoCFull asic cpu cpu core2axi io_out_r_bits_id", false,-1, 3,0);
        tracep->declBit(c+19399,"ysyxSoCFull asic cpu cpu core2axi io_out_r_bits_last", false,-1);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM0 Bits", false,-1, 31,0);
        tracep->declBus(c+21134,"ysyxSoCFull asic cpu SRAM0 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+21135,"ysyxSoCFull asic cpu SRAM0 Add_Width", false,-1, 31,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM0 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3489,"ysyxSoCFull asic cpu SRAM0 Q", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu SRAM0 CLK", false,-1);
        tracep->declBit(c+3498,"ysyxSoCFull asic cpu SRAM0 CEN", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu SRAM0 WEN", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu SRAM0 BWEN", false,-1, 127,0);
        tracep->declBus(c+3497,"ysyxSoCFull asic cpu SRAM0 A", false,-1, 5,0);
        tracep->declArray(c+3493,"ysyxSoCFull asic cpu SRAM0 D", false,-1, 127,0);
        tracep->declBit(c+3738,"ysyxSoCFull asic cpu SRAM0 cen", false,-1);
        tracep->declBit(c+3739,"ysyxSoCFull asic cpu SRAM0 wen", false,-1);
        tracep->declArray(c+21136,"ysyxSoCFull asic cpu SRAM0 bwen", false,-1, 127,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM1 Bits", false,-1, 31,0);
        tracep->declBus(c+21134,"ysyxSoCFull asic cpu SRAM1 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+21135,"ysyxSoCFull asic cpu SRAM1 Add_Width", false,-1, 31,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM1 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3500,"ysyxSoCFull asic cpu SRAM1 Q", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu SRAM1 CLK", false,-1);
        tracep->declBit(c+3509,"ysyxSoCFull asic cpu SRAM1 CEN", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu SRAM1 WEN", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu SRAM1 BWEN", false,-1, 127,0);
        tracep->declBus(c+3508,"ysyxSoCFull asic cpu SRAM1 A", false,-1, 5,0);
        tracep->declArray(c+3504,"ysyxSoCFull asic cpu SRAM1 D", false,-1, 127,0);
        tracep->declBit(c+3740,"ysyxSoCFull asic cpu SRAM1 cen", false,-1);
        tracep->declBit(c+3741,"ysyxSoCFull asic cpu SRAM1 wen", false,-1);
        tracep->declArray(c+21136,"ysyxSoCFull asic cpu SRAM1 bwen", false,-1, 127,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM2 Bits", false,-1, 31,0);
        tracep->declBus(c+21134,"ysyxSoCFull asic cpu SRAM2 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+21135,"ysyxSoCFull asic cpu SRAM2 Add_Width", false,-1, 31,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM2 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu SRAM2 Q", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu SRAM2 CLK", false,-1);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu SRAM2 CEN", false,-1);
        tracep->declBit(c+3521,"ysyxSoCFull asic cpu SRAM2 WEN", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu SRAM2 BWEN", false,-1, 127,0);
        tracep->declBus(c+3519,"ysyxSoCFull asic cpu SRAM2 A", false,-1, 5,0);
        tracep->declArray(c+3515,"ysyxSoCFull asic cpu SRAM2 D", false,-1, 127,0);
        tracep->declBit(c+3742,"ysyxSoCFull asic cpu SRAM2 cen", false,-1);
        tracep->declBit(c+3743,"ysyxSoCFull asic cpu SRAM2 wen", false,-1);
        tracep->declArray(c+21136,"ysyxSoCFull asic cpu SRAM2 bwen", false,-1, 127,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM3 Bits", false,-1, 31,0);
        tracep->declBus(c+21134,"ysyxSoCFull asic cpu SRAM3 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+21135,"ysyxSoCFull asic cpu SRAM3 Add_Width", false,-1, 31,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM3 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3522,"ysyxSoCFull asic cpu SRAM3 Q", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu SRAM3 CLK", false,-1);
        tracep->declBit(c+3531,"ysyxSoCFull asic cpu SRAM3 CEN", false,-1);
        tracep->declBit(c+3532,"ysyxSoCFull asic cpu SRAM3 WEN", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu SRAM3 BWEN", false,-1, 127,0);
        tracep->declBus(c+3530,"ysyxSoCFull asic cpu SRAM3 A", false,-1, 5,0);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu SRAM3 D", false,-1, 127,0);
        tracep->declBit(c+3744,"ysyxSoCFull asic cpu SRAM3 cen", false,-1);
        tracep->declBit(c+3745,"ysyxSoCFull asic cpu SRAM3 wen", false,-1);
        tracep->declArray(c+21136,"ysyxSoCFull asic cpu SRAM3 bwen", false,-1, 127,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM4 Bits", false,-1, 31,0);
        tracep->declBus(c+21134,"ysyxSoCFull asic cpu SRAM4 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+21135,"ysyxSoCFull asic cpu SRAM4 Add_Width", false,-1, 31,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM4 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3533,"ysyxSoCFull asic cpu SRAM4 Q", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu SRAM4 CLK", false,-1);
        tracep->declBit(c+3542,"ysyxSoCFull asic cpu SRAM4 CEN", false,-1);
        tracep->declBit(c+3543,"ysyxSoCFull asic cpu SRAM4 WEN", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu SRAM4 BWEN", false,-1, 127,0);
        tracep->declBus(c+3541,"ysyxSoCFull asic cpu SRAM4 A", false,-1, 5,0);
        tracep->declArray(c+3537,"ysyxSoCFull asic cpu SRAM4 D", false,-1, 127,0);
        tracep->declBit(c+4244,"ysyxSoCFull asic cpu SRAM4 cen", false,-1);
        tracep->declBit(c+4245,"ysyxSoCFull asic cpu SRAM4 wen", false,-1);
        tracep->declArray(c+21136,"ysyxSoCFull asic cpu SRAM4 bwen", false,-1, 127,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM5 Bits", false,-1, 31,0);
        tracep->declBus(c+21134,"ysyxSoCFull asic cpu SRAM5 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+21135,"ysyxSoCFull asic cpu SRAM5 Add_Width", false,-1, 31,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM5 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3544,"ysyxSoCFull asic cpu SRAM5 Q", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu SRAM5 CLK", false,-1);
        tracep->declBit(c+3553,"ysyxSoCFull asic cpu SRAM5 CEN", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu SRAM5 WEN", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu SRAM5 BWEN", false,-1, 127,0);
        tracep->declBus(c+3552,"ysyxSoCFull asic cpu SRAM5 A", false,-1, 5,0);
        tracep->declArray(c+3548,"ysyxSoCFull asic cpu SRAM5 D", false,-1, 127,0);
        tracep->declBit(c+4246,"ysyxSoCFull asic cpu SRAM5 cen", false,-1);
        tracep->declBit(c+4247,"ysyxSoCFull asic cpu SRAM5 wen", false,-1);
        tracep->declArray(c+21136,"ysyxSoCFull asic cpu SRAM5 bwen", false,-1, 127,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM6 Bits", false,-1, 31,0);
        tracep->declBus(c+21134,"ysyxSoCFull asic cpu SRAM6 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+21135,"ysyxSoCFull asic cpu SRAM6 Add_Width", false,-1, 31,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM6 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3555,"ysyxSoCFull asic cpu SRAM6 Q", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu SRAM6 CLK", false,-1);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu SRAM6 CEN", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu SRAM6 WEN", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu SRAM6 BWEN", false,-1, 127,0);
        tracep->declBus(c+3563,"ysyxSoCFull asic cpu SRAM6 A", false,-1, 5,0);
        tracep->declArray(c+3559,"ysyxSoCFull asic cpu SRAM6 D", false,-1, 127,0);
        tracep->declBit(c+4248,"ysyxSoCFull asic cpu SRAM6 cen", false,-1);
        tracep->declBit(c+4249,"ysyxSoCFull asic cpu SRAM6 wen", false,-1);
        tracep->declArray(c+21136,"ysyxSoCFull asic cpu SRAM6 bwen", false,-1, 127,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM7 Bits", false,-1, 31,0);
        tracep->declBus(c+21134,"ysyxSoCFull asic cpu SRAM7 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+21135,"ysyxSoCFull asic cpu SRAM7 Add_Width", false,-1, 31,0);
        tracep->declBus(c+21133,"ysyxSoCFull asic cpu SRAM7 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3566,"ysyxSoCFull asic cpu SRAM7 Q", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu SRAM7 CLK", false,-1);
        tracep->declBit(c+3575,"ysyxSoCFull asic cpu SRAM7 CEN", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu SRAM7 WEN", false,-1);
        tracep->declArray(c+21128,"ysyxSoCFull asic cpu SRAM7 BWEN", false,-1, 127,0);
        tracep->declBus(c+3574,"ysyxSoCFull asic cpu SRAM7 A", false,-1, 5,0);
        tracep->declArray(c+3570,"ysyxSoCFull asic cpu SRAM7 D", false,-1, 127,0);
        tracep->declBit(c+4250,"ysyxSoCFull asic cpu SRAM7 cen", false,-1);
        tracep->declBit(c+4251,"ysyxSoCFull asic cpu SRAM7 wen", false,-1);
        tracep->declArray(c+21136,"ysyxSoCFull asic cpu SRAM7 bwen", false,-1, 127,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic luart reset", false,-1);
        tracep->declBit(c+19340,"ysyxSoCFull asic luart auto_in_psel", false,-1);
        tracep->declBit(c+19341,"ysyxSoCFull asic luart auto_in_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic luart auto_in_pwrite", false,-1);
        tracep->declBus(c+19342,"ysyxSoCFull asic luart auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+125,"ysyxSoCFull asic luart auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic luart auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19343,"ysyxSoCFull asic luart auto_in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart auto_in_pslverr", false,-1);
        tracep->declBus(c+21087,"ysyxSoCFull asic luart auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart uart_rx", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic luart uart_tx", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart_clk", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic luart muart_resetn", false,-1);
        tracep->declBit(c+19340,"ysyxSoCFull asic luart muart_in_psel", false,-1);
        tracep->declBit(c+19341,"ysyxSoCFull asic luart muart_in_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic luart muart_in_pwrite", false,-1);
        tracep->declBus(c+19349,"ysyxSoCFull asic luart muart_in_paddr", false,-1, 31,0);
        tracep->declBus(c+21140,"ysyxSoCFull asic luart muart_in_pprot", false,-1, 2,0);
        tracep->declBus(c+125,"ysyxSoCFull asic luart muart_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic luart muart_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19343,"ysyxSoCFull asic luart muart_in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart_in_pslverr", false,-1);
        tracep->declBus(c+21087,"ysyxSoCFull asic luart muart_in_prdata", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart_uart_rx", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic luart muart_uart_tx", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic luart muart resetn", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart clk", false,-1);
        tracep->declBit(c+19340,"ysyxSoCFull asic luart muart in_psel", false,-1);
        tracep->declBit(c+19341,"ysyxSoCFull asic luart muart in_penable", false,-1);
        tracep->declBus(c+21140,"ysyxSoCFull asic luart muart in_pprot", false,-1, 2,0);
        tracep->declBit(c+19343,"ysyxSoCFull asic luart muart in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart in_pslverr", false,-1);
        tracep->declBus(c+19349,"ysyxSoCFull asic luart muart in_paddr", false,-1, 31,0);
        tracep->declBit(c+124,"ysyxSoCFull asic luart muart in_pwrite", false,-1);
        tracep->declBus(c+21087,"ysyxSoCFull asic luart muart in_prdata", false,-1, 31,0);
        tracep->declBus(c+125,"ysyxSoCFull asic luart muart in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic luart muart in_pstrb", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart uart_rx", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic luart muart uart_tx", false,-1);
        tracep->declBit(c+18456,"ysyxSoCFull asic luart muart rtsn", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart ctsn", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic luart muart dtr_pad_o", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart dsr_pad_i", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart ri_pad_i", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart dcd_pad_i", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull asic luart muart interrupt", false,-1);
        tracep->declBit(c+19305,"ysyxSoCFull asic luart muart reg_we", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull asic luart muart reg_re", false,-1);
        tracep->declBus(c+19350,"ysyxSoCFull asic luart muart reg_adr", false,-1, 2,0);
        tracep->declBus(c+19351,"ysyxSoCFull asic luart muart reg_dat8_w", false,-1, 7,0);
        tracep->declBus(c+4606,"ysyxSoCFull asic luart muart reg_dat8_w_reg", false,-1, 7,0);
        tracep->declBus(c+21094,"ysyxSoCFull asic luart muart reg_dat8_r", false,-1, 7,0);
        tracep->declBit(c+18459,"ysyxSoCFull asic luart muart rts_internal", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart Uregs clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic luart muart Uregs wb_rst_i", false,-1);
        tracep->declBus(c+19350,"ysyxSoCFull asic luart muart Uregs wb_addr_i", false,-1, 2,0);
        tracep->declBus(c+19352,"ysyxSoCFull asic luart muart Uregs wb_dat_i", false,-1, 7,0);
        tracep->declBus(c+21094,"ysyxSoCFull asic luart muart Uregs wb_dat_o", false,-1, 7,0);
        tracep->declBit(c+19305,"ysyxSoCFull asic luart muart Uregs wb_we_i", false,-1);
        tracep->declBit(c+19306,"ysyxSoCFull asic luart muart Uregs wb_re_i", false,-1);
        tracep->declBit(c+18431,"ysyxSoCFull asic luart muart Uregs stx_pad_o", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart Uregs srx_pad_i", false,-1);
        tracep->declBus(c+21141,"ysyxSoCFull asic luart muart Uregs modem_inputs", false,-1, 3,0);
        tracep->declBit(c+18459,"ysyxSoCFull asic luart muart Uregs rts_pad_o", false,-1);
        tracep->declBit(c+18457,"ysyxSoCFull asic luart muart Uregs dtr_pad_o", false,-1);
        tracep->declBit(c+18458,"ysyxSoCFull asic luart muart Uregs int_o", false,-1);
        tracep->declBit(c+18460,"ysyxSoCFull asic luart muart Uregs enable", false,-1);
        tracep->declBit(c+18461,"ysyxSoCFull asic luart muart Uregs srx_pad", false,-1);
        tracep->declBus(c+18462,"ysyxSoCFull asic luart muart Uregs ier", false,-1, 3,0);
        tracep->declBus(c+18463,"ysyxSoCFull asic luart muart Uregs iir", false,-1, 3,0);
        tracep->declBus(c+18464,"ysyxSoCFull asic luart muart Uregs fcr", false,-1, 1,0);
        tracep->declBus(c+18465,"ysyxSoCFull asic luart muart Uregs mcr", false,-1, 4,0);
        tracep->declBus(c+18466,"ysyxSoCFull asic luart muart Uregs lcr", false,-1, 7,0);
        tracep->declBus(c+18467,"ysyxSoCFull asic luart muart Uregs msr", false,-1, 7,0);
        tracep->declBus(c+18468,"ysyxSoCFull asic luart muart Uregs dl", false,-1, 15,0);
        tracep->declBus(c+18469,"ysyxSoCFull asic luart muart Uregs scratch", false,-1, 7,0);
        tracep->declBit(c+18470,"ysyxSoCFull asic luart muart Uregs start_dlc", false,-1);
        tracep->declBit(c+18471,"ysyxSoCFull asic luart muart Uregs lsr_mask_d", false,-1);
        tracep->declBit(c+18472,"ysyxSoCFull asic luart muart Uregs msi_reset", false,-1);
        tracep->declBus(c+18473,"ysyxSoCFull asic luart muart Uregs dlc", false,-1, 15,0);
        tracep->declBus(c+18474,"ysyxSoCFull asic luart muart Uregs trigger_level", false,-1, 3,0);
        tracep->declBit(c+18475,"ysyxSoCFull asic luart muart Uregs rx_reset", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull asic luart muart Uregs tx_reset", false,-1);
        tracep->declBit(c+18477,"ysyxSoCFull asic luart muart Uregs dlab", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic luart muart Uregs cts_pad_i", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart Uregs dsr_pad_i", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart Uregs ri_pad_i", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart Uregs dcd_pad_i", false,-1);
        tracep->declBit(c+18478,"ysyxSoCFull asic luart muart Uregs loopback", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart Uregs cts", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic luart muart Uregs dsr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic luart muart Uregs ri", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic luart muart Uregs dcd", false,-1);
        tracep->declBit(c+18479,"ysyxSoCFull asic luart muart Uregs cts_c", false,-1);
        tracep->declBit(c+18480,"ysyxSoCFull asic luart muart Uregs dsr_c", false,-1);
        tracep->declBit(c+18481,"ysyxSoCFull asic luart muart Uregs ri_c", false,-1);
        tracep->declBit(c+18482,"ysyxSoCFull asic luart muart Uregs dcd_c", false,-1);
        tracep->declBus(c+18483,"ysyxSoCFull asic luart muart Uregs lsr", false,-1, 7,0);
        tracep->declBit(c+18484,"ysyxSoCFull asic luart muart Uregs lsr0", false,-1);
        tracep->declBit(c+18485,"ysyxSoCFull asic luart muart Uregs lsr1", false,-1);
        tracep->declBit(c+18486,"ysyxSoCFull asic luart muart Uregs lsr2", false,-1);
        tracep->declBit(c+18487,"ysyxSoCFull asic luart muart Uregs lsr3", false,-1);
        tracep->declBit(c+18488,"ysyxSoCFull asic luart muart Uregs lsr4", false,-1);
        tracep->declBit(c+18489,"ysyxSoCFull asic luart muart Uregs lsr5", false,-1);
        tracep->declBit(c+18490,"ysyxSoCFull asic luart muart Uregs lsr6", false,-1);
        tracep->declBit(c+18491,"ysyxSoCFull asic luart muart Uregs lsr7", false,-1);
        tracep->declBit(c+18492,"ysyxSoCFull asic luart muart Uregs lsr0r", false,-1);
        tracep->declBit(c+18493,"ysyxSoCFull asic luart muart Uregs lsr1r", false,-1);
        tracep->declBit(c+18494,"ysyxSoCFull asic luart muart Uregs lsr2r", false,-1);
        tracep->declBit(c+18495,"ysyxSoCFull asic luart muart Uregs lsr3r", false,-1);
        tracep->declBit(c+18496,"ysyxSoCFull asic luart muart Uregs lsr4r", false,-1);
        tracep->declBit(c+18497,"ysyxSoCFull asic luart muart Uregs lsr5r", false,-1);
        tracep->declBit(c+18498,"ysyxSoCFull asic luart muart Uregs lsr6r", false,-1);
        tracep->declBit(c+18499,"ysyxSoCFull asic luart muart Uregs lsr7r", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull asic luart muart Uregs lsr_mask", false,-1);
        tracep->declBit(c+18500,"ysyxSoCFull asic luart muart Uregs rls_int", false,-1);
        tracep->declBit(c+18501,"ysyxSoCFull asic luart muart Uregs rda_int", false,-1);
        tracep->declBit(c+18502,"ysyxSoCFull asic luart muart Uregs ti_int", false,-1);
        tracep->declBit(c+18503,"ysyxSoCFull asic luart muart Uregs thre_int", false,-1);
        tracep->declBit(c+18504,"ysyxSoCFull asic luart muart Uregs ms_int", false,-1);
        tracep->declBit(c+18505,"ysyxSoCFull asic luart muart Uregs tf_push", false,-1);
        tracep->declBit(c+18506,"ysyxSoCFull asic luart muart Uregs rf_pop", false,-1);
        tracep->declBus(c+18507,"ysyxSoCFull asic luart muart Uregs rf_data_out", false,-1, 10,0);
        tracep->declBit(c+18508,"ysyxSoCFull asic luart muart Uregs rf_error_bit", false,-1);
        tracep->declBit(c+18485,"ysyxSoCFull asic luart muart Uregs rf_overrun", false,-1);
        tracep->declBit(c+18509,"ysyxSoCFull asic luart muart Uregs rf_push_pulse", false,-1);
        tracep->declBus(c+18510,"ysyxSoCFull asic luart muart Uregs rf_count", false,-1, 4,0);
        tracep->declBus(c+18511,"ysyxSoCFull asic luart muart Uregs tf_count", false,-1, 4,0);
        tracep->declBus(c+18512,"ysyxSoCFull asic luart muart Uregs tstate", false,-1, 2,0);
        tracep->declBus(c+18513,"ysyxSoCFull asic luart muart Uregs rstate", false,-1, 3,0);
        tracep->declBus(c+18514,"ysyxSoCFull asic luart muart Uregs counter_t", false,-1, 9,0);
        tracep->declBit(c+18515,"ysyxSoCFull asic luart muart Uregs thre_set_en", false,-1);
        tracep->declBus(c+18516,"ysyxSoCFull asic luart muart Uregs block_cnt", false,-1, 7,0);
        tracep->declBus(c+18517,"ysyxSoCFull asic luart muart Uregs block_value", false,-1, 7,0);
        tracep->declBit(c+18518,"ysyxSoCFull asic luart muart Uregs serial_out", false,-1);
        tracep->declBit(c+18519,"ysyxSoCFull asic luart muart Uregs serial_in", false,-1);
        tracep->declBit(c+19308,"ysyxSoCFull asic luart muart Uregs lsr_mask_condition", false,-1);
        tracep->declBit(c+19309,"ysyxSoCFull asic luart muart Uregs iir_read", false,-1);
        tracep->declBit(c+19310,"ysyxSoCFull asic luart muart Uregs msr_read", false,-1);
        tracep->declBit(c+19311,"ysyxSoCFull asic luart muart Uregs fifo_read", false,-1);
        tracep->declBit(c+19312,"ysyxSoCFull asic luart muart Uregs fifo_write", false,-1);
        tracep->declBus(c+18520,"ysyxSoCFull asic luart muart Uregs delayed_modem_signals", false,-1, 3,0);
        tracep->declBit(c+18521,"ysyxSoCFull asic luart muart Uregs lsr0_d", false,-1);
        tracep->declBit(c+18522,"ysyxSoCFull asic luart muart Uregs lsr1_d", false,-1);
        tracep->declBit(c+18523,"ysyxSoCFull asic luart muart Uregs lsr2_d", false,-1);
        tracep->declBit(c+18524,"ysyxSoCFull asic luart muart Uregs lsr3_d", false,-1);
        tracep->declBit(c+18525,"ysyxSoCFull asic luart muart Uregs lsr4_d", false,-1);
        tracep->declBit(c+18526,"ysyxSoCFull asic luart muart Uregs lsr5_d", false,-1);
        tracep->declBit(c+18527,"ysyxSoCFull asic luart muart Uregs lsr6_d", false,-1);
        tracep->declBit(c+18528,"ysyxSoCFull asic luart muart Uregs lsr7_d", false,-1);
        tracep->declBit(c+18529,"ysyxSoCFull asic luart muart Uregs rls_int_d", false,-1);
        tracep->declBit(c+18530,"ysyxSoCFull asic luart muart Uregs thre_int_d", false,-1);
        tracep->declBit(c+18531,"ysyxSoCFull asic luart muart Uregs ms_int_d", false,-1);
        tracep->declBit(c+18532,"ysyxSoCFull asic luart muart Uregs ti_int_d", false,-1);
        tracep->declBit(c+18533,"ysyxSoCFull asic luart muart Uregs rda_int_d", false,-1);
        tracep->declBit(c+18534,"ysyxSoCFull asic luart muart Uregs rls_int_rise", false,-1);
        tracep->declBit(c+18535,"ysyxSoCFull asic luart muart Uregs thre_int_rise", false,-1);
        tracep->declBit(c+18536,"ysyxSoCFull asic luart muart Uregs ms_int_rise", false,-1);
        tracep->declBit(c+18537,"ysyxSoCFull asic luart muart Uregs ti_int_rise", false,-1);
        tracep->declBit(c+18538,"ysyxSoCFull asic luart muart Uregs rda_int_rise", false,-1);
        tracep->declBit(c+18539,"ysyxSoCFull asic luart muart Uregs rls_int_pnd", false,-1);
        tracep->declBit(c+18540,"ysyxSoCFull asic luart muart Uregs rda_int_pnd", false,-1);
        tracep->declBit(c+18541,"ysyxSoCFull asic luart muart Uregs thre_int_pnd", false,-1);
        tracep->declBit(c+18542,"ysyxSoCFull asic luart muart Uregs ms_int_pnd", false,-1);
        tracep->declBit(c+18543,"ysyxSoCFull asic luart muart Uregs ti_int_pnd", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart Uregs transmitter clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic luart muart Uregs transmitter wb_rst_i", false,-1);
        tracep->declBus(c+18466,"ysyxSoCFull asic luart muart Uregs transmitter lcr", false,-1, 7,0);
        tracep->declBit(c+18505,"ysyxSoCFull asic luart muart Uregs transmitter tf_push", false,-1);
        tracep->declBus(c+19352,"ysyxSoCFull asic luart muart Uregs transmitter wb_dat_i", false,-1, 7,0);
        tracep->declBit(c+18460,"ysyxSoCFull asic luart muart Uregs transmitter enable", false,-1);
        tracep->declBit(c+18476,"ysyxSoCFull asic luart muart Uregs transmitter tx_reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull asic luart muart Uregs transmitter lsr_mask", false,-1);
        tracep->declBit(c+18518,"ysyxSoCFull asic luart muart Uregs transmitter stx_pad_o", false,-1);
        tracep->declBus(c+18512,"ysyxSoCFull asic luart muart Uregs transmitter tstate", false,-1, 2,0);
        tracep->declBus(c+18511,"ysyxSoCFull asic luart muart Uregs transmitter tf_count", false,-1, 4,0);
        tracep->declBus(c+18544,"ysyxSoCFull asic luart muart Uregs transmitter counter", false,-1, 4,0);
        tracep->declBus(c+18545,"ysyxSoCFull asic luart muart Uregs transmitter bit_counter", false,-1, 2,0);
        tracep->declBus(c+18546,"ysyxSoCFull asic luart muart Uregs transmitter shift_out", false,-1, 6,0);
        tracep->declBit(c+18547,"ysyxSoCFull asic luart muart Uregs transmitter stx_o_tmp", false,-1);
        tracep->declBit(c+18548,"ysyxSoCFull asic luart muart Uregs transmitter parity_xor", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic luart muart Uregs transmitter tf_pop", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic luart muart Uregs transmitter bit_out", false,-1);
        tracep->declBus(c+19352,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_in", false,-1, 7,0);
        tracep->declBus(c+18551,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_out", false,-1, 7,0);
        tracep->declBit(c+18552,"ysyxSoCFull asic luart muart Uregs transmitter tf_overrun", false,-1);
        tracep->declBus(c+21118,"ysyxSoCFull asic luart muart Uregs transmitter s_idle", false,-1, 2,0);
        tracep->declBus(c+21140,"ysyxSoCFull asic luart muart Uregs transmitter s_send_start", false,-1, 2,0);
        tracep->declBus(c+21142,"ysyxSoCFull asic luart muart Uregs transmitter s_send_byte", false,-1, 2,0);
        tracep->declBus(c+21143,"ysyxSoCFull asic luart muart Uregs transmitter s_send_parity", false,-1, 2,0);
        tracep->declBus(c+21144,"ysyxSoCFull asic luart muart Uregs transmitter s_send_stop", false,-1, 2,0);
        tracep->declBus(c+21145,"ysyxSoCFull asic luart muart Uregs transmitter s_pop_byte", false,-1, 2,0);
        tracep->declBus(c+21146,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_width", false,-1, 31,0);
        tracep->declBus(c+21147,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+21148,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+21149,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx wb_rst_i", false,-1);
        tracep->declBit(c+18505,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx push", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx pop", false,-1);
        tracep->declBus(c+19352,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_in", false,-1, 7,0);
        tracep->declBit(c+18476,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx reset_status", false,-1);
        tracep->declBus(c+18551,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_out", false,-1, 7,0);
        tracep->declBit(c+18552,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx overrun", false,-1);
        tracep->declBus(c+18511,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx count", false,-1, 4,0);
        tracep->declBus(c+18553,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top", false,-1, 3,0);
        tracep->declBus(c+18554,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx bottom", false,-1, 3,0);
        tracep->declBus(c+18555,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+21148,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+21146,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo data_width", false,-1, 31,0);
        tracep->declBus(c+21147,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo depth", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo clk", false,-1);
        tracep->declBit(c+18505,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo we", false,-1);
        tracep->declBus(c+18553,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo a", false,-1, 3,0);
        tracep->declBus(c+18554,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpra", false,-1, 3,0);
        tracep->declBus(c+19352,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo di", false,-1, 7,0);
        tracep->declBus(c+18551,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+4607+i*1,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo ram", true,(i+0), 7,0);}}
        tracep->declBus(c+21150,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops width", false,-1, 31,0);
        tracep->declBus(c+21151,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops init_value", false,-1, 0,0);
        tracep->declBus(c+21150,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops Tp", false,-1, 31,0);
        tracep->declBit(c+21081,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops rst_i", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops clk_i", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_rst_i", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_clk_en_i", false,-1);
        tracep->declBus(c+21111,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops async_dat_i", false,-1, 0,0);
        tracep->declBus(c+18461,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops sync_dat_o", false,-1, 0,0);
        tracep->declBus(c+18556,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops flop_0", false,-1, 0,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart Uregs receiver clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic luart muart Uregs receiver wb_rst_i", false,-1);
        tracep->declBus(c+18466,"ysyxSoCFull asic luart muart Uregs receiver lcr", false,-1, 7,0);
        tracep->declBit(c+18506,"ysyxSoCFull asic luart muart Uregs receiver rf_pop", false,-1);
        tracep->declBit(c+18519,"ysyxSoCFull asic luart muart Uregs receiver srx_pad_i", false,-1);
        tracep->declBit(c+18460,"ysyxSoCFull asic luart muart Uregs receiver enable", false,-1);
        tracep->declBit(c+18475,"ysyxSoCFull asic luart muart Uregs receiver rx_reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull asic luart muart Uregs receiver lsr_mask", false,-1);
        tracep->declBus(c+18514,"ysyxSoCFull asic luart muart Uregs receiver counter_t", false,-1, 9,0);
        tracep->declBus(c+18510,"ysyxSoCFull asic luart muart Uregs receiver rf_count", false,-1, 4,0);
        tracep->declBus(c+18507,"ysyxSoCFull asic luart muart Uregs receiver rf_data_out", false,-1, 10,0);
        tracep->declBit(c+18485,"ysyxSoCFull asic luart muart Uregs receiver rf_overrun", false,-1);
        tracep->declBit(c+18508,"ysyxSoCFull asic luart muart Uregs receiver rf_error_bit", false,-1);
        tracep->declBus(c+18513,"ysyxSoCFull asic luart muart Uregs receiver rstate", false,-1, 3,0);
        tracep->declBit(c+18509,"ysyxSoCFull asic luart muart Uregs receiver rf_push_pulse", false,-1);
        tracep->declBus(c+18557,"ysyxSoCFull asic luart muart Uregs receiver rcounter16", false,-1, 3,0);
        tracep->declBus(c+18558,"ysyxSoCFull asic luart muart Uregs receiver rbit_counter", false,-1, 2,0);
        tracep->declBus(c+18559,"ysyxSoCFull asic luart muart Uregs receiver rshift", false,-1, 7,0);
        tracep->declBit(c+18560,"ysyxSoCFull asic luart muart Uregs receiver rparity", false,-1);
        tracep->declBit(c+18561,"ysyxSoCFull asic luart muart Uregs receiver rparity_error", false,-1);
        tracep->declBit(c+18562,"ysyxSoCFull asic luart muart Uregs receiver rframing_error", false,-1);
        tracep->declBit(c+18563,"ysyxSoCFull asic luart muart Uregs receiver rbit_in", false,-1);
        tracep->declBit(c+18564,"ysyxSoCFull asic luart muart Uregs receiver rparity_xor", false,-1);
        tracep->declBus(c+18565,"ysyxSoCFull asic luart muart Uregs receiver counter_b", false,-1, 7,0);
        tracep->declBit(c+18566,"ysyxSoCFull asic luart muart Uregs receiver rf_push_q", false,-1);
        tracep->declBus(c+18567,"ysyxSoCFull asic luart muart Uregs receiver rf_data_in", false,-1, 10,0);
        tracep->declBit(c+18568,"ysyxSoCFull asic luart muart Uregs receiver rf_push", false,-1);
        tracep->declBit(c+18569,"ysyxSoCFull asic luart muart Uregs receiver break_error", false,-1);
        tracep->declBit(c+18570,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_7", false,-1);
        tracep->declBit(c+18571,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_0", false,-1);
        tracep->declBit(c+18572,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_1", false,-1);
        tracep->declBus(c+18573,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_minus_1", false,-1, 3,0);
        tracep->declBus(c+21117,"ysyxSoCFull asic luart muart Uregs receiver sr_idle", false,-1, 3,0);
        tracep->declBus(c+21152,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_start", false,-1, 3,0);
        tracep->declBus(c+21153,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_bit", false,-1, 3,0);
        tracep->declBus(c+21154,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_parity", false,-1, 3,0);
        tracep->declBus(c+21155,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_stop", false,-1, 3,0);
        tracep->declBus(c+21156,"ysyxSoCFull asic luart muart Uregs receiver sr_check_parity", false,-1, 3,0);
        tracep->declBus(c+21157,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_prepare", false,-1, 3,0);
        tracep->declBus(c+21158,"ysyxSoCFull asic luart muart Uregs receiver sr_end_bit", false,-1, 3,0);
        tracep->declBus(c+21141,"ysyxSoCFull asic luart muart Uregs receiver sr_ca_lc_parity", false,-1, 3,0);
        tracep->declBus(c+21159,"ysyxSoCFull asic luart muart Uregs receiver sr_wait1", false,-1, 3,0);
        tracep->declBus(c+21160,"ysyxSoCFull asic luart muart Uregs receiver sr_push", false,-1, 3,0);
        tracep->declBus(c+18574,"ysyxSoCFull asic luart muart Uregs receiver toc_value", false,-1, 9,0);
        tracep->declBus(c+18575,"ysyxSoCFull asic luart muart Uregs receiver brc_value", false,-1, 7,0);
        tracep->declBus(c+21161,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_width", false,-1, 31,0);
        tracep->declBus(c+21147,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+21148,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+21149,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx clk", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx wb_rst_i", false,-1);
        tracep->declBit(c+18509,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx push", false,-1);
        tracep->declBit(c+18506,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx pop", false,-1);
        tracep->declBus(c+18567,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_in", false,-1, 10,0);
        tracep->declBit(c+18475,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_reset", false,-1);
        tracep->declBit(c+19307,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx reset_status", false,-1);
        tracep->declBus(c+18507,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_out", false,-1, 10,0);
        tracep->declBit(c+18485,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx overrun", false,-1);
        tracep->declBus(c+18510,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx count", false,-1, 4,0);
        tracep->declBit(c+18508,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx error_bit", false,-1);
        tracep->declBus(c+16834,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data8_out", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+18576+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo", true,(i+0), 2,0);}}
        tracep->declBus(c+18592,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top", false,-1, 3,0);
        tracep->declBus(c+18593,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx bottom", false,-1, 3,0);
        tracep->declBus(c+18594,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+18595,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word0", false,-1, 2,0);
        tracep->declBus(c+18596,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word1", false,-1, 2,0);
        tracep->declBus(c+18597,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word2", false,-1, 2,0);
        tracep->declBus(c+18598,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word3", false,-1, 2,0);
        tracep->declBus(c+18599,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word4", false,-1, 2,0);
        tracep->declBus(c+18600,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word5", false,-1, 2,0);
        tracep->declBus(c+18601,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word6", false,-1, 2,0);
        tracep->declBus(c+18602,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word7", false,-1, 2,0);
        tracep->declBus(c+18603,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word8", false,-1, 2,0);
        tracep->declBus(c+18604,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word9", false,-1, 2,0);
        tracep->declBus(c+18605,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word10", false,-1, 2,0);
        tracep->declBus(c+18606,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word11", false,-1, 2,0);
        tracep->declBus(c+18607,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word12", false,-1, 2,0);
        tracep->declBus(c+18608,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word13", false,-1, 2,0);
        tracep->declBus(c+18609,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word14", false,-1, 2,0);
        tracep->declBus(c+18610,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word15", false,-1, 2,0);
        tracep->declBus(c+21148,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+21146,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo data_width", false,-1, 31,0);
        tracep->declBus(c+21147,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo depth", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo clk", false,-1);
        tracep->declBit(c+18509,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo we", false,-1);
        tracep->declBus(c+18592,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo a", false,-1, 3,0);
        tracep->declBus(c+18593,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpra", false,-1, 3,0);
        tracep->declBus(c+18611,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo di", false,-1, 7,0);
        tracep->declBus(c+16834,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+4623+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo ram", true,(i+0), 7,0);}}
        tracep->declBit(c+21080,"ysyxSoCFull asic lspi clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic lspi reset", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull asic lspi auto_in_psel", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull asic lspi auto_in_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic lspi auto_in_pwrite", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull asic lspi auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+125,"ysyxSoCFull asic lspi auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic lspi auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19346,"ysyxSoCFull asic lspi auto_in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic lspi auto_in_pslverr", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic lspi auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi spi_bundle_clk", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull asic lspi spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic lspi spi_bundle_mosi", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic lspi spi_bundle_miso", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic lspi mspi_clk", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic lspi mspi_resetn", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull asic lspi mspi_in_psel", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull asic lspi mspi_in_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic lspi mspi_in_pwrite", false,-1);
        tracep->declBus(c+19353,"ysyxSoCFull asic lspi mspi_in_paddr", false,-1, 31,0);
        tracep->declBus(c+21140,"ysyxSoCFull asic lspi mspi_in_pprot", false,-1, 2,0);
        tracep->declBus(c+125,"ysyxSoCFull asic lspi mspi_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic lspi mspi_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19346,"ysyxSoCFull asic lspi mspi_in_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic lspi mspi_in_pslverr", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic lspi mspi_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi_spi_clk", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull asic lspi mspi_spi_cs", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic lspi mspi_spi_mosi", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic lspi mspi_spi_miso", false,-1);
        tracep->declBit(c+21162,"ysyxSoCFull asic lspi mspi_spi_irq_out", false,-1);
        tracep->declBus(c+21163,"ysyxSoCFull asic lspi mspi flash_addr_start", false,-1, 31,0);
        tracep->declBus(c+21164,"ysyxSoCFull asic lspi mspi flash_addr_end", false,-1, 31,0);
        tracep->declBus(c+21165,"ysyxSoCFull asic lspi mspi spi_cs_num", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic lspi mspi clk", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull asic lspi mspi resetn", false,-1);
        tracep->declBus(c+19353,"ysyxSoCFull asic lspi mspi in_paddr", false,-1, 31,0);
        tracep->declBit(c+19344,"ysyxSoCFull asic lspi mspi in_psel", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull asic lspi mspi in_penable", false,-1);
        tracep->declBus(c+21140,"ysyxSoCFull asic lspi mspi in_pprot", false,-1, 2,0);
        tracep->declBit(c+124,"ysyxSoCFull asic lspi mspi in_pwrite", false,-1);
        tracep->declBus(c+125,"ysyxSoCFull asic lspi mspi in_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic lspi mspi in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19346,"ysyxSoCFull asic lspi mspi in_pready", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic lspi mspi in_prdata", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull asic lspi mspi in_pslverr", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi spi_clk", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull asic lspi mspi spi_cs", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull asic lspi mspi spi_mosi", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull asic lspi mspi spi_miso", false,-1);
        tracep->declBit(c+21162,"ysyxSoCFull asic lspi mspi spi_irq_out", false,-1);
        tracep->declQuad(c+4639,"ysyxSoCFull asic lspi mspi data", false,-1, 63,0);
        tracep->declBit(c+19354,"ysyxSoCFull asic lspi mspi ren", false,-1);
        tracep->declBit(c+21095,"ysyxSoCFull asic lspi mspi wen", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic lspi mspi flashRead clock", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic lspi mspi flashRead ren", false,-1);
        tracep->declQuad(c+19355,"ysyxSoCFull asic lspi mspi flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+4639,"ysyxSoCFull asic lspi mspi flashRead data", false,-1, 63,0);
        tracep->declBit(c+21080,"ysyxSoCFull asic axi42apb clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic axi42apb reset", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic axi42apb auto_in_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic axi42apb auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi42apb auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+114,"ysyxSoCFull asic axi42apb auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi42apb auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi42apb auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+115,"ysyxSoCFull asic axi42apb auto_in_wready", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic axi42apb auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi42apb auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi42apb auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17153,"ysyxSoCFull asic axi42apb auto_in_bready", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi42apb auto_in_bvalid", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic axi42apb auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic axi42apb auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic axi42apb auto_in_arready", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi42apb auto_in_arvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi42apb auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+114,"ysyxSoCFull asic axi42apb auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi42apb auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi42apb auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+17154,"ysyxSoCFull asic axi42apb auto_in_rready", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic axi42apb auto_in_rvalid", false,-1);
        tracep->declBus(c+121,"ysyxSoCFull asic axi42apb auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+21084,"ysyxSoCFull asic axi42apb auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+21112,"ysyxSoCFull asic axi42apb auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+122,"ysyxSoCFull asic axi42apb auto_out_psel", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic axi42apb auto_out_penable", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic axi42apb auto_out_pwrite", false,-1);
        tracep->declBus(c+19338,"ysyxSoCFull asic axi42apb auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+125,"ysyxSoCFull asic axi42apb auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+126,"ysyxSoCFull asic axi42apb auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+19339,"ysyxSoCFull asic axi42apb auto_out_pready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull asic axi42apb auto_out_pslverr", false,-1);
        tracep->declBus(c+21086,"ysyxSoCFull asic axi42apb auto_out_prdata", false,-1, 31,0);
        tracep->declBus(c+4641,"ysyxSoCFull asic axi42apb state", false,-1, 2,0);
        tracep->declBit(c+119,"ysyxSoCFull asic axi42apb is_ar", false,-1);
        tracep->declBit(c+4642,"ysyxSoCFull asic axi42apb is_r", false,-1);
        tracep->declBit(c+4643,"ysyxSoCFull asic axi42apb is_aw", false,-1);
        tracep->declBit(c+4644,"ysyxSoCFull asic axi42apb is_w", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi42apb is_b", false,-1);
        tracep->declBit(c+4645,"ysyxSoCFull asic axi42apb is_write", false,-1);
        tracep->declBus(c+121,"ysyxSoCFull asic axi42apb rid_reg", false,-1, 3,0);
        tracep->declBit(c+4646,"ysyxSoCFull asic axi42apb bundleIn_0_awready_REG", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic axi42apb bundleIn_0_awready", false,-1);
        tracep->declBus(c+118,"ysyxSoCFull asic axi42apb bid_reg", false,-1, 3,0);
        tracep->declBus(c+4647,"ysyxSoCFull asic axi42apb araddr_reg", false,-1, 29,0);
        tracep->declBus(c+4648,"ysyxSoCFull asic axi42apb awaddr_reg", false,-1, 29,0);
        tracep->declBit(c+4649,"ysyxSoCFull asic axi42apb bundleIn_0_wready_REG", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic axi42apb bundleIn_0_wready", false,-1);
        tracep->declQuad(c+4650,"ysyxSoCFull asic axi42apb wdata_reg", false,-1, 63,0);
        tracep->declBus(c+4652,"ysyxSoCFull asic axi42apb wstrb_reg", false,-1, 7,0);
        tracep->declBit(c+4653,"ysyxSoCFull asic axi42apb bundleOut_0_psel", false,-1);
        tracep->declBit(c+4654,"ysyxSoCFull asic axi42apb bundleOut_0_penable_REG", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu_reset_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic cpu_reset_chain io_d", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic cpu_reset_chain io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic cpu_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic cpu_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull asic cpu_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull asic cpu_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic cpu_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic cpu_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+4655,"ysyxSoCFull asic cpu_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+4656,"ysyxSoCFull asic cpu_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+4657,"ysyxSoCFull asic cpu_reset_chain output_chain sync_3", false,-1);
        tracep->declBit(c+4658,"ysyxSoCFull asic cpu_reset_chain output_chain sync_4", false,-1);
        tracep->declBit(c+4659,"ysyxSoCFull asic cpu_reset_chain output_chain sync_5", false,-1);
        tracep->declBit(c+4660,"ysyxSoCFull asic cpu_reset_chain output_chain sync_6", false,-1);
        tracep->declBit(c+4661,"ysyxSoCFull asic cpu_reset_chain output_chain sync_7", false,-1);
        tracep->declBit(c+4662,"ysyxSoCFull asic cpu_reset_chain output_chain sync_8", false,-1);
        tracep->declBit(c+4663,"ysyxSoCFull asic cpu_reset_chain output_chain sync_9", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga master_mem_0_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull fpga master_mem_0_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga master_mem_0_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga master_mem_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga master_mem_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga master_mem_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga master_mem_0_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull fpga master_mem_0_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga master_mem_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga master_mem_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga master_mem_0_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull fpga fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga fpga_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull fpga fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga fpga_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga xbar_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga xbar_reset", false,-1);
        tracep->declBit(c+20111,"ysyxSoCFull fpga xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+20112,"ysyxSoCFull fpga xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga xbar_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga xbar_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+4672,"ysyxSoCFull fpga xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+4673,"ysyxSoCFull fpga xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga xbar_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4677,"ysyxSoCFull fpga xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4678,"ysyxSoCFull fpga xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4680,"ysyxSoCFull fpga xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga xbar_auto_out_2_a_ready", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga xbar_auto_out_2_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20123,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga xbar_auto_out_2_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga xbar_auto_out_2_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4686,"ysyxSoCFull fpga xbar_auto_out_2_d_ready", false,-1);
        tracep->declBit(c+4687,"ysyxSoCFull fpga xbar_auto_out_2_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+4693,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga xbar_auto_out_2_e_valid", false,-1);
        tracep->declBit(c+20124,"ysyxSoCFull fpga xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+20125,"ysyxSoCFull fpga xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20126,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+4694,"ysyxSoCFull fpga xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+4695,"ysyxSoCFull fpga xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4697,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4698,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4699,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4702,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+20127,"ysyxSoCFull fpga xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+20128,"ysyxSoCFull fpga xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+4703,"ysyxSoCFull fpga xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+4704,"ysyxSoCFull fpga xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+4705,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4706,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4707,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4708,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4709,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga xbar_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga xbar_1_reset", false,-1);
        tracep->declBit(c+20129,"ysyxSoCFull fpga xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+4710,"ysyxSoCFull fpga xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+20138,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20139,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull fpga xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20140,"ysyxSoCFull fpga xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+4720,"ysyxSoCFull fpga xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4721,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4722,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+4724,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+4725,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+20144,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20145,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20146,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17684,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17685,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20147,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+17686,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20148,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga ferr_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga ferr_reset", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull fpga ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull fpga ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4719,"ysyxSoCFull fpga ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20140,"ysyxSoCFull fpga ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+4720,"ysyxSoCFull fpga ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+4721,"ysyxSoCFull fpga ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4722,"ysyxSoCFull fpga ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4723,"ysyxSoCFull fpga ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+4724,"ysyxSoCFull fpga ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4725,"ysyxSoCFull fpga ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink_reset", false,-1);
        tracep->declBit(c+20149,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4734,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4736,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+20144,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20145,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20146,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17684,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17685,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20147,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17686,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20148,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_reset", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull fpga axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga axi4yank_auto_in_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4yank_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4747,"ysyxSoCFull fpga axi4yank_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17688,"ysyxSoCFull fpga axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga axi4yank_auto_in_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4yank_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4yank_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4750,"ysyxSoCFull fpga axi4yank_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull fpga axi4yank_auto_out_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4yank_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull fpga axi4yank_auto_out_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4yank_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull fpga axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga axi4index_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+4751,"ysyxSoCFull fpga axi4index_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17688,"ysyxSoCFull fpga axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga axi4index_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+4752,"ysyxSoCFull fpga axi4index_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull fpga axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga axi4index_auto_out_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4index_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4index_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4index_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4747,"ysyxSoCFull fpga axi4index_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17688,"ysyxSoCFull fpga axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga axi4index_auto_out_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4index_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4index_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4index_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4750,"ysyxSoCFull fpga axi4index_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_reset", false,-1);
        tracep->declBit(c+20127,"ysyxSoCFull fpga tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+20128,"ysyxSoCFull fpga tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4703,"ysyxSoCFull fpga tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+4704,"ysyxSoCFull fpga tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+4705,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4706,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4707,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4708,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4709,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull fpga tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+4751,"ysyxSoCFull fpga tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17688,"ysyxSoCFull fpga tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+4752,"ysyxSoCFull fpga tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf_reset", false,-1);
        tracep->declBit(c+4753,"ysyxSoCFull fpga axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+20157,"ysyxSoCFull fpga axi4buf_auto_in_awvalid", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+4759,"ysyxSoCFull fpga axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+20159,"ysyxSoCFull fpga axi4buf_auto_in_arvalid", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1_reset", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4769,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+4753,"ysyxSoCFull fpga axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+20157,"ysyxSoCFull fpga axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+4759,"ysyxSoCFull fpga axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+20159,"ysyxSoCFull fpga axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint_reset", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4deint_auto_in_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4deint_auto_in_awvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4deint_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4deint_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4deint_auto_in_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4deint_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4deint_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4deint_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4deint_auto_in_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4deint_auto_in_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4deint_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4deint_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4769,"ysyxSoCFull fpga axi4deint_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4deint_auto_in_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4deint_auto_in_arvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4deint_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4deint_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+4773,"ysyxSoCFull fpga axi4deint_auto_in_rready", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga axi4deint_auto_in_rvalid", false,-1);
        tracep->declBus(c+4775,"ysyxSoCFull fpga axi4deint_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga axi4deint_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4776,"ysyxSoCFull fpga axi4deint_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4777,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4778,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4779,"ysyxSoCFull fpga axi4deint_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+4780,"ysyxSoCFull fpga axi4deint_auto_in_rlast", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4deint_auto_out_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4deint_auto_out_awvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4deint_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4deint_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4deint_auto_out_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4deint_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4deint_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4deint_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4deint_auto_out_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4deint_auto_out_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4deint_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4deint_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4769,"ysyxSoCFull fpga axi4deint_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4deint_auto_out_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4deint_auto_out_arvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4deint_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4deint_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4deint_auto_out_rready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4deint_auto_out_rvalid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint_auto_out_rlast", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+4781,"ysyxSoCFull fpga axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4773,"ysyxSoCFull fpga axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+4782,"ysyxSoCFull fpga axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4776,"ysyxSoCFull fpga axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4777,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4778,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4780,"ysyxSoCFull fpga axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4769,"ysyxSoCFull fpga axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+4773,"ysyxSoCFull fpga axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+4775,"ysyxSoCFull fpga axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4776,"ysyxSoCFull fpga axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4777,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4778,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4779,"ysyxSoCFull fpga axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+4780,"ysyxSoCFull fpga axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_1_reset", false,-1);
        tracep->declBit(c+20124,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+20125,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20126,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4694,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+4695,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4697,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4698,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4699,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4702,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga tl2axi4_1_auto_out_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga tl2axi4_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga tl2axi4_1_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4754,"ysyxSoCFull fpga tl2axi4_1_auto_out_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga tl2axi4_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga tl2axi4_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga tl2axi4_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga tl2axi4_1_auto_out_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga tl2axi4_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+4781,"ysyxSoCFull fpga tl2axi4_1_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga tl2axi4_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17693,"ysyxSoCFull fpga tl2axi4_1_auto_out_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga tl2axi4_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga tl2axi4_1_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4773,"ysyxSoCFull fpga tl2axi4_1_auto_out_rready", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga tl2axi4_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+4782,"ysyxSoCFull fpga tl2axi4_1_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga tl2axi4_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4776,"ysyxSoCFull fpga tl2axi4_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4777,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4778,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4780,"ysyxSoCFull fpga tl2axi4_1_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fixer_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga fixer_reset", false,-1);
        tracep->declBit(c+20167,"ysyxSoCFull fpga fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+20138,"ysyxSoCFull fpga fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20139,"ysyxSoCFull fpga fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20129,"ysyxSoCFull fpga fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+4710,"ysyxSoCFull fpga fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+20138,"ysyxSoCFull fpga fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20139,"ysyxSoCFull fpga fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_reset", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+4784,"ysyxSoCFull fpga widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+4785,"ysyxSoCFull fpga widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4786,"ysyxSoCFull fpga widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4787,"ysyxSoCFull fpga widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4788,"ysyxSoCFull fpga widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4790,"ysyxSoCFull fpga widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+20169,"ysyxSoCFull fpga widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+20170,"ysyxSoCFull fpga widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+20171,"ysyxSoCFull fpga widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+20173,"ysyxSoCFull fpga widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20167,"ysyxSoCFull fpga widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+4783,"ysyxSoCFull fpga widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20130,"ysyxSoCFull fpga widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20133,"ysyxSoCFull fpga widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+20136,"ysyxSoCFull fpga widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+20138,"ysyxSoCFull fpga widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20139,"ysyxSoCFull fpga widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi42tl_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi42tl_reset", false,-1);
        tracep->declBit(c+20174,"ysyxSoCFull fpga axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+4792,"ysyxSoCFull fpga axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+4794,"ysyxSoCFull fpga axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+4795,"ysyxSoCFull fpga axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+20175,"ysyxSoCFull fpga axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+4797,"ysyxSoCFull fpga axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+20180,"ysyxSoCFull fpga axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+4802,"ysyxSoCFull fpga axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+4784,"ysyxSoCFull fpga axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+4785,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4786,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4787,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4788,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4790,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+20169,"ysyxSoCFull fpga axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+20170,"ysyxSoCFull fpga axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+20171,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+20173,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2_reset", false,-1);
        tracep->declBit(c+20182,"ysyxSoCFull fpga axi4yank_2_auto_in_awready", false,-1);
        tracep->declBit(c+4807,"ysyxSoCFull fpga axi4yank_2_auto_in_awvalid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi4yank_2_auto_in_awid", false,-1);
        tracep->declBus(c+4794,"ysyxSoCFull fpga axi4yank_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+4795,"ysyxSoCFull fpga axi4yank_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4yank_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+20175,"ysyxSoCFull fpga axi4yank_2_auto_in_wready", false,-1);
        tracep->declBit(c+4797,"ysyxSoCFull fpga axi4yank_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi4yank_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi4yank_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi4yank_2_auto_in_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi4yank_2_auto_in_bready", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi4yank_2_auto_in_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4yank_2_auto_in_bid", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi4yank_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17699,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+20183,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+20184,"ysyxSoCFull fpga axi4yank_2_auto_in_arready", false,-1);
        tracep->declBit(c+4810,"ysyxSoCFull fpga axi4yank_2_auto_in_arvalid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi4yank_2_auto_in_arid", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga axi4yank_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga axi4yank_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4yank_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2_auto_in_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4yank_2_auto_in_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4yank_2_auto_in_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4yank_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4yank_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17700,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17701,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi4yank_2_auto_in_rlast", false,-1);
        tracep->declBit(c+20174,"ysyxSoCFull fpga axi4yank_2_auto_out_awready", false,-1);
        tracep->declBit(c+4792,"ysyxSoCFull fpga axi4yank_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi4yank_2_auto_out_awid", false,-1);
        tracep->declBus(c+4794,"ysyxSoCFull fpga axi4yank_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+4795,"ysyxSoCFull fpga axi4yank_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4yank_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+20175,"ysyxSoCFull fpga axi4yank_2_auto_out_wready", false,-1);
        tracep->declBit(c+4797,"ysyxSoCFull fpga axi4yank_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi4yank_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi4yank_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi4yank_2_auto_out_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi4yank_2_auto_out_bready", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi4yank_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4yank_2_auto_out_bid", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi4yank_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+20180,"ysyxSoCFull fpga axi4yank_2_auto_out_arready", false,-1);
        tracep->declBit(c+4802,"ysyxSoCFull fpga axi4yank_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi4yank_2_auto_out_arid", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga axi4yank_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga axi4yank_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4yank_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2_auto_out_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4yank_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4yank_2_auto_out_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4yank_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4yank_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi4yank_2_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4frag_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4frag_reset", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+20185,"ysyxSoCFull fpga axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+17702,"ysyxSoCFull fpga axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17699,"ysyxSoCFull fpga axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17700,"ysyxSoCFull fpga axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17703,"ysyxSoCFull fpga axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+20182,"ysyxSoCFull fpga axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+4807,"ysyxSoCFull fpga axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+4794,"ysyxSoCFull fpga axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+4795,"ysyxSoCFull fpga axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+20175,"ysyxSoCFull fpga axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+4797,"ysyxSoCFull fpga axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17699,"ysyxSoCFull fpga axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+20183,"ysyxSoCFull fpga axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+20184,"ysyxSoCFull fpga axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+4810,"ysyxSoCFull fpga axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17700,"ysyxSoCFull fpga axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17701,"ysyxSoCFull fpga axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4index_2_auto_in_awready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_in_awvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull fpga axi4index_2_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4index_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4index_2_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4index_2_auto_in_wready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4index_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_in_wlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_in_bready", false,-1);
        tracep->declBit(c+20185,"ysyxSoCFull fpga axi4index_2_auto_in_bvalid", false,-1);
        tracep->declBus(c+17704,"ysyxSoCFull fpga axi4index_2_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+17702,"ysyxSoCFull fpga axi4index_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4index_2_auto_in_arready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_in_arvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull fpga axi4index_2_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4index_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4index_2_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_in_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4index_2_auto_in_rvalid", false,-1);
        tracep->declBus(c+17705,"ysyxSoCFull fpga axi4index_2_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4index_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4index_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17703,"ysyxSoCFull fpga axi4index_2_auto_in_rlast", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4index_2_auto_out_awready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_out_awid", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4index_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4index_2_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4index_2_auto_out_wready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4index_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_out_wlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_out_bready", false,-1);
        tracep->declBit(c+20185,"ysyxSoCFull fpga axi4index_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4index_2_auto_out_bid", false,-1);
        tracep->declBus(c+17702,"ysyxSoCFull fpga axi4index_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17699,"ysyxSoCFull fpga axi4index_2_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4index_2_auto_out_arready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_out_arid", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4index_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4index_2_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2_auto_out_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4index_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4index_2_auto_out_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4index_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4index_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17700,"ysyxSoCFull fpga axi4index_2_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17703,"ysyxSoCFull fpga axi4index_2_auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga err_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga err_reset", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga err_auto_in_a_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga err_auto_in_a_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17706,"ysyxSoCFull fpga err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20190,"ysyxSoCFull fpga err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20191,"ysyxSoCFull fpga err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4817,"ysyxSoCFull fpga err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga err_auto_in_c_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga err_auto_in_c_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4823,"ysyxSoCFull fpga err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4824,"ysyxSoCFull fpga err_auto_in_d_ready", false,-1);
        tracep->declBit(c+4825,"ysyxSoCFull fpga err_auto_in_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4826,"ysyxSoCFull fpga err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga err_auto_in_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga atomics_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga atomics_reset", false,-1);
        tracep->declBit(c+20192,"ysyxSoCFull fpga atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+20193,"ysyxSoCFull fpga atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga atomics_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga atomics_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga atomics_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+20111,"ysyxSoCFull fpga atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+20112,"ysyxSoCFull fpga atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga atomics_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga atomics_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+4672,"ysyxSoCFull fpga atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+4673,"ysyxSoCFull fpga atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga atomics_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4677,"ysyxSoCFull fpga atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4678,"ysyxSoCFull fpga atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4680,"ysyxSoCFull fpga atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fixer_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga fixer_1_reset", false,-1);
        tracep->declBit(c+20194,"ysyxSoCFull fpga fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+20192,"ysyxSoCFull fpga fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+20193,"ysyxSoCFull fpga fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga hints_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga hints_reset", false,-1);
        tracep->declBit(c+20196,"ysyxSoCFull fpga hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+20197,"ysyxSoCFull fpga hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga hints_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4842,"ysyxSoCFull fpga hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga hints_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+4843,"ysyxSoCFull fpga hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga hints_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4844,"ysyxSoCFull fpga hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+20194,"ysyxSoCFull fpga hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga hints_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga hints_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga hints_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_1_reset", false,-1);
        tracep->declBit(c+20149,"ysyxSoCFull fpga widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga widget_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4734,"ysyxSoCFull fpga widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga widget_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4736,"ysyxSoCFull fpga widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga widget_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+20196,"ysyxSoCFull fpga widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+20197,"ysyxSoCFull fpga widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga widget_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4842,"ysyxSoCFull fpga widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga widget_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+4843,"ysyxSoCFull fpga widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga widget_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4844,"ysyxSoCFull fpga widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_2_reset", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20123,"ysyxSoCFull fpga widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4686,"ysyxSoCFull fpga widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+4687,"ysyxSoCFull fpga widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4693,"ysyxSoCFull fpga widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17706,"ysyxSoCFull fpga widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20190,"ysyxSoCFull fpga widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20191,"ysyxSoCFull fpga widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4817,"ysyxSoCFull fpga widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4823,"ysyxSoCFull fpga widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4824,"ysyxSoCFull fpga widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+4825,"ysyxSoCFull fpga widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+4826,"ysyxSoCFull fpga widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga xbar clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga xbar reset", false,-1);
        tracep->declBit(c+20111,"ysyxSoCFull fpga xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+20112,"ysyxSoCFull fpga xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga xbar auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga xbar auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+4672,"ysyxSoCFull fpga xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+4673,"ysyxSoCFull fpga xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga xbar auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4677,"ysyxSoCFull fpga xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4678,"ysyxSoCFull fpga xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4680,"ysyxSoCFull fpga xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull fpga xbar auto_out_2_a_ready", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga xbar auto_out_2_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga xbar auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20123,"ysyxSoCFull fpga xbar auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga xbar auto_out_2_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga xbar auto_out_2_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga xbar auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga xbar auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga xbar auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga xbar auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga xbar auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4686,"ysyxSoCFull fpga xbar auto_out_2_d_ready", false,-1);
        tracep->declBit(c+4687,"ysyxSoCFull fpga xbar auto_out_2_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga xbar auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga xbar auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga xbar auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga xbar auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga xbar auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+4693,"ysyxSoCFull fpga xbar auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga xbar auto_out_2_e_valid", false,-1);
        tracep->declBit(c+20124,"ysyxSoCFull fpga xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+20125,"ysyxSoCFull fpga xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga xbar auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20126,"ysyxSoCFull fpga xbar auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga xbar auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+4694,"ysyxSoCFull fpga xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+4695,"ysyxSoCFull fpga xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4697,"ysyxSoCFull fpga xbar auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4698,"ysyxSoCFull fpga xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4699,"ysyxSoCFull fpga xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga xbar auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4702,"ysyxSoCFull fpga xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+20127,"ysyxSoCFull fpga xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+20128,"ysyxSoCFull fpga xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20122,"ysyxSoCFull fpga xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+4703,"ysyxSoCFull fpga xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+4704,"ysyxSoCFull fpga xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+4705,"ysyxSoCFull fpga xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4706,"ysyxSoCFull fpga xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4707,"ysyxSoCFull fpga xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4708,"ysyxSoCFull fpga xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4709,"ysyxSoCFull fpga xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga xbar monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga xbar monitor_reset", false,-1);
        tracep->declBit(c+20198,"ysyxSoCFull fpga xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20112,"ysyxSoCFull fpga xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4845,"ysyxSoCFull fpga xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4846,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4847,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4848,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4849,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4850,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4851,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+4852,"ysyxSoCFull fpga xbar beatsLeft", false,-1, 4,0);
        tracep->declBit(c+4853,"ysyxSoCFull fpga xbar idle", false,-1);
        tracep->declBus(c+4854,"ysyxSoCFull fpga xbar readys_filter_lo", false,-1, 2,0);
        tracep->declBus(c+4855,"ysyxSoCFull fpga xbar readys_mask", false,-1, 2,0);
        tracep->declBus(c+4856,"ysyxSoCFull fpga xbar readys_filter_hi", false,-1, 2,0);
        tracep->declBus(c+4857,"ysyxSoCFull fpga xbar readys_filter", false,-1, 5,0);
        tracep->declBus(c+4858,"ysyxSoCFull fpga xbar readys_unready", false,-1, 5,0);
        tracep->declBus(c+4859,"ysyxSoCFull fpga xbar readys_readys", false,-1, 2,0);
        tracep->declBit(c+4860,"ysyxSoCFull fpga xbar readys_0", false,-1);
        tracep->declBit(c+4861,"ysyxSoCFull fpga xbar earlyWinner_0", false,-1);
        tracep->declBit(c+4862,"ysyxSoCFull fpga xbar state_0", false,-1);
        tracep->declBit(c+4863,"ysyxSoCFull fpga xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+4864,"ysyxSoCFull fpga xbar readys_1", false,-1);
        tracep->declBit(c+4865,"ysyxSoCFull fpga xbar earlyWinner_1", false,-1);
        tracep->declBit(c+4866,"ysyxSoCFull fpga xbar state_1", false,-1);
        tracep->declBit(c+4867,"ysyxSoCFull fpga xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+4868,"ysyxSoCFull fpga xbar readys_2", false,-1);
        tracep->declBit(c+4869,"ysyxSoCFull fpga xbar earlyWinner_2", false,-1);
        tracep->declBit(c+4870,"ysyxSoCFull fpga xbar state_2", false,-1);
        tracep->declBit(c+4871,"ysyxSoCFull fpga xbar muxStateEarly_2", false,-1);
        tracep->declBit(c+20199,"ysyxSoCFull fpga xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+20200,"ysyxSoCFull fpga xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+20201,"ysyxSoCFull fpga xbar requestAIO_0_2", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga xbar requestEIO_0_2", false,-1);
        tracep->declBus(c+4872,"ysyxSoCFull fpga xbar out_1_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4873,"ysyxSoCFull fpga xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+4874,"ysyxSoCFull fpga xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+4875,"ysyxSoCFull fpga xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+4876,"ysyxSoCFull fpga xbar beatsDO_decode_1", false,-1, 4,0);
        tracep->declBit(c+4877,"ysyxSoCFull fpga xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+4878,"ysyxSoCFull fpga xbar beatsDO_1", false,-1, 4,0);
        tracep->declBus(c+4879,"ysyxSoCFull fpga xbar out_1_2_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4880,"ysyxSoCFull fpga xbar beatsDO_decode_2", false,-1, 2,0);
        tracep->declBit(c+4881,"ysyxSoCFull fpga xbar beatsDO_opdata_2", false,-1);
        tracep->declBus(c+4882,"ysyxSoCFull fpga xbar beatsDO_2", false,-1, 2,0);
        tracep->declBit(c+4883,"ysyxSoCFull fpga xbar latch", false,-1);
        tracep->declBit(c+4884,"ysyxSoCFull fpga xbar prefixOR_2", false,-1);
        tracep->declBus(c+4885,"ysyxSoCFull fpga xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+4886,"ysyxSoCFull fpga xbar maskedBeats_1", false,-1, 4,0);
        tracep->declBus(c+4887,"ysyxSoCFull fpga xbar maskedBeats_2", false,-1, 2,0);
        tracep->declBus(c+4888,"ysyxSoCFull fpga xbar initBeats", false,-1, 4,0);
        tracep->declBit(c+4889,"ysyxSoCFull fpga xbar sink_ACancel_7_earlyValid", false,-1);
        tracep->declBit(c+4890,"ysyxSoCFull fpga xbar allowed_0", false,-1);
        tracep->declBit(c+4891,"ysyxSoCFull fpga xbar allowed_1", false,-1);
        tracep->declBit(c+4892,"ysyxSoCFull fpga xbar allowed_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga xbar monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga xbar monitor reset", false,-1);
        tracep->declBit(c+20198,"ysyxSoCFull fpga xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20112,"ysyxSoCFull fpga xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga xbar monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga xbar monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4845,"ysyxSoCFull fpga xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4846,"ysyxSoCFull fpga xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4847,"ysyxSoCFull fpga xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4848,"ysyxSoCFull fpga xbar monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4849,"ysyxSoCFull fpga xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4850,"ysyxSoCFull fpga xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4851,"ysyxSoCFull fpga xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+20202,"ysyxSoCFull fpga xbar monitor source_ok", false,-1);
        tracep->declBus(c+20203,"ysyxSoCFull fpga xbar monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+20204,"ysyxSoCFull fpga xbar monitor is_aligned", false,-1);
        tracep->declBus(c+20205,"ysyxSoCFull fpga xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+20206,"ysyxSoCFull fpga xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+20207,"ysyxSoCFull fpga xbar monitor mask_size", false,-1);
        tracep->declBit(c+20208,"ysyxSoCFull fpga xbar monitor mask_bit", false,-1);
        tracep->declBit(c+20209,"ysyxSoCFull fpga xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+20210,"ysyxSoCFull fpga xbar monitor mask_acc", false,-1);
        tracep->declBit(c+20211,"ysyxSoCFull fpga xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+20212,"ysyxSoCFull fpga xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+20213,"ysyxSoCFull fpga xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+20214,"ysyxSoCFull fpga xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20215,"ysyxSoCFull fpga xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+20216,"ysyxSoCFull fpga xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+20217,"ysyxSoCFull fpga xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+20218,"ysyxSoCFull fpga xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+20219,"ysyxSoCFull fpga xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+20220,"ysyxSoCFull fpga xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+20221,"ysyxSoCFull fpga xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+20222,"ysyxSoCFull fpga xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+20223,"ysyxSoCFull fpga xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+20224,"ysyxSoCFull fpga xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+20225,"ysyxSoCFull fpga xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+20226,"ysyxSoCFull fpga xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+20227,"ysyxSoCFull fpga xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+20228,"ysyxSoCFull fpga xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+20229,"ysyxSoCFull fpga xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+20230,"ysyxSoCFull fpga xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+20231,"ysyxSoCFull fpga xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+20232,"ysyxSoCFull fpga xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+20233,"ysyxSoCFull fpga xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+20234,"ysyxSoCFull fpga xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+20235,"ysyxSoCFull fpga xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+20236,"ysyxSoCFull fpga xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+20237,"ysyxSoCFull fpga xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+20238,"ysyxSoCFull fpga xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+20239,"ysyxSoCFull fpga xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+20240,"ysyxSoCFull fpga xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+20241,"ysyxSoCFull fpga xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+4893,"ysyxSoCFull fpga xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga xbar monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4896,"ysyxSoCFull fpga xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull fpga xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull fpga xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+20242,"ysyxSoCFull fpga xbar monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+20243,"ysyxSoCFull fpga xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+4899,"ysyxSoCFull fpga xbar monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+4900,"ysyxSoCFull fpga xbar monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+4901,"ysyxSoCFull fpga xbar monitor a_first", false,-1);
        tracep->declBus(c+4902,"ysyxSoCFull fpga xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+4903,"ysyxSoCFull fpga xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga xbar monitor size", false,-1, 3,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga xbar monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4908,"ysyxSoCFull fpga xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4909,"ysyxSoCFull fpga xbar monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+4910,"ysyxSoCFull fpga xbar monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+4911,"ysyxSoCFull fpga xbar monitor d_first", false,-1);
        tracep->declBus(c+4912,"ysyxSoCFull fpga xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+4913,"ysyxSoCFull fpga xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+4914,"ysyxSoCFull fpga xbar monitor size_1", false,-1, 3,0);
        tracep->declBus(c+4915,"ysyxSoCFull fpga xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+4916,"ysyxSoCFull fpga xbar monitor denied", false,-1);
        tracep->declBus(c+4917,"ysyxSoCFull fpga xbar monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+4919,"ysyxSoCFull fpga xbar monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+4920,"ysyxSoCFull fpga xbar monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+4921,"ysyxSoCFull fpga xbar monitor c_first", false,-1);
        tracep->declBus(c+4922,"ysyxSoCFull fpga xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+4923,"ysyxSoCFull fpga xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+4924,"ysyxSoCFull fpga xbar monitor size_3", false,-1, 3,0);
        tracep->declBus(c+4925,"ysyxSoCFull fpga xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+4926,"ysyxSoCFull fpga xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+4927,"ysyxSoCFull fpga xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+4931,"ysyxSoCFull fpga xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+4947,"ysyxSoCFull fpga xbar monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+4979,"ysyxSoCFull fpga xbar monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+4980,"ysyxSoCFull fpga xbar monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+4981,"ysyxSoCFull fpga xbar monitor a_first_1", false,-1);
        tracep->declBus(c+4982,"ysyxSoCFull fpga xbar monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+4983,"ysyxSoCFull fpga xbar monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+4984,"ysyxSoCFull fpga xbar monitor d_first_1", false,-1);
        tracep->declArray(c+20244,"ysyxSoCFull fpga xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17707,"ysyxSoCFull fpga xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17708,"ysyxSoCFull fpga xbar monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+17709,"ysyxSoCFull fpga xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+4985,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+4989,"ysyxSoCFull fpga xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17713,"ysyxSoCFull fpga xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+4993,"ysyxSoCFull fpga xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4994,"ysyxSoCFull fpga xbar monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17714,"ysyxSoCFull fpga xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+4995,"ysyxSoCFull fpga xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17730,"ysyxSoCFull fpga xbar monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+5011,"ysyxSoCFull fpga xbar monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+5043,"ysyxSoCFull fpga xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+5044,"ysyxSoCFull fpga xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+5048,"ysyxSoCFull fpga xbar monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+5080,"ysyxSoCFull fpga xbar monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+5081,"ysyxSoCFull fpga xbar monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+5082,"ysyxSoCFull fpga xbar monitor c_first_1", false,-1);
        tracep->declBus(c+5083,"ysyxSoCFull fpga xbar monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+5084,"ysyxSoCFull fpga xbar monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+5085,"ysyxSoCFull fpga xbar monitor d_first_2", false,-1);
        tracep->declArray(c+16835,"ysyxSoCFull fpga xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16839,"ysyxSoCFull fpga xbar monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16840,"ysyxSoCFull fpga xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+5086,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+5090,"ysyxSoCFull fpga xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16844,"ysyxSoCFull fpga xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+5094,"ysyxSoCFull fpga xbar monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16845,"ysyxSoCFull fpga xbar monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+5095,"ysyxSoCFull fpga xbar monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+5127,"ysyxSoCFull fpga xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+5128,"ysyxSoCFull fpga xbar monitor inflight_2", false,-1);
        tracep->declBus(c+5129,"ysyxSoCFull fpga xbar monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+5130,"ysyxSoCFull fpga xbar monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+5131,"ysyxSoCFull fpga xbar monitor d_first_3", false,-1);
        tracep->declBit(c+5132,"ysyxSoCFull fpga xbar monitor d_set", false,-1);
        tracep->declBit(c+16877,"ysyxSoCFull fpga xbar monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink reset", false,-1);
        tracep->declBit(c+20149,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4734,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4736,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+20144,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20145,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20146,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17684,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17685,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20147,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17686,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20148,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull fpga chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull fpga chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sbypass_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sbypass_reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20249,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+5134,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5135,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5136,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5138,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5139,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5141,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20142,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+20144,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20145,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+20146,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17684,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17685,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+20147,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17686,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+20148,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20250,"ysyxSoCFull fpga chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink mbypass_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink mbypass_reset", false,-1);
        tracep->declBit(c+20251,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5147,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5148,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5149,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+5150,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5151,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5152,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5153,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5154,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+5156,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+5158,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+20149,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4734,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4736,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20252,"ysyxSoCFull fpga chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink monitor_reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+20249,"ysyxSoCFull fpga chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5134,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5135,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5136,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5138,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5139,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5141,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkA_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkA_reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5159,"ysyxSoCFull fpga chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+5160,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5161,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+5162,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkB_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkB_reset", false,-1);
        tracep->declBit(c+5163,"ysyxSoCFull fpga chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+5164,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5165,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkC_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkC_reset", false,-1);
        tracep->declBit(c+5166,"ysyxSoCFull fpga chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+5167,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5168,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkD_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkD_reset", false,-1);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+5156,"ysyxSoCFull fpga chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5169,"ysyxSoCFull fpga chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+20254,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5171,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+5172,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+5173,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17762,"ysyxSoCFull fpga chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+5175,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16878,"ysyxSoCFull fpga chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+17763,"ysyxSoCFull fpga chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+17764,"ysyxSoCFull fpga chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_reset", false,-1);
        tracep->declBit(c+20251,"ysyxSoCFull fpga chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5147,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5148,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20255,"ysyxSoCFull fpga chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull fpga chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+5173,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17762,"ysyxSoCFull fpga chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_reset", false,-1);
        tracep->declBit(c+5177,"ysyxSoCFull fpga chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull fpga chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+5178,"ysyxSoCFull fpga chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_reset", false,-1);
        tracep->declBit(c+5149,"ysyxSoCFull fpga chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull fpga chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+5150,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5151,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5152,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5153,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5154,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5179,"ysyxSoCFull fpga chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull fpga chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+5180,"ysyxSoCFull fpga chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+5175,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16878,"ysyxSoCFull fpga chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_reset", false,-1);
        tracep->declBit(c+20249,"ysyxSoCFull fpga chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+5134,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5135,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5136,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5138,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5139,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5141,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+20256,"ysyxSoCFull fpga chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull fpga chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+17764,"ysyxSoCFull fpga chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+5158,"ysyxSoCFull fpga chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+5181,"ysyxSoCFull fpga chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx_reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+5182,"ysyxSoCFull fpga chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+5183,"ysyxSoCFull fpga chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+5184,"ysyxSoCFull fpga chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+5186,"ysyxSoCFull fpga chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+5187,"ysyxSoCFull fpga chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+5188,"ysyxSoCFull fpga chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+5189,"ysyxSoCFull fpga chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5190,"ysyxSoCFull fpga chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+5192,"ysyxSoCFull fpga chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+5193,"ysyxSoCFull fpga chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+5194,"ysyxSoCFull fpga chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+5195,"ysyxSoCFull fpga chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+5196,"ysyxSoCFull fpga chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+5198,"ysyxSoCFull fpga chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+5199,"ysyxSoCFull fpga chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+5200,"ysyxSoCFull fpga chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+5201,"ysyxSoCFull fpga chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+5202,"ysyxSoCFull fpga chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+5205,"ysyxSoCFull fpga chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5206,"ysyxSoCFull fpga chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+5207,"ysyxSoCFull fpga chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+5208,"ysyxSoCFull fpga chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+5210,"ysyxSoCFull fpga chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+5211,"ysyxSoCFull fpga chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+5212,"ysyxSoCFull fpga chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+5213,"ysyxSoCFull fpga chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5214,"ysyxSoCFull fpga chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+5216,"ysyxSoCFull fpga chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+5217,"ysyxSoCFull fpga chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+5218,"ysyxSoCFull fpga chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+5219,"ysyxSoCFull fpga chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+5220,"ysyxSoCFull fpga chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull fpga chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+20255,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5182,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5183,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5184,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5185,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5186,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5187,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5188,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5189,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19950,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19078,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21026,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20903,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+5177,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5178,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5190,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5191,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5192,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5193,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5194,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5195,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5196,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19951,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19079,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21032,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20912,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+5179,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5180,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5198,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5199,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5200,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5201,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5202,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5203,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5204,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5205,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19952,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19080,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21038,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20921,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+20256,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5206,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5207,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5208,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5209,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5210,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5211,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5212,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5213,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19953,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19081,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21044,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20930,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5181,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5214,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5215,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5216,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5217,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5218,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5219,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5220,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5221,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19954,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+19082,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+21050,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20939,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink tx_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+21083,"ysyxSoCFull fpga chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+5159,"ysyxSoCFull fpga chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+5160,"ysyxSoCFull fpga chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+5161,"ysyxSoCFull fpga chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+5162,"ysyxSoCFull fpga chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+5163,"ysyxSoCFull fpga chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+5164,"ysyxSoCFull fpga chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+5165,"ysyxSoCFull fpga chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+5166,"ysyxSoCFull fpga chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+5167,"ysyxSoCFull fpga chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+5168,"ysyxSoCFull fpga chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+5169,"ysyxSoCFull fpga chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+20254,"ysyxSoCFull fpga chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+5171,"ysyxSoCFull fpga chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+5172,"ysyxSoCFull fpga chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+17763,"ysyxSoCFull fpga chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+5222,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5223,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5225,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull fpga chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+20984,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21068,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5228,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5229,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5230,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5231,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+20985,"ysyxSoCFull fpga chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+21069,"ysyxSoCFull fpga chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+21097,"ysyxSoCFull fpga chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+21090,"ysyxSoCFull fpga chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+19085,"ysyxSoCFull fpga chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+18625,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink mbypass clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink mbypass reset", false,-1);
        tracep->declBit(c+20251,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5147,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5148,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5149,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+5150,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5151,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5152,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5153,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5154,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+5156,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+5158,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+20149,"ysyxSoCFull fpga chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4734,"ysyxSoCFull fpga chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4736,"ysyxSoCFull fpga chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20252,"ysyxSoCFull fpga chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+5232,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+5233,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+20257,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5147,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5234,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+5150,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5151,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5152,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5153,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5154,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+5235,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+5158,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+5236,"ysyxSoCFull fpga chiplink mbypass bypass", false,-1);
        tracep->declBus(c+5237,"ysyxSoCFull fpga chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+5238,"ysyxSoCFull fpga chiplink mbypass stall_counter", false,-1, 5,0);
        tracep->declBit(c+5239,"ysyxSoCFull fpga chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+20258,"ysyxSoCFull fpga chiplink mbypass stall", false,-1);
        tracep->declBit(c+21098,"ysyxSoCFull fpga chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+5240,"ysyxSoCFull fpga chiplink mbypass out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5241,"ysyxSoCFull fpga chiplink mbypass beats1_decode", false,-1, 5,0);
        tracep->declBus(c+5242,"ysyxSoCFull fpga chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5243,"ysyxSoCFull fpga chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+5244,"ysyxSoCFull fpga chiplink mbypass counter", false,-1, 5,0);
        tracep->declBus(c+5245,"ysyxSoCFull fpga chiplink mbypass counter1", false,-1, 5,0);
        tracep->declBit(c+5246,"ysyxSoCFull fpga chiplink mbypass a_first", false,-1);
        tracep->declBit(c+5247,"ysyxSoCFull fpga chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+5248,"ysyxSoCFull fpga chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+16879,"ysyxSoCFull fpga chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+5249,"ysyxSoCFull fpga chiplink mbypass out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5250,"ysyxSoCFull fpga chiplink mbypass beats1_decode_2", false,-1, 5,0);
        tracep->declBus(c+5251,"ysyxSoCFull fpga chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5252,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+5253,"ysyxSoCFull fpga chiplink mbypass beats1_2", false,-1, 5,0);
        tracep->declBus(c+5254,"ysyxSoCFull fpga chiplink mbypass counter_2", false,-1, 5,0);
        tracep->declBus(c+5255,"ysyxSoCFull fpga chiplink mbypass counter1_2", false,-1, 5,0);
        tracep->declBit(c+5256,"ysyxSoCFull fpga chiplink mbypass c_first", false,-1);
        tracep->declBit(c+5257,"ysyxSoCFull fpga chiplink mbypass c_last", false,-1);
        tracep->declBit(c+5258,"ysyxSoCFull fpga chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+5259,"ysyxSoCFull fpga chiplink mbypass beats1_decode_3", false,-1, 5,0);
        tracep->declBit(c+5260,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+5261,"ysyxSoCFull fpga chiplink mbypass beats1_3", false,-1, 5,0);
        tracep->declBus(c+5262,"ysyxSoCFull fpga chiplink mbypass counter_3", false,-1, 5,0);
        tracep->declBus(c+5263,"ysyxSoCFull fpga chiplink mbypass counter1_3", false,-1, 5,0);
        tracep->declBit(c+5264,"ysyxSoCFull fpga chiplink mbypass d_first", false,-1);
        tracep->declBit(c+5265,"ysyxSoCFull fpga chiplink mbypass d_last", false,-1);
        tracep->declBit(c+16880,"ysyxSoCFull fpga chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+16881,"ysyxSoCFull fpga chiplink mbypass done_4", false,-1);
        tracep->declBit(c+5266,"ysyxSoCFull fpga chiplink mbypass c_request", false,-1);
        tracep->declBit(c+5267,"ysyxSoCFull fpga chiplink mbypass c_response", false,-1);
        tracep->declBit(c+5268,"ysyxSoCFull fpga chiplink mbypass d_request", false,-1);
        tracep->declBit(c+17765,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+16882,"ysyxSoCFull fpga chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+5269,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+20259,"ysyxSoCFull fpga chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+16883,"ysyxSoCFull fpga chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+5270,"ysyxSoCFull fpga chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+18626,"ysyxSoCFull fpga chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+20260,"ysyxSoCFull fpga chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+5271,"ysyxSoCFull fpga chiplink mbypass stall_counter1", false,-1, 5,0);
        tracep->declBit(c+17766,"ysyxSoCFull fpga chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+5232,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+5233,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+5259,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5260,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5272,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+5273,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5274,"ysyxSoCFull fpga chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+5275,"ysyxSoCFull fpga chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+5276,"ysyxSoCFull fpga chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+5277,"ysyxSoCFull fpga chiplink mbypass monitor size_1", false,-1, 3,0);
        tracep->declBit(c+5278,"ysyxSoCFull fpga chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+5279,"ysyxSoCFull fpga chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+5280,"ysyxSoCFull fpga chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+5281,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes", false,-1, 7,0);
        tracep->declBus(c+5282,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5283,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5284,"ysyxSoCFull fpga chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+5285,"ysyxSoCFull fpga chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5286,"ysyxSoCFull fpga chiplink mbypass monitor a_size_lookup", false,-1, 7,0);
        tracep->declBus(c+5287,"ysyxSoCFull fpga chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+5288,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr", false,-1, 7,0);
        tracep->declBus(c+5289,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes_1", false,-1, 7,0);
        tracep->declBus(c+5290,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+5291,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+5292,"ysyxSoCFull fpga chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+5293,"ysyxSoCFull fpga chiplink mbypass monitor c_size_lookup", false,-1, 7,0);
        tracep->declBus(c+5294,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr_1", false,-1, 7,0);
        tracep->declBit(c+5295,"ysyxSoCFull fpga chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+5296,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+5297,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+5298,"ysyxSoCFull fpga chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+5299,"ysyxSoCFull fpga chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+20257,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5147,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5234,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+5150,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5151,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5152,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5153,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5154,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+5235,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4744,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+5158,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+5300,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+5301,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+5302,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+5303,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+5304,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+5305,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+5306,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+5307,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+5308,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+5309,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+5310,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+5311,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+5312,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+5313,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+5314,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+5315,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+5316,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+5317,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+5319,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+5320,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+5321,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+5322,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+5323,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+5324,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+5325,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+5326,"ysyxSoCFull fpga chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+5327,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5328,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+5329,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter", false,-1, 5,0);
        tracep->declBus(c+5330,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5331,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+5332,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+5333,"ysyxSoCFull fpga chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+5334,"ysyxSoCFull fpga chiplink mbypass monitor_1 size", false,-1, 3,0);
        tracep->declBus(c+5335,"ysyxSoCFull fpga chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+5336,"ysyxSoCFull fpga chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+5259,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5260,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter", false,-1, 5,0);
        tracep->declBus(c+5338,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5339,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+5340,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+5341,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+5342,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_1", false,-1, 3,0);
        tracep->declBus(c+5343,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+5344,"ysyxSoCFull fpga chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+5345,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5346,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+5347,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter", false,-1, 5,0);
        tracep->declBus(c+5348,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5349,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+5350,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+5351,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+5352,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_3", false,-1, 3,0);
        tracep->declBus(c+5353,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+5354,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+5355,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+5357,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+5365,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+5381,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5382,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5383,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+5384,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5385,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5386,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+18627,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17767,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17768,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+17769,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+5387,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+5389,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+16884,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17771,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+5393,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17779,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+5401,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+5418,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+5420,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+5436,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5437,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5438,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+5439,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+5440,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+5441,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+16885,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16887,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16888,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+5442,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+5444,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16890,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16891,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+5447,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+5463,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+5464,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+5466,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+5467,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+5468,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull fpga chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkA clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkA reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5159,"ysyxSoCFull fpga chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+5160,"ysyxSoCFull fpga chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5161,"ysyxSoCFull fpga chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+5162,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+5470,"ysyxSoCFull fpga chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+5471,"ysyxSoCFull fpga chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+5472,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+5475,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+5477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5478,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+5479,"ysyxSoCFull fpga chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+5472,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+5475,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5471,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+5472,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5475,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+5477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5478,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+5482,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+5483,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+5484,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+5485,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+5486,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+5482,"ysyxSoCFull fpga chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+5472,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+5493,"ysyxSoCFull fpga chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+5474,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5494,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5495,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+5497,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+5470,"ysyxSoCFull fpga chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+5471,"ysyxSoCFull fpga chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+5472,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+5475,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+5477,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5478,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+5479,"ysyxSoCFull fpga chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+5472,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+5475,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+5500,"ysyxSoCFull fpga chiplink sinkA inject full", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+5501,"ysyxSoCFull fpga chiplink sinkA inject last", false,-1);
        tracep->declBus(c+5502,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+5504,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+5505,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+5506,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+5507,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+5508,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+5509,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+5510,"ysyxSoCFull fpga chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+5512,"ysyxSoCFull fpga chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+20248,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5471,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+20253,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+5472,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5475,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5476,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+5477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5478,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5516+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+5517,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4711,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5518+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+5519,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21118,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5520+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+5521,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4712,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5522+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+5523,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4713,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5524+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+5525,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4714,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5526+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+5527,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4715,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5528+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+5529,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4716,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+5530,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+5133,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+17795,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+17796,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkB clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkB reset", false,-1);
        tracep->declBit(c+5163,"ysyxSoCFull fpga chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+5164,"ysyxSoCFull fpga chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5165,"ysyxSoCFull fpga chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+5531,"ysyxSoCFull fpga chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkC clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkC reset", false,-1);
        tracep->declBit(c+5166,"ysyxSoCFull fpga chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+5167,"ysyxSoCFull fpga chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5168,"ysyxSoCFull fpga chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+5532,"ysyxSoCFull fpga chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkD clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkD reset", false,-1);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+5156,"ysyxSoCFull fpga chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink sinkD io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5169,"ysyxSoCFull fpga chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+20254,"ysyxSoCFull fpga chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5171,"ysyxSoCFull fpga chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+5172,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+5173,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17762,"ysyxSoCFull fpga chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+5175,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16878,"ysyxSoCFull fpga chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+5156,"ysyxSoCFull fpga chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5533,"ysyxSoCFull fpga chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+5534,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5536,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5537,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+5538,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+5539,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+5540,"ysyxSoCFull fpga chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+5541,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5542,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+5543,"ysyxSoCFull fpga chiplink sinkD d_last_beats1", false,-1, 5,0);
        tracep->declBus(c+5544,"ysyxSoCFull fpga chiplink sinkD d_last_counter", false,-1, 5,0);
        tracep->declBus(c+5545,"ysyxSoCFull fpga chiplink sinkD d_last_counter1", false,-1, 5,0);
        tracep->declBit(c+5546,"ysyxSoCFull fpga chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+5547,"ysyxSoCFull fpga chiplink sinkD d_last", false,-1);
        tracep->declBit(c+5548,"ysyxSoCFull fpga chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+5549,"ysyxSoCFull fpga chiplink sinkD relack", false,-1);
        tracep->declBus(c+5550,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+21099,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+5536,"ysyxSoCFull fpga chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+21100,"ysyxSoCFull fpga chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+5551,"ysyxSoCFull fpga chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+5552,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5553,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5554,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sinkD d clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sinkD d reset", false,-1);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+5156,"ysyxSoCFull fpga chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5533,"ysyxSoCFull fpga chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+5170,"ysyxSoCFull fpga chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+5534,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5536,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5537,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+5538,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+5539,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5555+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+5556,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+5557,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5558+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+5559,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4739,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+5557,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5560+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5561,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4740,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+5557,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5562+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+5563,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4741,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+5557,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5564+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+5565,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+5557,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5566+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+5567,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+4742,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+5557,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5568+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+5569,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+5557,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+5570,"ysyxSoCFull fpga chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+5155,"ysyxSoCFull fpga chiplink sinkD d empty", false,-1);
        tracep->declBit(c+5557,"ysyxSoCFull fpga chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+5571,"ysyxSoCFull fpga chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+17763,"ysyxSoCFull fpga chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+17764,"ysyxSoCFull fpga chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+17797,"ysyxSoCFull fpga chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA reset", false,-1);
        tracep->declBit(c+20251,"ysyxSoCFull fpga chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink sourceA io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5147,"ysyxSoCFull fpga chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5148,"ysyxSoCFull fpga chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+20255,"ysyxSoCFull fpga chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+18621,"ysyxSoCFull fpga chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+5173,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17762,"ysyxSoCFull fpga chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+5572,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+20261,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+5573,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5574,"ysyxSoCFull fpga chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+5575,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17798,"ysyxSoCFull fpga chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+5577,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+20262,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+5578,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5579,"ysyxSoCFull fpga chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+5580,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17799,"ysyxSoCFull fpga chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+5581,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+20263,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+5582,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5583,"ysyxSoCFull fpga chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+5584,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17800,"ysyxSoCFull fpga chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+5585,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+20264,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+5586,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5587,"ysyxSoCFull fpga chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+5588,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17801,"ysyxSoCFull fpga chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+5589,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+20265,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+5590,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5591,"ysyxSoCFull fpga chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+5592,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17802,"ysyxSoCFull fpga chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+5593,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+20266,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+5594,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5595,"ysyxSoCFull fpga chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+5596,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17803,"ysyxSoCFull fpga chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+5597,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+20267,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+5598,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5599,"ysyxSoCFull fpga chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+5600,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17804,"ysyxSoCFull fpga chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+5601,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+20268,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+5602,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5603,"ysyxSoCFull fpga chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+5604,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17805,"ysyxSoCFull fpga chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+5605,"ysyxSoCFull fpga chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+20269,"ysyxSoCFull fpga chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+18629,"ysyxSoCFull fpga chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+5606,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+20251,"ysyxSoCFull fpga chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+5147,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5148,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+5607,"ysyxSoCFull fpga chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+5608,"ysyxSoCFull fpga chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+5609,"ysyxSoCFull fpga chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+5610,"ysyxSoCFull fpga chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+5611,"ysyxSoCFull fpga chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+5612,"ysyxSoCFull fpga chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+5613,"ysyxSoCFull fpga chiplink sourceA enable", false,-1);
        tracep->declBus(c+5614,"ysyxSoCFull fpga chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+5615,"ysyxSoCFull fpga chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+5616,"ysyxSoCFull fpga chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+5617,"ysyxSoCFull fpga chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+5618,"ysyxSoCFull fpga chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+5619,"ysyxSoCFull fpga chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+5620,"ysyxSoCFull fpga chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+5622,"ysyxSoCFull fpga chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+5623,"ysyxSoCFull fpga chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+5624,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5625,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5626,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+5627,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+5628,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+5629,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+5630,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+5631,"ysyxSoCFull fpga chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+5632,"ysyxSoCFull fpga chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+5633,"ysyxSoCFull fpga chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+5634,"ysyxSoCFull fpga chiplink sourceA q_last", false,-1);
        tracep->declBit(c+5635,"ysyxSoCFull fpga chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+5636,"ysyxSoCFull fpga chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+5637,"ysyxSoCFull fpga chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+5639,"ysyxSoCFull fpga chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+5640,"ysyxSoCFull fpga chiplink sourceA exists", false,-1);
        tracep->declBit(c+5641,"ysyxSoCFull fpga chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+5642,"ysyxSoCFull fpga chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+5643,"ysyxSoCFull fpga chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+5644,"ysyxSoCFull fpga chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+5645,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+5647,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+5648,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+5649,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+5650,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+5651,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+5652,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+5653,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+5654,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+5655,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+5656,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+5657,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+5658,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+5659,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+5660,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+5661,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+5662,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+5663,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+5664,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+5665,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+5666,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+5667,"ysyxSoCFull fpga chiplink sourceA stall", false,-1);
        tracep->declBit(c+5668,"ysyxSoCFull fpga chiplink sourceA xmit", false,-1);
        tracep->declBus(c+5550,"ysyxSoCFull fpga chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+5669,"ysyxSoCFull fpga chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+5572,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+20261,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+5573,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5574,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+5575,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17798,"ysyxSoCFull fpga chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5670+i*1,"ysyxSoCFull fpga chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5678,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5573,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5574,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+17806,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+5679,"ysyxSoCFull fpga chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+5680,"ysyxSoCFull fpga chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+5681,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5682,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5683,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+5684,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5685,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5686,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+5687,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+5688,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17807,"ysyxSoCFull fpga chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+17808,"ysyxSoCFull fpga chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+5689,"ysyxSoCFull fpga chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+5577,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+20262,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+5578,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5579,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+5580,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17799,"ysyxSoCFull fpga chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5690+i*1,"ysyxSoCFull fpga chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5698,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5578,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5579,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+17809,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+5699,"ysyxSoCFull fpga chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+5700,"ysyxSoCFull fpga chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+5701,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5702,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5703,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+5704,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5705,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5706,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+5707,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+5708,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17810,"ysyxSoCFull fpga chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+17811,"ysyxSoCFull fpga chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+5709,"ysyxSoCFull fpga chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+5581,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+20263,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+5582,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5583,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+5584,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17800,"ysyxSoCFull fpga chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5710+i*1,"ysyxSoCFull fpga chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5718,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5582,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5583,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+17812,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+5719,"ysyxSoCFull fpga chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+5720,"ysyxSoCFull fpga chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+5721,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5722,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5723,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+5724,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5725,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5726,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+5727,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+5728,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17813,"ysyxSoCFull fpga chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+17814,"ysyxSoCFull fpga chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+5729,"ysyxSoCFull fpga chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+5585,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+20264,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+5586,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5587,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+5588,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17801,"ysyxSoCFull fpga chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5730+i*1,"ysyxSoCFull fpga chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5738,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5586,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5587,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+17815,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+5739,"ysyxSoCFull fpga chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+5740,"ysyxSoCFull fpga chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+5741,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5742,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5743,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+5744,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5745,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5746,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+5747,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+5748,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17816,"ysyxSoCFull fpga chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+17817,"ysyxSoCFull fpga chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+5749,"ysyxSoCFull fpga chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+5589,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+20265,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+5590,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5591,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+5592,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17802,"ysyxSoCFull fpga chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5750+i*1,"ysyxSoCFull fpga chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5758,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5590,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5591,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+5759,"ysyxSoCFull fpga chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+5760,"ysyxSoCFull fpga chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+5761,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5762,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5763,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+5764,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5765,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5766,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+5767,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+5768,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+17820,"ysyxSoCFull fpga chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+5769,"ysyxSoCFull fpga chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+5593,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+20266,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+5594,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5595,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+5596,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17803,"ysyxSoCFull fpga chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5770+i*1,"ysyxSoCFull fpga chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5778,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5594,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5595,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+17821,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+5779,"ysyxSoCFull fpga chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+5780,"ysyxSoCFull fpga chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+5781,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5782,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5783,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+5784,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5785,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5786,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+5787,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+5788,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17822,"ysyxSoCFull fpga chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+17823,"ysyxSoCFull fpga chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+5789,"ysyxSoCFull fpga chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+5597,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+20267,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+5598,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5599,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+5600,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17804,"ysyxSoCFull fpga chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5790+i*1,"ysyxSoCFull fpga chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5798,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5598,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5599,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+17824,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+5799,"ysyxSoCFull fpga chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+5800,"ysyxSoCFull fpga chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+5801,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5802,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5803,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+5804,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5805,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5806,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+5807,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+5808,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17825,"ysyxSoCFull fpga chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+17826,"ysyxSoCFull fpga chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+5809,"ysyxSoCFull fpga chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+5601,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+20268,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+5602,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5603,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+5604,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17805,"ysyxSoCFull fpga chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5810+i*1,"ysyxSoCFull fpga chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5818,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5602,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5603,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+17827,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+5819,"ysyxSoCFull fpga chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+5820,"ysyxSoCFull fpga chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+5821,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5822,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5823,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+5824,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5825,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5826,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+5827,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+5828,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17828,"ysyxSoCFull fpga chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+17829,"ysyxSoCFull fpga chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+5829,"ysyxSoCFull fpga chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+5605,"ysyxSoCFull fpga chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+20269,"ysyxSoCFull fpga chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+18629,"ysyxSoCFull fpga chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+5606,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5176,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+20251,"ysyxSoCFull fpga chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+18618,"ysyxSoCFull fpga chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+5144,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+5147,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5148,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+5830,"ysyxSoCFull fpga chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+5831,"ysyxSoCFull fpga chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+5832,"ysyxSoCFull fpga chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+5833,"ysyxSoCFull fpga chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+5834,"ysyxSoCFull fpga chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB reset", false,-1);
        tracep->declBit(c+5177,"ysyxSoCFull fpga chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+18622,"ysyxSoCFull fpga chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+5178,"ysyxSoCFull fpga chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+5837,"ysyxSoCFull fpga chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+5838,"ysyxSoCFull fpga chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+16908,"ysyxSoCFull fpga chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+5842,"ysyxSoCFull fpga chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+5843,"ysyxSoCFull fpga chiplink sourceB enable", false,-1);
        tracep->declBus(c+5844,"ysyxSoCFull fpga chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5848,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+5850,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+5851,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+5852,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+5853,"ysyxSoCFull fpga chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+5854,"ysyxSoCFull fpga chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+5855,"ysyxSoCFull fpga chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+5856,"ysyxSoCFull fpga chiplink sourceB q_last", false,-1);
        tracep->declBit(c+5857,"ysyxSoCFull fpga chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink sourceB xmit", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+5837,"ysyxSoCFull fpga chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+5838,"ysyxSoCFull fpga chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+16908,"ysyxSoCFull fpga chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5859,"ysyxSoCFull fpga chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+5861,"ysyxSoCFull fpga chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC reset", false,-1);
        tracep->declBit(c+5149,"ysyxSoCFull fpga chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+18619,"ysyxSoCFull fpga chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+5150,"ysyxSoCFull fpga chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5151,"ysyxSoCFull fpga chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5152,"ysyxSoCFull fpga chiplink sourceC io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5153,"ysyxSoCFull fpga chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5154,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5179,"ysyxSoCFull fpga chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+18623,"ysyxSoCFull fpga chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+5180,"ysyxSoCFull fpga chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+5175,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+5174,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16878,"ysyxSoCFull fpga chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+5862,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+18630,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5864,"ysyxSoCFull fpga chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+5175,"ysyxSoCFull fpga chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16878,"ysyxSoCFull fpga chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+5865,"ysyxSoCFull fpga chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+5866,"ysyxSoCFull fpga chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+5867,"ysyxSoCFull fpga chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+5868,"ysyxSoCFull fpga chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+5869,"ysyxSoCFull fpga chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+5870,"ysyxSoCFull fpga chiplink sourceC enable", false,-1);
        tracep->declBus(c+5871,"ysyxSoCFull fpga chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+5872,"ysyxSoCFull fpga chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+5873,"ysyxSoCFull fpga chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+5874,"ysyxSoCFull fpga chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+5875,"ysyxSoCFull fpga chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+5876,"ysyxSoCFull fpga chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+5877,"ysyxSoCFull fpga chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+5878,"ysyxSoCFull fpga chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+5880,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5881,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5882,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+5883,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+5884,"ysyxSoCFull fpga chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+5885,"ysyxSoCFull fpga chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+5886,"ysyxSoCFull fpga chiplink sourceC q_last", false,-1);
        tracep->declBit(c+5887,"ysyxSoCFull fpga chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+5888,"ysyxSoCFull fpga chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+5889,"ysyxSoCFull fpga chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+5891,"ysyxSoCFull fpga chiplink sourceC exists", false,-1);
        tracep->declBit(c+5892,"ysyxSoCFull fpga chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+5893,"ysyxSoCFull fpga chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+5894,"ysyxSoCFull fpga chiplink sourceC q_release", false,-1);
        tracep->declBit(c+5895,"ysyxSoCFull fpga chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+5896,"ysyxSoCFull fpga chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+5897,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+5900,"ysyxSoCFull fpga chiplink sourceC stall", false,-1);
        tracep->declBit(c+5901,"ysyxSoCFull fpga chiplink sourceC xmit", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+5862,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+18630,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5864,"ysyxSoCFull fpga chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+5175,"ysyxSoCFull fpga chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16878,"ysyxSoCFull fpga chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5902+i*1,"ysyxSoCFull fpga chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+5910,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5864,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+16909,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+5911,"ysyxSoCFull fpga chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+5912,"ysyxSoCFull fpga chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+5913,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5915,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+5916,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5917,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5918,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+5919,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+5920,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16910,"ysyxSoCFull fpga chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+16911,"ysyxSoCFull fpga chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+5921,"ysyxSoCFull fpga chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD reset", false,-1);
        tracep->declBit(c+20249,"ysyxSoCFull fpga chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+18617,"ysyxSoCFull fpga chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+5134,"ysyxSoCFull fpga chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5135,"ysyxSoCFull fpga chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5136,"ysyxSoCFull fpga chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5137,"ysyxSoCFull fpga chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5138,"ysyxSoCFull fpga chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5139,"ysyxSoCFull fpga chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5141,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+20256,"ysyxSoCFull fpga chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+18624,"ysyxSoCFull fpga chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+5140,"ysyxSoCFull fpga chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+17764,"ysyxSoCFull fpga chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+5922,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+20270,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+17764,"ysyxSoCFull fpga chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+5931,"ysyxSoCFull fpga chiplink sourceD enable", false,-1);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+5935,"ysyxSoCFull fpga chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+5936,"ysyxSoCFull fpga chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+5937,"ysyxSoCFull fpga chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+5938,"ysyxSoCFull fpga chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+5939,"ysyxSoCFull fpga chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+5940,"ysyxSoCFull fpga chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+5941,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5942,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5943,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+5944,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+5945,"ysyxSoCFull fpga chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+5946,"ysyxSoCFull fpga chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+5947,"ysyxSoCFull fpga chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+5948,"ysyxSoCFull fpga chiplink sourceD q_last", false,-1);
        tracep->declBit(c+5949,"ysyxSoCFull fpga chiplink sourceD d_first", false,-1);
        tracep->declBus(c+5950,"ysyxSoCFull fpga chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+5951,"ysyxSoCFull fpga chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+5952,"ysyxSoCFull fpga chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+5953,"ysyxSoCFull fpga chiplink sourceD stall", false,-1);
        tracep->declBit(c+5954,"ysyxSoCFull fpga chiplink sourceD xmit", false,-1);
        tracep->declBit(c+5955,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+5922,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+20270,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+17764,"ysyxSoCFull fpga chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+5956+i*1,"ysyxSoCFull fpga chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+5988,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+21126,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+17830,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+5989,"ysyxSoCFull fpga chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+5990,"ysyxSoCFull fpga chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+5992,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+5993,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+5994,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+5995,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+5996,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+5997,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+5998,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+5999,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+6000,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+6001,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+6002,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+6003,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+6004,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+6005,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+17831,"ysyxSoCFull fpga chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+17832,"ysyxSoCFull fpga chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+5158,"ysyxSoCFull fpga chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+5157,"ysyxSoCFull fpga chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+18620,"ysyxSoCFull fpga chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+5181,"ysyxSoCFull fpga chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+6006,"ysyxSoCFull fpga chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+21082,"ysyxSoCFull fpga chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+19085,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+19086,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+19086,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+19086,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+21096,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+19086,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+19086,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+19087,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+19088,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+18625,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+18631,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+18632,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+18633,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull fpga axi4index auto_in_awready", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga axi4index auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index auto_in_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+4751,"ysyxSoCFull fpga axi4index auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17688,"ysyxSoCFull fpga axi4index auto_in_arready", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+20156,"ysyxSoCFull fpga axi4index auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+4752,"ysyxSoCFull fpga axi4index auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+17687,"ysyxSoCFull fpga axi4index auto_out_awready", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga axi4index auto_out_awvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4index auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4index auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index auto_out_wready", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+20107,"ysyxSoCFull fpga axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20109,"ysyxSoCFull fpga axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17683,"ysyxSoCFull fpga axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4index auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4745,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4746,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4747,"ysyxSoCFull fpga axi4index auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17688,"ysyxSoCFull fpga axi4index auto_out_arready", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga axi4index auto_out_arvalid", false,-1);
        tracep->declBus(c+20102,"ysyxSoCFull fpga axi4index auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20103,"ysyxSoCFull fpga axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20104,"ysyxSoCFull fpga axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20105,"ysyxSoCFull fpga axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+20152,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20153,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20154,"ysyxSoCFull fpga axi4index auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4index auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4748,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4749,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4750,"ysyxSoCFull fpga axi4index auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf reset", false,-1);
        tracep->declBit(c+4753,"ysyxSoCFull fpga axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+20157,"ysyxSoCFull fpga axi4buf auto_in_awvalid", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+4759,"ysyxSoCFull fpga axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+20159,"ysyxSoCFull fpga axi4buf auto_in_arvalid", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+4753,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20157,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+6007,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+6008,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6010,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+4759,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+20159,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+4753,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+20157,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBit(c+6011,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+6012,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+6013,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+6014,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+20271,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+6007,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+6008,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6010,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+6015+i*2,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6008,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+6019,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+6020,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17834,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+6021+i*1,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+6010,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+6019,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+6020,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17834,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+6020,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+6019,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+6023,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+6024,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+6025,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+6026,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+20272,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+21166+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+21168+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+6027,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+6028,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+4759,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+20159,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBit(c+6029,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+6030,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+6031,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+6032,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+20273,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+21170+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+21172+i*2,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+21176+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+21178+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+6033,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+6034,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 reset", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4769,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+4753,"ysyxSoCFull fpga axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+20157,"ysyxSoCFull fpga axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+4759,"ysyxSoCFull fpga axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+20159,"ysyxSoCFull fpga axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+6035,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+20274,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6036,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+6037,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+6038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+6041,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+20275,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6042,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+6043,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+6044,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6045,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6046,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+6047,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+20276,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6048,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+6049,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+6050,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6051,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+6053,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+20277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6054,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+6055,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+6056,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6057,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6058,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+6059,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+20278,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6060,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+6061,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+6062,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6063,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6064,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+6065,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+20279,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6066,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+6067,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+6068,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6069,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6070,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+6071,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+20280,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6072,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+6073,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+6074,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6075,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6076,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+6077,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+20281,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6078,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+6079,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+6080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6082,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+6083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+20282,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+6086,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6088,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+6089,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+20283,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6090,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+6091,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+6092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6094,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+6095,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+20284,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6096,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+6098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+6101,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+20285,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6102,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+6103,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+6104,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6105,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6106,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+6107,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+20286,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6108,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+6110,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+6113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+20287,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6114,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+6115,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+6116,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6117,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6118,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+6119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+20288,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6120,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+6122,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+6125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+20289,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6126,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+6127,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+6128,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+6131,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+20290,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6132,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+6134,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6135,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6136,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+6137,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+20291,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6138,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+6139,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+6140,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6141,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6142,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+6143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+6145,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+6146,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6147,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6148,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+6149,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+20293,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6150,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+6151,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+6152,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6153,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+6155,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+20294,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6156,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+6157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+6158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+6161,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+20295,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+6163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+6164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6165,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+6167,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+20296,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6168,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+6169,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+6170,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6171,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6172,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+6173,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+20297,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6174,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+6175,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+6176,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6177,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6178,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+6179,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+20298,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6180,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+6181,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+6182,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6183,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6184,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+6185,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+20299,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6186,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+6187,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+6188,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6189,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6190,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+6191,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+20300,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6192,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+6193,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+6194,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6195,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6196,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+6197,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+20301,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6198,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+6199,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+6200,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6201,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6202,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+6203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+20302,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+6205,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+6206,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6207,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6208,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+6209,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+20303,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6210,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+6211,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+6212,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6213,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6214,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+6215,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+20304,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6216,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+6217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+6218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+6221,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+20305,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6222,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+6223,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+6224,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6225,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6226,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20306,"ysyxSoCFull fpga axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+20307,"ysyxSoCFull fpga axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+20308,"ysyxSoCFull fpga axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+20309,"ysyxSoCFull fpga axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+20310,"ysyxSoCFull fpga axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+20311,"ysyxSoCFull fpga axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+20312,"ysyxSoCFull fpga axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+20313,"ysyxSoCFull fpga axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+20314,"ysyxSoCFull fpga axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+20315,"ysyxSoCFull fpga axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+20316,"ysyxSoCFull fpga axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+20317,"ysyxSoCFull fpga axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+20318,"ysyxSoCFull fpga axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+20319,"ysyxSoCFull fpga axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+20320,"ysyxSoCFull fpga axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+20321,"ysyxSoCFull fpga axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+6227,"ysyxSoCFull fpga axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+6228,"ysyxSoCFull fpga axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+6229,"ysyxSoCFull fpga axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+6230,"ysyxSoCFull fpga axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+6231,"ysyxSoCFull fpga axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+6232,"ysyxSoCFull fpga axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+6233,"ysyxSoCFull fpga axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+6234,"ysyxSoCFull fpga axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+6235,"ysyxSoCFull fpga axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+6236,"ysyxSoCFull fpga axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+6237,"ysyxSoCFull fpga axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+6238,"ysyxSoCFull fpga axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+6239,"ysyxSoCFull fpga axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+6240,"ysyxSoCFull fpga axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+6241,"ysyxSoCFull fpga axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+6242,"ysyxSoCFull fpga axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+20306,"ysyxSoCFull fpga axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+20307,"ysyxSoCFull fpga axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+20308,"ysyxSoCFull fpga axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+20309,"ysyxSoCFull fpga axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+20310,"ysyxSoCFull fpga axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+20311,"ysyxSoCFull fpga axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+20312,"ysyxSoCFull fpga axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+20313,"ysyxSoCFull fpga axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+20314,"ysyxSoCFull fpga axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+20315,"ysyxSoCFull fpga axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+20316,"ysyxSoCFull fpga axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+20317,"ysyxSoCFull fpga axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+20318,"ysyxSoCFull fpga axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+20319,"ysyxSoCFull fpga axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+20320,"ysyxSoCFull fpga axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+20321,"ysyxSoCFull fpga axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+6243,"ysyxSoCFull fpga axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+6244,"ysyxSoCFull fpga axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+6245,"ysyxSoCFull fpga axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+6246,"ysyxSoCFull fpga axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+6247,"ysyxSoCFull fpga axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+6248,"ysyxSoCFull fpga axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+6249,"ysyxSoCFull fpga axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+6250,"ysyxSoCFull fpga axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+6251,"ysyxSoCFull fpga axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+6252,"ysyxSoCFull fpga axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+6253,"ysyxSoCFull fpga axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+6254,"ysyxSoCFull fpga axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+6255,"ysyxSoCFull fpga axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+6256,"ysyxSoCFull fpga axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+6257,"ysyxSoCFull fpga axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+6258,"ysyxSoCFull fpga axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+6035,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+20274,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6036,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+6037,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+6038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6259+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6276,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6278+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6276,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6295+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6276,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6276,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6312,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+6313,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+6314,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+6315,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+20322,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+6316,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+6317,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+6318,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+6041,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+20275,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6042,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+6043,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+6044,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6045,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6046,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6319+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6044,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6336,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6338+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6045,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6336,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6355+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6046,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6336,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6336,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6372,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+6373,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+6374,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+6375,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+20323,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+6376,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+6377,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+6378,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+6047,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+20276,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6048,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+6049,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+6050,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6051,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6379+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6050,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6396,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6398+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6051,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6396,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6415+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6396,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6396,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6432,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+6433,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+6434,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+6435,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+20324,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+6436,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+6437,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+6438,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+6053,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+20277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6054,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+6055,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+6056,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6057,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6058,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6439+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6056,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6456,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6457,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6458+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6057,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6456,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6457,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6475+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6058,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6456,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6457,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6457,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6456,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6492,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+6493,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+6494,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+6495,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+20325,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+6496,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+6497,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+6498,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+6059,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+20278,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6060,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+6061,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+6062,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6063,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6064,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6499+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6062,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6516,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6518+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6063,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6516,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6535+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6064,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6516,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6516,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6552,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+6553,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+6554,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+6555,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+20326,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+6556,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+6557,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+6558,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+6065,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+20279,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6066,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+6067,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+6068,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6069,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6070,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6559+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6068,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6578+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6069,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6595+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6070,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6612,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+6613,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+6614,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+6615,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+20327,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+6616,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+6617,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+6618,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+6071,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+20280,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6072,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+6073,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+6074,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6075,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6076,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6619+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6074,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6636,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6637,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6638+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6075,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6636,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6637,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6655+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6076,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6636,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6637,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6637,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6636,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6672,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+6673,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+6674,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+6675,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+20328,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+6676,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+6677,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+6678,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+6077,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+20281,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6078,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+6079,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+6080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6082,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6679+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6680+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6681+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6082,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6079,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+6077,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+20329,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+6682,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+6083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+20282,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6084,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+6086,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6088,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6683+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6086,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6684+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6087,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6685+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6088,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6085,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+6083,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+20330,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+6686,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+6089,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+20283,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6090,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+6091,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+6092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6094,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6687+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6688+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6689+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6094,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6091,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+6089,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+20331,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+6690,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+6095,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+20284,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6096,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+6098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6691+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6692+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6693+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+6095,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+20332,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+6694,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+6101,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+20285,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6102,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+6103,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+6104,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6105,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6106,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6695+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6104,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6696+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6105,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6697+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6106,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6103,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+6101,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+20333,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+6698,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+6107,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+20286,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6108,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+6110,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6699+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6110,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6700+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6701+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6112,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6109,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+6107,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+20334,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+6702,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+6113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+20287,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6114,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+6115,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+6116,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6117,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6118,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6703+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6116,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6704+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6117,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6705+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6118,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6115,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+6113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+20335,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+6706,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+6119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+20288,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6120,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+6122,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6707+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6122,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6708+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6123,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6709+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6124,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6121,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+6119,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+20336,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+6710,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+6125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+20289,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6126,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+6127,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+6128,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6711+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6128,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6712+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6713+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6127,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+6125,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+20337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+6714,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+6131,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+20290,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6132,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+6134,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6135,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6136,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6715+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6134,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6732,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6733,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6734+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6135,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6732,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6733,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6751+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6136,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6732,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6733,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6733,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6732,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6768,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+6769,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+6770,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+6771,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+20338,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+6772,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+6773,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+6774,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+6137,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+20291,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6138,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+6139,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+6140,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6141,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6142,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6775+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6140,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6792,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6794+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6141,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6792,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6811+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6142,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6792,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6792,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6828,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+6829,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+6830,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+6831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+20339,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+6832,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+6833,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+6143,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+20292,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6144,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+6145,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+6146,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6147,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6148,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6835+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6146,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6854+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6147,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6871+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6148,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+6889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+6890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+6891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+20340,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+6892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+6893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+6894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+6149,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+20293,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6150,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+6151,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+6152,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6153,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6895+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6152,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6914+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6153,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6931+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6948,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+6949,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+6950,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+6951,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+20341,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+6952,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+6953,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+6954,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+6155,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+20294,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6156,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+6157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+6158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6955+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6974+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6991+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7008,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+7009,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+7010,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+7011,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+20342,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+7012,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+7013,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+7014,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+6161,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+20295,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+6163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+6164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6165,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7015+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7034+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6165,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7051+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7068,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+7069,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+7070,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+7071,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+20343,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+7072,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+7073,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+7074,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+6167,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+20296,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6168,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+6169,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+6170,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6171,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6172,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7075+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6170,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7094+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6171,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7111+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6172,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7093,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7092,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7128,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+7129,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+7130,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+7131,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+20344,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+7132,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+7133,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+7134,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+6173,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+20297,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6174,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+6175,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+6176,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6177,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6178,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7135+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6176,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7136+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6177,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7137+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6178,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6175,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+6173,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+20345,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+7138,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+6179,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+20298,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6180,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+6181,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+6182,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6183,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6184,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7139+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6182,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7140+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6183,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7141+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6184,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6181,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+6179,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+20346,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+7142,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+6185,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+20299,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6186,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+6187,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+6188,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6189,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6190,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7143+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6188,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7144+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6189,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7145+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6190,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6187,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+6185,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+20347,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+7146,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+6191,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+20300,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6192,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+6193,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+6194,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6195,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6196,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7147+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6194,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7148+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6195,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7149+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6196,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6193,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+6191,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+20348,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+7150,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+6197,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+20301,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6198,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+6199,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+6200,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6201,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6202,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7151+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6200,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7152+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6201,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7153+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6202,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6199,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+6197,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+20349,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+7154,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+6203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+20302,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6204,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+6205,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+6206,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6207,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6208,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7155+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6206,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7156+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6207,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7157+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6208,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6205,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+6203,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+20350,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+7158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+6209,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+20303,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6210,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+6211,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+6212,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6213,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6214,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7159+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6212,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7160+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6213,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7161+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6214,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6211,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+6209,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+20351,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+7162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+6215,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+20304,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6216,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+6217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+6218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7163+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7164+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7165+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+6215,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+20352,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+7166,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+6221,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+20305,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6222,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+6223,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+6224,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6225,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6226,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7167+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6224,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7168+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6225,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7169+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6226,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6223,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+6221,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+20353,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+7170,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint reset", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4deint auto_in_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4deint auto_in_awvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4deint auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4deint auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4deint auto_in_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4deint auto_in_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4deint auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4deint auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4deint auto_in_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4deint auto_in_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4deint auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4deint auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4769,"ysyxSoCFull fpga axi4deint auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4deint auto_in_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4deint auto_in_arvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4deint auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4deint auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+4773,"ysyxSoCFull fpga axi4deint auto_in_rready", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga axi4deint auto_in_rvalid", false,-1);
        tracep->declBus(c+4775,"ysyxSoCFull fpga axi4deint auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga axi4deint auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4776,"ysyxSoCFull fpga axi4deint auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4777,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4778,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4779,"ysyxSoCFull fpga axi4deint auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+4780,"ysyxSoCFull fpga axi4deint auto_in_rlast", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4deint auto_out_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4deint auto_out_awvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4deint auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4deint auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4deint auto_out_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4deint auto_out_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4deint auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4deint auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4deint auto_out_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4deint auto_out_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4deint auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4deint auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4769,"ysyxSoCFull fpga axi4deint auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4deint auto_out_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4deint auto_out_arvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4deint auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4deint auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+4760,"ysyxSoCFull fpga axi4deint auto_out_rready", false,-1);
        tracep->declBit(c+4761,"ysyxSoCFull fpga axi4deint auto_out_rvalid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_0_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_0_reset", false,-1);
        tracep->declBit(c+7171,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_ready", false,-1);
        tracep->declBit(c+7172,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_last", false,-1);
        tracep->declBit(c+7173,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_ready", false,-1);
        tracep->declBit(c+7174,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_valid", false,-1);
        tracep->declBus(c+7175,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7176,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7178,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7179,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7180,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7181,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7182,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_1_reset", false,-1);
        tracep->declBit(c+7183,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_ready", false,-1);
        tracep->declBit(c+7184,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_last", false,-1);
        tracep->declBit(c+7185,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_ready", false,-1);
        tracep->declBit(c+7186,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_valid", false,-1);
        tracep->declBus(c+7187,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7188,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7190,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7191,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7192,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7193,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7194,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_2_reset", false,-1);
        tracep->declBit(c+7195,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_ready", false,-1);
        tracep->declBit(c+7196,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_last", false,-1);
        tracep->declBit(c+7197,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_ready", false,-1);
        tracep->declBit(c+7198,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_valid", false,-1);
        tracep->declBus(c+7199,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7200,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7202,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7203,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7204,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7205,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7206,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_3_reset", false,-1);
        tracep->declBit(c+7207,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_ready", false,-1);
        tracep->declBit(c+7208,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_last", false,-1);
        tracep->declBit(c+7209,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_ready", false,-1);
        tracep->declBit(c+7210,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_valid", false,-1);
        tracep->declBus(c+7211,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7212,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7214,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7215,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7216,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7217,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7218,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_4_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_4_reset", false,-1);
        tracep->declBit(c+7219,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_ready", false,-1);
        tracep->declBit(c+7220,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_last", false,-1);
        tracep->declBit(c+7221,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_ready", false,-1);
        tracep->declBit(c+7222,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_valid", false,-1);
        tracep->declBus(c+7223,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7224,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7226,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7227,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7228,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7229,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7230,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_5_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_5_reset", false,-1);
        tracep->declBit(c+7231,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_ready", false,-1);
        tracep->declBit(c+7232,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_last", false,-1);
        tracep->declBit(c+7233,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_ready", false,-1);
        tracep->declBit(c+7234,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_valid", false,-1);
        tracep->declBus(c+7235,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7236,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7238,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7239,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7240,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7241,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7242,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_6_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_6_reset", false,-1);
        tracep->declBit(c+7243,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_ready", false,-1);
        tracep->declBit(c+7244,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_last", false,-1);
        tracep->declBit(c+7245,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_ready", false,-1);
        tracep->declBit(c+7246,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_valid", false,-1);
        tracep->declBus(c+7247,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7248,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7250,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7251,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7252,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7253,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7254,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_7_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_7_reset", false,-1);
        tracep->declBit(c+7255,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_ready", false,-1);
        tracep->declBit(c+7256,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_last", false,-1);
        tracep->declBit(c+7257,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_ready", false,-1);
        tracep->declBit(c+7258,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_valid", false,-1);
        tracep->declBus(c+7259,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7260,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7262,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7263,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7264,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7265,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7266,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_8_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_8_reset", false,-1);
        tracep->declBit(c+7267,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_ready", false,-1);
        tracep->declBit(c+7268,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_last", false,-1);
        tracep->declBit(c+7269,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_ready", false,-1);
        tracep->declBit(c+7270,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_valid", false,-1);
        tracep->declBus(c+7271,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7272,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7274,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7275,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7276,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7277,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7278,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_9_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_9_reset", false,-1);
        tracep->declBit(c+7279,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_ready", false,-1);
        tracep->declBit(c+7280,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_last", false,-1);
        tracep->declBit(c+7281,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_ready", false,-1);
        tracep->declBit(c+7282,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_valid", false,-1);
        tracep->declBus(c+7283,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7284,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7286,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7287,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7288,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7289,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7290,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_10_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_10_reset", false,-1);
        tracep->declBit(c+7291,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_ready", false,-1);
        tracep->declBit(c+7292,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_last", false,-1);
        tracep->declBit(c+7293,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_ready", false,-1);
        tracep->declBit(c+7294,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_valid", false,-1);
        tracep->declBus(c+7295,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7296,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7298,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7299,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7300,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7301,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7302,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_11_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_11_reset", false,-1);
        tracep->declBit(c+7303,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_ready", false,-1);
        tracep->declBit(c+7304,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_last", false,-1);
        tracep->declBit(c+7305,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_ready", false,-1);
        tracep->declBit(c+7306,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_valid", false,-1);
        tracep->declBus(c+7307,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7308,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7310,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7311,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7312,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7313,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7314,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_12_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_12_reset", false,-1);
        tracep->declBit(c+7315,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_ready", false,-1);
        tracep->declBit(c+7316,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_last", false,-1);
        tracep->declBit(c+7317,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_ready", false,-1);
        tracep->declBit(c+7318,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_valid", false,-1);
        tracep->declBus(c+7319,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7320,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7322,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7323,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7324,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7325,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7326,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_13_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_13_reset", false,-1);
        tracep->declBit(c+7327,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_ready", false,-1);
        tracep->declBit(c+7328,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_last", false,-1);
        tracep->declBit(c+7329,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_ready", false,-1);
        tracep->declBit(c+7330,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_valid", false,-1);
        tracep->declBus(c+7331,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7332,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7334,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7335,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7336,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7337,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7338,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_14_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_14_reset", false,-1);
        tracep->declBit(c+7339,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_ready", false,-1);
        tracep->declBit(c+7340,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_last", false,-1);
        tracep->declBit(c+7341,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_ready", false,-1);
        tracep->declBit(c+7342,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_valid", false,-1);
        tracep->declBus(c+7343,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7344,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7346,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7347,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7348,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7349,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7350,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4deint qs_queue_15_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4deint qs_queue_15_reset", false,-1);
        tracep->declBit(c+7351,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_ready", false,-1);
        tracep->declBit(c+7352,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_valid", false,-1);
        tracep->declBus(c+4762,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4763,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4765,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4770,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4771,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4772,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4766,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_last", false,-1);
        tracep->declBit(c+7353,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_ready", false,-1);
        tracep->declBit(c+7354,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_valid", false,-1);
        tracep->declBus(c+7355,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7356,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7358,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7359,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7360,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7361,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7362,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_last", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga axi4deint locked", false,-1);
        tracep->declBus(c+7363,"ysyxSoCFull fpga axi4deint deq_id", false,-1, 3,0);
        tracep->declBus(c+7364,"ysyxSoCFull fpga axi4deint deq_OH", false,-1, 15,0);
        tracep->declBus(c+7365,"ysyxSoCFull fpga axi4deint enq_OH", false,-1, 15,0);
        tracep->declBus(c+7366,"ysyxSoCFull fpga axi4deint pending_count", false,-1, 3,0);
        tracep->declBit(c+7351,"ysyxSoCFull fpga axi4deint enq_readys_15", false,-1);
        tracep->declBit(c+7339,"ysyxSoCFull fpga axi4deint enq_readys_14", false,-1);
        tracep->declBit(c+7327,"ysyxSoCFull fpga axi4deint enq_readys_13", false,-1);
        tracep->declBit(c+7315,"ysyxSoCFull fpga axi4deint enq_readys_12", false,-1);
        tracep->declBit(c+7303,"ysyxSoCFull fpga axi4deint enq_readys_11", false,-1);
        tracep->declBit(c+7291,"ysyxSoCFull fpga axi4deint enq_readys_10", false,-1);
        tracep->declBit(c+7279,"ysyxSoCFull fpga axi4deint enq_readys_9", false,-1);
        tracep->declBit(c+7267,"ysyxSoCFull fpga axi4deint enq_readys_8", false,-1);
        tracep->declBit(c+7255,"ysyxSoCFull fpga axi4deint enq_readys_7", false,-1);
        tracep->declBit(c+7243,"ysyxSoCFull fpga axi4deint enq_readys_6", false,-1);
        tracep->declBit(c+7231,"ysyxSoCFull fpga axi4deint enq_readys_5", false,-1);
        tracep->declBit(c+7219,"ysyxSoCFull fpga axi4deint enq_readys_4", false,-1);
        tracep->declBit(c+7207,"ysyxSoCFull fpga axi4deint enq_readys_3", false,-1);
        tracep->declBit(c+7195,"ysyxSoCFull fpga axi4deint enq_readys_2", false,-1);
        tracep->declBit(c+7183,"ysyxSoCFull fpga axi4deint enq_readys_1", false,-1);
        tracep->declBit(c+7171,"ysyxSoCFull fpga axi4deint enq_readys_0", false,-1);
        tracep->declBit(c+7367,"ysyxSoCFull fpga axi4deint bundleOut_0_rready", false,-1);
        tracep->declBit(c+7368,"ysyxSoCFull fpga axi4deint pending_inc", false,-1);
        tracep->declBit(c+7362,"ysyxSoCFull fpga axi4deint deq_bits_15_last", false,-1);
        tracep->declBit(c+7350,"ysyxSoCFull fpga axi4deint deq_bits_14_last", false,-1);
        tracep->declBit(c+7338,"ysyxSoCFull fpga axi4deint deq_bits_13_last", false,-1);
        tracep->declBit(c+7326,"ysyxSoCFull fpga axi4deint deq_bits_12_last", false,-1);
        tracep->declBit(c+7314,"ysyxSoCFull fpga axi4deint deq_bits_11_last", false,-1);
        tracep->declBit(c+7302,"ysyxSoCFull fpga axi4deint deq_bits_10_last", false,-1);
        tracep->declBit(c+7290,"ysyxSoCFull fpga axi4deint deq_bits_9_last", false,-1);
        tracep->declBit(c+7278,"ysyxSoCFull fpga axi4deint deq_bits_8_last", false,-1);
        tracep->declBit(c+7266,"ysyxSoCFull fpga axi4deint deq_bits_7_last", false,-1);
        tracep->declBit(c+7254,"ysyxSoCFull fpga axi4deint deq_bits_6_last", false,-1);
        tracep->declBit(c+7242,"ysyxSoCFull fpga axi4deint deq_bits_5_last", false,-1);
        tracep->declBit(c+7230,"ysyxSoCFull fpga axi4deint deq_bits_4_last", false,-1);
        tracep->declBit(c+7218,"ysyxSoCFull fpga axi4deint deq_bits_3_last", false,-1);
        tracep->declBit(c+7206,"ysyxSoCFull fpga axi4deint deq_bits_2_last", false,-1);
        tracep->declBit(c+7194,"ysyxSoCFull fpga axi4deint deq_bits_1_last", false,-1);
        tracep->declBit(c+7182,"ysyxSoCFull fpga axi4deint deq_bits_0_last", false,-1);
        tracep->declBit(c+7369,"ysyxSoCFull fpga axi4deint bundleIn_0_rlast", false,-1);
        tracep->declBit(c+7370,"ysyxSoCFull fpga axi4deint pending_dec", false,-1);
        tracep->declBus(c+7371,"ysyxSoCFull fpga axi4deint pending_next", false,-1, 3,0);
        tracep->declBit(c+7372,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_lo", false,-1);
        tracep->declBus(c+7373,"ysyxSoCFull fpga axi4deint pending_count_1", false,-1, 3,0);
        tracep->declBit(c+7374,"ysyxSoCFull fpga axi4deint pending_inc_1", false,-1);
        tracep->declBit(c+7375,"ysyxSoCFull fpga axi4deint pending_dec_1", false,-1);
        tracep->declBus(c+7376,"ysyxSoCFull fpga axi4deint pending_next_1", false,-1, 3,0);
        tracep->declBit(c+7377,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_hi", false,-1);
        tracep->declBus(c+7378,"ysyxSoCFull fpga axi4deint pending_count_2", false,-1, 3,0);
        tracep->declBit(c+7379,"ysyxSoCFull fpga axi4deint pending_inc_2", false,-1);
        tracep->declBit(c+7380,"ysyxSoCFull fpga axi4deint pending_dec_2", false,-1);
        tracep->declBus(c+7381,"ysyxSoCFull fpga axi4deint pending_next_2", false,-1, 3,0);
        tracep->declBit(c+7382,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_lo", false,-1);
        tracep->declBus(c+7383,"ysyxSoCFull fpga axi4deint pending_count_3", false,-1, 3,0);
        tracep->declBit(c+7384,"ysyxSoCFull fpga axi4deint pending_inc_3", false,-1);
        tracep->declBit(c+7385,"ysyxSoCFull fpga axi4deint pending_dec_3", false,-1);
        tracep->declBus(c+7386,"ysyxSoCFull fpga axi4deint pending_next_3", false,-1, 3,0);
        tracep->declBit(c+7387,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_hi", false,-1);
        tracep->declBus(c+7388,"ysyxSoCFull fpga axi4deint pending_count_4", false,-1, 3,0);
        tracep->declBit(c+7389,"ysyxSoCFull fpga axi4deint pending_inc_4", false,-1);
        tracep->declBit(c+7390,"ysyxSoCFull fpga axi4deint pending_dec_4", false,-1);
        tracep->declBus(c+7391,"ysyxSoCFull fpga axi4deint pending_next_4", false,-1, 3,0);
        tracep->declBit(c+7392,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_lo", false,-1);
        tracep->declBus(c+7393,"ysyxSoCFull fpga axi4deint pending_count_5", false,-1, 3,0);
        tracep->declBit(c+7394,"ysyxSoCFull fpga axi4deint pending_inc_5", false,-1);
        tracep->declBit(c+7395,"ysyxSoCFull fpga axi4deint pending_dec_5", false,-1);
        tracep->declBus(c+7396,"ysyxSoCFull fpga axi4deint pending_next_5", false,-1, 3,0);
        tracep->declBit(c+7397,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_hi", false,-1);
        tracep->declBus(c+7398,"ysyxSoCFull fpga axi4deint pending_count_6", false,-1, 3,0);
        tracep->declBit(c+7399,"ysyxSoCFull fpga axi4deint pending_inc_6", false,-1);
        tracep->declBit(c+7400,"ysyxSoCFull fpga axi4deint pending_dec_6", false,-1);
        tracep->declBus(c+7401,"ysyxSoCFull fpga axi4deint pending_next_6", false,-1, 3,0);
        tracep->declBit(c+7402,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_lo", false,-1);
        tracep->declBus(c+7403,"ysyxSoCFull fpga axi4deint pending_count_7", false,-1, 3,0);
        tracep->declBit(c+7404,"ysyxSoCFull fpga axi4deint pending_inc_7", false,-1);
        tracep->declBit(c+7405,"ysyxSoCFull fpga axi4deint pending_dec_7", false,-1);
        tracep->declBus(c+7406,"ysyxSoCFull fpga axi4deint pending_next_7", false,-1, 3,0);
        tracep->declBit(c+7407,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_hi", false,-1);
        tracep->declBus(c+7408,"ysyxSoCFull fpga axi4deint pending_count_8", false,-1, 3,0);
        tracep->declBit(c+7409,"ysyxSoCFull fpga axi4deint pending_inc_8", false,-1);
        tracep->declBit(c+7410,"ysyxSoCFull fpga axi4deint pending_dec_8", false,-1);
        tracep->declBus(c+7411,"ysyxSoCFull fpga axi4deint pending_next_8", false,-1, 3,0);
        tracep->declBit(c+7412,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_lo", false,-1);
        tracep->declBus(c+7413,"ysyxSoCFull fpga axi4deint pending_count_9", false,-1, 3,0);
        tracep->declBit(c+7414,"ysyxSoCFull fpga axi4deint pending_inc_9", false,-1);
        tracep->declBit(c+7415,"ysyxSoCFull fpga axi4deint pending_dec_9", false,-1);
        tracep->declBus(c+7416,"ysyxSoCFull fpga axi4deint pending_next_9", false,-1, 3,0);
        tracep->declBit(c+7417,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_hi", false,-1);
        tracep->declBus(c+7418,"ysyxSoCFull fpga axi4deint pending_count_10", false,-1, 3,0);
        tracep->declBit(c+7419,"ysyxSoCFull fpga axi4deint pending_inc_10", false,-1);
        tracep->declBit(c+7420,"ysyxSoCFull fpga axi4deint pending_dec_10", false,-1);
        tracep->declBus(c+7421,"ysyxSoCFull fpga axi4deint pending_next_10", false,-1, 3,0);
        tracep->declBit(c+7422,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_lo", false,-1);
        tracep->declBus(c+7423,"ysyxSoCFull fpga axi4deint pending_count_11", false,-1, 3,0);
        tracep->declBit(c+7424,"ysyxSoCFull fpga axi4deint pending_inc_11", false,-1);
        tracep->declBit(c+7425,"ysyxSoCFull fpga axi4deint pending_dec_11", false,-1);
        tracep->declBus(c+7426,"ysyxSoCFull fpga axi4deint pending_next_11", false,-1, 3,0);
        tracep->declBit(c+7427,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_hi", false,-1);
        tracep->declBus(c+7428,"ysyxSoCFull fpga axi4deint pending_count_12", false,-1, 3,0);
        tracep->declBit(c+7429,"ysyxSoCFull fpga axi4deint pending_inc_12", false,-1);
        tracep->declBit(c+7430,"ysyxSoCFull fpga axi4deint pending_dec_12", false,-1);
        tracep->declBus(c+7431,"ysyxSoCFull fpga axi4deint pending_next_12", false,-1, 3,0);
        tracep->declBit(c+7432,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_lo", false,-1);
        tracep->declBus(c+7433,"ysyxSoCFull fpga axi4deint pending_count_13", false,-1, 3,0);
        tracep->declBit(c+7434,"ysyxSoCFull fpga axi4deint pending_inc_13", false,-1);
        tracep->declBit(c+7435,"ysyxSoCFull fpga axi4deint pending_dec_13", false,-1);
        tracep->declBus(c+7436,"ysyxSoCFull fpga axi4deint pending_next_13", false,-1, 3,0);
        tracep->declBit(c+7437,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_hi", false,-1);
        tracep->declBus(c+7438,"ysyxSoCFull fpga axi4deint pending_count_14", false,-1, 3,0);
        tracep->declBit(c+7439,"ysyxSoCFull fpga axi4deint pending_inc_14", false,-1);
        tracep->declBit(c+7440,"ysyxSoCFull fpga axi4deint pending_dec_14", false,-1);
        tracep->declBus(c+7441,"ysyxSoCFull fpga axi4deint pending_next_14", false,-1, 3,0);
        tracep->declBit(c+7442,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_lo", false,-1);
        tracep->declBus(c+7443,"ysyxSoCFull fpga axi4deint pending_count_15", false,-1, 3,0);
        tracep->declBit(c+7444,"ysyxSoCFull fpga axi4deint pending_inc_15", false,-1);
        tracep->declBit(c+7445,"ysyxSoCFull fpga axi4deint pending_dec_15", false,-1);
        tracep->declBus(c+7446,"ysyxSoCFull fpga axi4deint pending_next_15", false,-1, 3,0);
        tracep->declBit(c+7447,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+7448,"ysyxSoCFull fpga axi4deint pending_lo", false,-1, 7,0);
        tracep->declBus(c+7449,"ysyxSoCFull fpga axi4deint pending", false,-1, 15,0);
        tracep->declBus(c+7450,"ysyxSoCFull fpga axi4deint winner", false,-1, 16,0);
        tracep->declBit(c+7451,"ysyxSoCFull fpga axi4deint deq_id_hi", false,-1);
        tracep->declBus(c+7452,"ysyxSoCFull fpga axi4deint deq_id_lo", false,-1, 15,0);
        tracep->declBit(c+7451,"ysyxSoCFull fpga axi4deint deq_id_hi_1", false,-1);
        tracep->declBus(c+7453,"ysyxSoCFull fpga axi4deint deq_id_hi_2", false,-1, 7,0);
        tracep->declBus(c+7454,"ysyxSoCFull fpga axi4deint deq_id_lo_1", false,-1, 7,0);
        tracep->declBit(c+7455,"ysyxSoCFull fpga axi4deint deq_id_hi_3", false,-1);
        tracep->declBus(c+7456,"ysyxSoCFull fpga axi4deint deq_id_hi_4", false,-1, 3,0);
        tracep->declBus(c+7457,"ysyxSoCFull fpga axi4deint deq_id_lo_2", false,-1, 3,0);
        tracep->declBit(c+7458,"ysyxSoCFull fpga axi4deint deq_id_hi_5", false,-1);
        tracep->declBus(c+7459,"ysyxSoCFull fpga axi4deint deq_id_hi_6", false,-1, 1,0);
        tracep->declBus(c+7460,"ysyxSoCFull fpga axi4deint deq_id_lo_3", false,-1, 1,0);
        tracep->declBit(c+7461,"ysyxSoCFull fpga axi4deint deq_id_hi_7", false,-1);
        tracep->declBit(c+7462,"ysyxSoCFull fpga axi4deint deq_id_lo_4", false,-1);
        tracep->declBit(c+7181,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_extra_id", false,-1);
        tracep->declBit(c+7193,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_extra_id", false,-1);
        tracep->declBit(c+7205,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_extra_id", false,-1);
        tracep->declBit(c+7217,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_extra_id", false,-1);
        tracep->declBit(c+7229,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_extra_id", false,-1);
        tracep->declBit(c+7241,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_extra_id", false,-1);
        tracep->declBit(c+7253,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_extra_id", false,-1);
        tracep->declBit(c+7265,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_extra_id", false,-1);
        tracep->declBit(c+7277,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_extra_id", false,-1);
        tracep->declBit(c+7289,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_extra_id", false,-1);
        tracep->declBit(c+7301,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_extra_id", false,-1);
        tracep->declBit(c+7313,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_extra_id", false,-1);
        tracep->declBit(c+7325,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_extra_id", false,-1);
        tracep->declBit(c+7337,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_extra_id", false,-1);
        tracep->declBit(c+7349,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_extra_id", false,-1);
        tracep->declBit(c+7361,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_extra_id", false,-1);
        tracep->declBus(c+7180,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7192,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7204,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7216,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7228,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7240,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7252,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7264,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7276,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7288,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7300,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7312,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7324,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7336,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7348,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7360,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7179,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7191,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7203,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7215,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7227,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7239,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7251,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7263,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7275,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7287,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7299,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7311,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7323,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7335,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7347,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7359,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7178,"ysyxSoCFull fpga axi4deint deq_bits_0_resp", false,-1, 1,0);
        tracep->declBus(c+7190,"ysyxSoCFull fpga axi4deint deq_bits_1_resp", false,-1, 1,0);
        tracep->declBus(c+7202,"ysyxSoCFull fpga axi4deint deq_bits_2_resp", false,-1, 1,0);
        tracep->declBus(c+7214,"ysyxSoCFull fpga axi4deint deq_bits_3_resp", false,-1, 1,0);
        tracep->declBus(c+7226,"ysyxSoCFull fpga axi4deint deq_bits_4_resp", false,-1, 1,0);
        tracep->declBus(c+7238,"ysyxSoCFull fpga axi4deint deq_bits_5_resp", false,-1, 1,0);
        tracep->declBus(c+7250,"ysyxSoCFull fpga axi4deint deq_bits_6_resp", false,-1, 1,0);
        tracep->declBus(c+7262,"ysyxSoCFull fpga axi4deint deq_bits_7_resp", false,-1, 1,0);
        tracep->declBus(c+7274,"ysyxSoCFull fpga axi4deint deq_bits_8_resp", false,-1, 1,0);
        tracep->declBus(c+7286,"ysyxSoCFull fpga axi4deint deq_bits_9_resp", false,-1, 1,0);
        tracep->declBus(c+7298,"ysyxSoCFull fpga axi4deint deq_bits_10_resp", false,-1, 1,0);
        tracep->declBus(c+7310,"ysyxSoCFull fpga axi4deint deq_bits_11_resp", false,-1, 1,0);
        tracep->declBus(c+7322,"ysyxSoCFull fpga axi4deint deq_bits_12_resp", false,-1, 1,0);
        tracep->declBus(c+7334,"ysyxSoCFull fpga axi4deint deq_bits_13_resp", false,-1, 1,0);
        tracep->declBus(c+7346,"ysyxSoCFull fpga axi4deint deq_bits_14_resp", false,-1, 1,0);
        tracep->declBus(c+7358,"ysyxSoCFull fpga axi4deint deq_bits_15_resp", false,-1, 1,0);
        tracep->declQuad(c+7176,"ysyxSoCFull fpga axi4deint deq_bits_0_data", false,-1, 63,0);
        tracep->declQuad(c+7188,"ysyxSoCFull fpga axi4deint deq_bits_1_data", false,-1, 63,0);
        tracep->declQuad(c+7200,"ysyxSoCFull fpga axi4deint deq_bits_2_data", false,-1, 63,0);
        tracep->declQuad(c+7212,"ysyxSoCFull fpga axi4deint deq_bits_3_data", false,-1, 63,0);
        tracep->declQuad(c+7224,"ysyxSoCFull fpga axi4deint deq_bits_4_data", false,-1, 63,0);
        tracep->declQuad(c+7236,"ysyxSoCFull fpga axi4deint deq_bits_5_data", false,-1, 63,0);
        tracep->declQuad(c+7248,"ysyxSoCFull fpga axi4deint deq_bits_6_data", false,-1, 63,0);
        tracep->declQuad(c+7260,"ysyxSoCFull fpga axi4deint deq_bits_7_data", false,-1, 63,0);
        tracep->declQuad(c+7272,"ysyxSoCFull fpga axi4deint deq_bits_8_data", false,-1, 63,0);
        tracep->declQuad(c+7284,"ysyxSoCFull fpga axi4deint deq_bits_9_data", false,-1, 63,0);
        tracep->declQuad(c+7296,"ysyxSoCFull fpga axi4deint deq_bits_10_data", false,-1, 63,0);
        tracep->declQuad(c+7308,"ysyxSoCFull fpga axi4deint deq_bits_11_data", false,-1, 63,0);
        tracep->declQuad(c+7320,"ysyxSoCFull fpga axi4deint deq_bits_12_data", false,-1, 63,0);
        tracep->declQuad(c+7332,"ysyxSoCFull fpga axi4deint deq_bits_13_data", false,-1, 63,0);
        tracep->declQuad(c+7344,"ysyxSoCFull fpga axi4deint deq_bits_14_data", false,-1, 63,0);
        tracep->declQuad(c+7356,"ysyxSoCFull fpga axi4deint deq_bits_15_data", false,-1, 63,0);
        tracep->declBus(c+7175,"ysyxSoCFull fpga axi4deint deq_bits_0_id", false,-1, 3,0);
        tracep->declBus(c+7187,"ysyxSoCFull fpga axi4deint deq_bits_1_id", false,-1, 3,0);
        tracep->declBus(c+7199,"ysyxSoCFull fpga axi4deint deq_bits_2_id", false,-1, 3,0);
        tracep->declBus(c+7211,"ysyxSoCFull fpga axi4deint deq_bits_3_id", false,-1, 3,0);
        tracep->declBus(c+7223,"ysyxSoCFull fpga axi4deint deq_bits_4_id", false,-1, 3,0);
        tracep->declBus(c+7235,"ysyxSoCFull fpga axi4deint deq_bits_5_id", false,-1, 3,0);
        tracep->declBus(c+7247,"ysyxSoCFull fpga axi4deint deq_bits_6_id", false,-1, 3,0);
        tracep->declBus(c+7259,"ysyxSoCFull fpga axi4deint deq_bits_7_id", false,-1, 3,0);
        tracep->declBus(c+7271,"ysyxSoCFull fpga axi4deint deq_bits_8_id", false,-1, 3,0);
        tracep->declBus(c+7283,"ysyxSoCFull fpga axi4deint deq_bits_9_id", false,-1, 3,0);
        tracep->declBus(c+7295,"ysyxSoCFull fpga axi4deint deq_bits_10_id", false,-1, 3,0);
        tracep->declBus(c+7307,"ysyxSoCFull fpga axi4deint deq_bits_11_id", false,-1, 3,0);
        tracep->declBus(c+7319,"ysyxSoCFull fpga axi4deint deq_bits_12_id", false,-1, 3,0);
        tracep->declBus(c+7331,"ysyxSoCFull fpga axi4deint deq_bits_13_id", false,-1, 3,0);
        tracep->declBus(c+7343,"ysyxSoCFull fpga axi4deint deq_bits_14_id", false,-1, 3,0);
        tracep->declBus(c+7355,"ysyxSoCFull fpga axi4deint deq_bits_15_id", false,-1, 3,0);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+4781,"ysyxSoCFull fpga axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4773,"ysyxSoCFull fpga axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+4782,"ysyxSoCFull fpga axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4776,"ysyxSoCFull fpga axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4777,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4778,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4780,"ysyxSoCFull fpga axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+4757,"ysyxSoCFull fpga axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4769,"ysyxSoCFull fpga axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17693,"ysyxSoCFull fpga axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+20161,"ysyxSoCFull fpga axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20164,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+4773,"ysyxSoCFull fpga axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+4775,"ysyxSoCFull fpga axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4776,"ysyxSoCFull fpga axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4777,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4778,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4779,"ysyxSoCFull fpga axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+4780,"ysyxSoCFull fpga axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_1 reset", false,-1);
        tracep->declBit(c+20124,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+20125,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20126,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4694,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+4695,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4697,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4698,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4699,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4702,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17692,"ysyxSoCFull fpga tl2axi4_1 auto_out_awready", false,-1);
        tracep->declBit(c+20160,"ysyxSoCFull fpga tl2axi4_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga tl2axi4_1 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4754,"ysyxSoCFull fpga tl2axi4_1 auto_out_wready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga tl2axi4_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga tl2axi4_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga tl2axi4_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4755,"ysyxSoCFull fpga tl2axi4_1 auto_out_bready", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull fpga tl2axi4_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+4781,"ysyxSoCFull fpga tl2axi4_1 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+4758,"ysyxSoCFull fpga tl2axi4_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4767,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4768,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17693,"ysyxSoCFull fpga tl2axi4_1 auto_out_arready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga tl2axi4_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga tl2axi4_1 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4773,"ysyxSoCFull fpga tl2axi4_1 auto_out_rready", false,-1);
        tracep->declBit(c+4774,"ysyxSoCFull fpga tl2axi4_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+4782,"ysyxSoCFull fpga tl2axi4_1 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+4700,"ysyxSoCFull fpga tl2axi4_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4776,"ysyxSoCFull fpga tl2axi4_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4777,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4778,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4780,"ysyxSoCFull fpga tl2axi4_1 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_1 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_1 monitor_reset", false,-1);
        tracep->declBit(c+20354,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20125,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20126,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4694,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+7463,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7464,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+7465,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7466,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7467,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_1 deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_1 deq_reset", false,-1);
        tracep->declBit(c+7468,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_ready", false,-1);
        tracep->declBit(c+20355,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20356,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_ready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17867,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+7469,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+20357,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+20358,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+20359,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+20360,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20361,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4_1 a_isPut", false,-1);
        tracep->declBus(c+7470,"ysyxSoCFull fpga tl2axi4_1 count_7", false,-1, 4,0);
        tracep->declBit(c+7471,"ysyxSoCFull fpga tl2axi4_1 idle_6", false,-1);
        tracep->declBit(c+7472,"ysyxSoCFull fpga tl2axi4_1 write_6", false,-1);
        tracep->declBit(c+17868,"ysyxSoCFull fpga tl2axi4_1 mismatch_6", false,-1);
        tracep->declBit(c+20362,"ysyxSoCFull fpga tl2axi4_1 idStall_6", false,-1);
        tracep->declBus(c+7473,"ysyxSoCFull fpga tl2axi4_1 count_6", false,-1, 4,0);
        tracep->declBit(c+7474,"ysyxSoCFull fpga tl2axi4_1 idle_5", false,-1);
        tracep->declBit(c+7475,"ysyxSoCFull fpga tl2axi4_1 write_5", false,-1);
        tracep->declBit(c+17869,"ysyxSoCFull fpga tl2axi4_1 mismatch_5", false,-1);
        tracep->declBit(c+20363,"ysyxSoCFull fpga tl2axi4_1 idStall_5", false,-1);
        tracep->declBus(c+7476,"ysyxSoCFull fpga tl2axi4_1 count_5", false,-1, 4,0);
        tracep->declBit(c+7477,"ysyxSoCFull fpga tl2axi4_1 idle_4", false,-1);
        tracep->declBit(c+7478,"ysyxSoCFull fpga tl2axi4_1 write_4", false,-1);
        tracep->declBit(c+17870,"ysyxSoCFull fpga tl2axi4_1 mismatch_4", false,-1);
        tracep->declBit(c+20364,"ysyxSoCFull fpga tl2axi4_1 idStall_4", false,-1);
        tracep->declBus(c+7479,"ysyxSoCFull fpga tl2axi4_1 count_4", false,-1, 4,0);
        tracep->declBit(c+7480,"ysyxSoCFull fpga tl2axi4_1 idle_3", false,-1);
        tracep->declBit(c+7481,"ysyxSoCFull fpga tl2axi4_1 write_3", false,-1);
        tracep->declBit(c+17871,"ysyxSoCFull fpga tl2axi4_1 mismatch_3", false,-1);
        tracep->declBit(c+20365,"ysyxSoCFull fpga tl2axi4_1 idStall_3", false,-1);
        tracep->declBus(c+7482,"ysyxSoCFull fpga tl2axi4_1 count_3", false,-1, 4,0);
        tracep->declBit(c+7483,"ysyxSoCFull fpga tl2axi4_1 idle_2", false,-1);
        tracep->declBit(c+7484,"ysyxSoCFull fpga tl2axi4_1 write_2", false,-1);
        tracep->declBit(c+17872,"ysyxSoCFull fpga tl2axi4_1 mismatch_2", false,-1);
        tracep->declBit(c+20366,"ysyxSoCFull fpga tl2axi4_1 idStall_2", false,-1);
        tracep->declBus(c+7485,"ysyxSoCFull fpga tl2axi4_1 count_2", false,-1, 4,0);
        tracep->declBit(c+7486,"ysyxSoCFull fpga tl2axi4_1 idle_1", false,-1);
        tracep->declBit(c+7487,"ysyxSoCFull fpga tl2axi4_1 write_1", false,-1);
        tracep->declBit(c+17873,"ysyxSoCFull fpga tl2axi4_1 mismatch_1", false,-1);
        tracep->declBit(c+20367,"ysyxSoCFull fpga tl2axi4_1 idStall_1", false,-1);
        tracep->declBus(c+7488,"ysyxSoCFull fpga tl2axi4_1 count_1", false,-1, 4,0);
        tracep->declBit(c+7489,"ysyxSoCFull fpga tl2axi4_1 idle", false,-1);
        tracep->declBit(c+7490,"ysyxSoCFull fpga tl2axi4_1 write", false,-1);
        tracep->declBit(c+17874,"ysyxSoCFull fpga tl2axi4_1 mismatch", false,-1);
        tracep->declBit(c+20368,"ysyxSoCFull fpga tl2axi4_1 idStall_0", false,-1);
        tracep->declBit(c+7491,"ysyxSoCFull fpga tl2axi4_1 count_23", false,-1);
        tracep->declBit(c+7492,"ysyxSoCFull fpga tl2axi4_1 idle_22", false,-1);
        tracep->declBit(c+7493,"ysyxSoCFull fpga tl2axi4_1 count_22", false,-1);
        tracep->declBit(c+7494,"ysyxSoCFull fpga tl2axi4_1 idle_21", false,-1);
        tracep->declBit(c+7495,"ysyxSoCFull fpga tl2axi4_1 count_21", false,-1);
        tracep->declBit(c+7496,"ysyxSoCFull fpga tl2axi4_1 idle_20", false,-1);
        tracep->declBit(c+7497,"ysyxSoCFull fpga tl2axi4_1 count_20", false,-1);
        tracep->declBit(c+7498,"ysyxSoCFull fpga tl2axi4_1 idle_19", false,-1);
        tracep->declBit(c+7499,"ysyxSoCFull fpga tl2axi4_1 count_19", false,-1);
        tracep->declBit(c+7500,"ysyxSoCFull fpga tl2axi4_1 idle_18", false,-1);
        tracep->declBit(c+7501,"ysyxSoCFull fpga tl2axi4_1 count_18", false,-1);
        tracep->declBit(c+7502,"ysyxSoCFull fpga tl2axi4_1 idle_17", false,-1);
        tracep->declBit(c+7503,"ysyxSoCFull fpga tl2axi4_1 count_17", false,-1);
        tracep->declBit(c+7504,"ysyxSoCFull fpga tl2axi4_1 idle_16", false,-1);
        tracep->declBit(c+7505,"ysyxSoCFull fpga tl2axi4_1 count_16", false,-1);
        tracep->declBit(c+7506,"ysyxSoCFull fpga tl2axi4_1 idle_15", false,-1);
        tracep->declBit(c+7507,"ysyxSoCFull fpga tl2axi4_1 count_15", false,-1);
        tracep->declBit(c+7508,"ysyxSoCFull fpga tl2axi4_1 idle_14", false,-1);
        tracep->declBit(c+7509,"ysyxSoCFull fpga tl2axi4_1 count_14", false,-1);
        tracep->declBit(c+7510,"ysyxSoCFull fpga tl2axi4_1 idle_13", false,-1);
        tracep->declBit(c+7511,"ysyxSoCFull fpga tl2axi4_1 count_13", false,-1);
        tracep->declBit(c+7512,"ysyxSoCFull fpga tl2axi4_1 idle_12", false,-1);
        tracep->declBit(c+7513,"ysyxSoCFull fpga tl2axi4_1 count_12", false,-1);
        tracep->declBit(c+7514,"ysyxSoCFull fpga tl2axi4_1 idle_11", false,-1);
        tracep->declBit(c+7515,"ysyxSoCFull fpga tl2axi4_1 count_11", false,-1);
        tracep->declBit(c+7516,"ysyxSoCFull fpga tl2axi4_1 idle_10", false,-1);
        tracep->declBit(c+7517,"ysyxSoCFull fpga tl2axi4_1 count_10", false,-1);
        tracep->declBit(c+7518,"ysyxSoCFull fpga tl2axi4_1 idle_9", false,-1);
        tracep->declBit(c+7519,"ysyxSoCFull fpga tl2axi4_1 count_9", false,-1);
        tracep->declBit(c+7520,"ysyxSoCFull fpga tl2axi4_1 idle_8", false,-1);
        tracep->declBit(c+7521,"ysyxSoCFull fpga tl2axi4_1 count_8", false,-1);
        tracep->declBit(c+7522,"ysyxSoCFull fpga tl2axi4_1 idle_7", false,-1);
        tracep->declBus(c+7523,"ysyxSoCFull fpga tl2axi4_1 counter", false,-1, 4,0);
        tracep->declBit(c+7524,"ysyxSoCFull fpga tl2axi4_1 a_first", false,-1);
        tracep->declBit(c+20369,"ysyxSoCFull fpga tl2axi4_1 stall", false,-1);
        tracep->declBit(c+7525,"ysyxSoCFull fpga tl2axi4_1 doneAW", false,-1);
        tracep->declBit(c+7469,"ysyxSoCFull fpga tl2axi4_1 out_arw_ready", false,-1);
        tracep->declBit(c+7468,"ysyxSoCFull fpga tl2axi4_1 out_wready", false,-1);
        tracep->declBit(c+20370,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+20242,"ysyxSoCFull fpga tl2axi4_1 beats1_decode", false,-1, 4,0);
        tracep->declBus(c+20371,"ysyxSoCFull fpga tl2axi4_1 beats1", false,-1, 4,0);
        tracep->declBus(c+7526,"ysyxSoCFull fpga tl2axi4_1 counter1", false,-1, 4,0);
        tracep->declBit(c+17875,"ysyxSoCFull fpga tl2axi4_1 a_last", false,-1);
        tracep->declBit(c+20361,"ysyxSoCFull fpga tl2axi4_1 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+20360,"ysyxSoCFull fpga tl2axi4_1 queue_arw_valid", false,-1);
        tracep->declBus(c+20372,"ysyxSoCFull fpga tl2axi4_1 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+20373,"ysyxSoCFull fpga tl2axi4_1 out_arw_valid", false,-1);
        tracep->declBit(c+7527,"ysyxSoCFull fpga tl2axi4_1 r_holds_d", false,-1);
        tracep->declBus(c+7528,"ysyxSoCFull fpga tl2axi4_1 b_delay", false,-1, 2,0);
        tracep->declBit(c+7529,"ysyxSoCFull fpga tl2axi4_1 r_wins", false,-1);
        tracep->declBit(c+4773,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_rready", false,-1);
        tracep->declBit(c+7530,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_bready", false,-1);
        tracep->declBit(c+7531,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+7532,"ysyxSoCFull fpga tl2axi4_1 r_first", false,-1);
        tracep->declBit(c+7533,"ysyxSoCFull fpga tl2axi4_1 r_denied_r", false,-1);
        tracep->declBit(c+7534,"ysyxSoCFull fpga tl2axi4_1 r_corrupt", false,-1);
        tracep->declBit(c+7535,"ysyxSoCFull fpga tl2axi4_1 b_denied", false,-1);
        tracep->declBit(c+7536,"ysyxSoCFull fpga tl2axi4_1 r_d_corrupt", false,-1);
        tracep->declBit(c+20374,"ysyxSoCFull fpga tl2axi4_1 a_sel_0", false,-1);
        tracep->declBit(c+20375,"ysyxSoCFull fpga tl2axi4_1 a_sel_1", false,-1);
        tracep->declBit(c+20376,"ysyxSoCFull fpga tl2axi4_1 a_sel_2", false,-1);
        tracep->declBit(c+20377,"ysyxSoCFull fpga tl2axi4_1 a_sel_3", false,-1);
        tracep->declBit(c+20378,"ysyxSoCFull fpga tl2axi4_1 a_sel_4", false,-1);
        tracep->declBit(c+20379,"ysyxSoCFull fpga tl2axi4_1 a_sel_5", false,-1);
        tracep->declBit(c+20380,"ysyxSoCFull fpga tl2axi4_1 a_sel_6", false,-1);
        tracep->declBit(c+20381,"ysyxSoCFull fpga tl2axi4_1 a_sel_7", false,-1);
        tracep->declBit(c+20382,"ysyxSoCFull fpga tl2axi4_1 a_sel_8", false,-1);
        tracep->declBit(c+20383,"ysyxSoCFull fpga tl2axi4_1 a_sel_9", false,-1);
        tracep->declBit(c+20384,"ysyxSoCFull fpga tl2axi4_1 a_sel_10", false,-1);
        tracep->declBit(c+20385,"ysyxSoCFull fpga tl2axi4_1 a_sel_11", false,-1);
        tracep->declBit(c+20386,"ysyxSoCFull fpga tl2axi4_1 a_sel_12", false,-1);
        tracep->declBit(c+20387,"ysyxSoCFull fpga tl2axi4_1 a_sel_13", false,-1);
        tracep->declBit(c+20388,"ysyxSoCFull fpga tl2axi4_1 a_sel_14", false,-1);
        tracep->declBit(c+20389,"ysyxSoCFull fpga tl2axi4_1 a_sel_15", false,-1);
        tracep->declBit(c+20390,"ysyxSoCFull fpga tl2axi4_1 a_sel_16", false,-1);
        tracep->declBit(c+20391,"ysyxSoCFull fpga tl2axi4_1 a_sel_17", false,-1);
        tracep->declBit(c+20392,"ysyxSoCFull fpga tl2axi4_1 a_sel_18", false,-1);
        tracep->declBit(c+20393,"ysyxSoCFull fpga tl2axi4_1 a_sel_19", false,-1);
        tracep->declBit(c+20394,"ysyxSoCFull fpga tl2axi4_1 a_sel_20", false,-1);
        tracep->declBit(c+20395,"ysyxSoCFull fpga tl2axi4_1 a_sel_21", false,-1);
        tracep->declBit(c+20396,"ysyxSoCFull fpga tl2axi4_1 a_sel_22", false,-1);
        tracep->declBus(c+7537,"ysyxSoCFull fpga tl2axi4_1 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+7538,"ysyxSoCFull fpga tl2axi4_1 d_sel_0", false,-1);
        tracep->declBit(c+7539,"ysyxSoCFull fpga tl2axi4_1 d_sel_1", false,-1);
        tracep->declBit(c+7540,"ysyxSoCFull fpga tl2axi4_1 d_sel_2", false,-1);
        tracep->declBit(c+7541,"ysyxSoCFull fpga tl2axi4_1 d_sel_3", false,-1);
        tracep->declBit(c+7542,"ysyxSoCFull fpga tl2axi4_1 d_sel_4", false,-1);
        tracep->declBit(c+7543,"ysyxSoCFull fpga tl2axi4_1 d_sel_5", false,-1);
        tracep->declBit(c+7544,"ysyxSoCFull fpga tl2axi4_1 d_sel_6", false,-1);
        tracep->declBit(c+7545,"ysyxSoCFull fpga tl2axi4_1 d_sel_7", false,-1);
        tracep->declBit(c+7546,"ysyxSoCFull fpga tl2axi4_1 d_sel_8", false,-1);
        tracep->declBit(c+7547,"ysyxSoCFull fpga tl2axi4_1 d_sel_9", false,-1);
        tracep->declBit(c+7548,"ysyxSoCFull fpga tl2axi4_1 d_sel_10", false,-1);
        tracep->declBit(c+7549,"ysyxSoCFull fpga tl2axi4_1 d_sel_11", false,-1);
        tracep->declBit(c+7550,"ysyxSoCFull fpga tl2axi4_1 d_sel_12", false,-1);
        tracep->declBit(c+7551,"ysyxSoCFull fpga tl2axi4_1 d_sel_13", false,-1);
        tracep->declBit(c+7552,"ysyxSoCFull fpga tl2axi4_1 d_sel_14", false,-1);
        tracep->declBit(c+7553,"ysyxSoCFull fpga tl2axi4_1 d_sel_15", false,-1);
        tracep->declBit(c+7554,"ysyxSoCFull fpga tl2axi4_1 d_sel_16", false,-1);
        tracep->declBit(c+7555,"ysyxSoCFull fpga tl2axi4_1 d_sel_17", false,-1);
        tracep->declBit(c+7556,"ysyxSoCFull fpga tl2axi4_1 d_sel_18", false,-1);
        tracep->declBit(c+7557,"ysyxSoCFull fpga tl2axi4_1 d_sel_19", false,-1);
        tracep->declBit(c+7558,"ysyxSoCFull fpga tl2axi4_1 d_sel_20", false,-1);
        tracep->declBit(c+7559,"ysyxSoCFull fpga tl2axi4_1 d_sel_21", false,-1);
        tracep->declBit(c+7560,"ysyxSoCFull fpga tl2axi4_1 d_sel_22", false,-1);
        tracep->declBit(c+7561,"ysyxSoCFull fpga tl2axi4_1 d_last", false,-1);
        tracep->declBit(c+20397,"ysyxSoCFull fpga tl2axi4_1 inc", false,-1);
        tracep->declBit(c+7562,"ysyxSoCFull fpga tl2axi4_1 dec", false,-1);
        tracep->declBit(c+20398,"ysyxSoCFull fpga tl2axi4_1 inc_1", false,-1);
        tracep->declBit(c+7563,"ysyxSoCFull fpga tl2axi4_1 dec_1", false,-1);
        tracep->declBit(c+20399,"ysyxSoCFull fpga tl2axi4_1 inc_2", false,-1);
        tracep->declBit(c+7564,"ysyxSoCFull fpga tl2axi4_1 dec_2", false,-1);
        tracep->declBit(c+20400,"ysyxSoCFull fpga tl2axi4_1 inc_3", false,-1);
        tracep->declBit(c+7565,"ysyxSoCFull fpga tl2axi4_1 dec_3", false,-1);
        tracep->declBit(c+20401,"ysyxSoCFull fpga tl2axi4_1 inc_4", false,-1);
        tracep->declBit(c+7566,"ysyxSoCFull fpga tl2axi4_1 dec_4", false,-1);
        tracep->declBit(c+20402,"ysyxSoCFull fpga tl2axi4_1 inc_5", false,-1);
        tracep->declBit(c+7567,"ysyxSoCFull fpga tl2axi4_1 dec_5", false,-1);
        tracep->declBit(c+20403,"ysyxSoCFull fpga tl2axi4_1 inc_6", false,-1);
        tracep->declBit(c+7568,"ysyxSoCFull fpga tl2axi4_1 dec_6", false,-1);
        tracep->declBit(c+20404,"ysyxSoCFull fpga tl2axi4_1 inc_7", false,-1);
        tracep->declBit(c+7569,"ysyxSoCFull fpga tl2axi4_1 dec_7", false,-1);
        tracep->declBit(c+20405,"ysyxSoCFull fpga tl2axi4_1 inc_8", false,-1);
        tracep->declBit(c+7570,"ysyxSoCFull fpga tl2axi4_1 dec_8", false,-1);
        tracep->declBit(c+20406,"ysyxSoCFull fpga tl2axi4_1 inc_9", false,-1);
        tracep->declBit(c+7571,"ysyxSoCFull fpga tl2axi4_1 dec_9", false,-1);
        tracep->declBit(c+20407,"ysyxSoCFull fpga tl2axi4_1 inc_10", false,-1);
        tracep->declBit(c+7572,"ysyxSoCFull fpga tl2axi4_1 dec_10", false,-1);
        tracep->declBit(c+20408,"ysyxSoCFull fpga tl2axi4_1 inc_11", false,-1);
        tracep->declBit(c+7573,"ysyxSoCFull fpga tl2axi4_1 dec_11", false,-1);
        tracep->declBit(c+20409,"ysyxSoCFull fpga tl2axi4_1 inc_12", false,-1);
        tracep->declBit(c+7574,"ysyxSoCFull fpga tl2axi4_1 dec_12", false,-1);
        tracep->declBit(c+20410,"ysyxSoCFull fpga tl2axi4_1 inc_13", false,-1);
        tracep->declBit(c+7575,"ysyxSoCFull fpga tl2axi4_1 dec_13", false,-1);
        tracep->declBit(c+20411,"ysyxSoCFull fpga tl2axi4_1 inc_14", false,-1);
        tracep->declBit(c+7576,"ysyxSoCFull fpga tl2axi4_1 dec_14", false,-1);
        tracep->declBit(c+20412,"ysyxSoCFull fpga tl2axi4_1 inc_15", false,-1);
        tracep->declBit(c+7577,"ysyxSoCFull fpga tl2axi4_1 dec_15", false,-1);
        tracep->declBit(c+20413,"ysyxSoCFull fpga tl2axi4_1 inc_16", false,-1);
        tracep->declBit(c+7578,"ysyxSoCFull fpga tl2axi4_1 dec_16", false,-1);
        tracep->declBit(c+20414,"ysyxSoCFull fpga tl2axi4_1 inc_17", false,-1);
        tracep->declBit(c+7579,"ysyxSoCFull fpga tl2axi4_1 dec_17", false,-1);
        tracep->declBit(c+20415,"ysyxSoCFull fpga tl2axi4_1 inc_18", false,-1);
        tracep->declBit(c+7580,"ysyxSoCFull fpga tl2axi4_1 dec_18", false,-1);
        tracep->declBit(c+20416,"ysyxSoCFull fpga tl2axi4_1 inc_19", false,-1);
        tracep->declBit(c+7581,"ysyxSoCFull fpga tl2axi4_1 dec_19", false,-1);
        tracep->declBit(c+20417,"ysyxSoCFull fpga tl2axi4_1 inc_20", false,-1);
        tracep->declBit(c+7582,"ysyxSoCFull fpga tl2axi4_1 dec_20", false,-1);
        tracep->declBit(c+20418,"ysyxSoCFull fpga tl2axi4_1 inc_21", false,-1);
        tracep->declBit(c+7583,"ysyxSoCFull fpga tl2axi4_1 dec_21", false,-1);
        tracep->declBit(c+20419,"ysyxSoCFull fpga tl2axi4_1 inc_22", false,-1);
        tracep->declBit(c+7584,"ysyxSoCFull fpga tl2axi4_1 dec_22", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_1 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_1 monitor reset", false,-1);
        tracep->declBit(c+20354,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20125,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20126,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4694,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+7463,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4696,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7464,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+7465,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7466,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7467,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+20202,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok", false,-1);
        tracep->declBus(c+20203,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+20420,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned", false,-1);
        tracep->declBus(c+20205,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+20206,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+20207,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size", false,-1);
        tracep->declBit(c+20421,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit", false,-1);
        tracep->declBit(c+20422,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+20423,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc", false,-1);
        tracep->declBit(c+20424,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20212,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+20425,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+20426,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20427,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+20428,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+20429,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+20430,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+20431,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+20432,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+20433,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+20434,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+20435,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+20436,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+20437,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+20438,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+20439,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+20440,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+20441,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+20442,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+20443,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+20444,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+20445,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+20446,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+20447,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+20448,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+20449,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+20450,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+20451,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+20452,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+20453,"ysyxSoCFull fpga tl2axi4_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+7585,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok_1", false,-1);
        tracep->declBus(c+20242,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7586,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+7587,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7588,"ysyxSoCFull fpga tl2axi4_1 monitor a_first", false,-1);
        tracep->declBus(c+7589,"ysyxSoCFull fpga tl2axi4_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+7590,"ysyxSoCFull fpga tl2axi4_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+7591,"ysyxSoCFull fpga tl2axi4_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+7592,"ysyxSoCFull fpga tl2axi4_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+7593,"ysyxSoCFull fpga tl2axi4_1 monitor address", false,-1, 30,0);
        tracep->declBus(c+7594,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4877,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7595,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+7596,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7597,"ysyxSoCFull fpga tl2axi4_1 monitor d_first", false,-1);
        tracep->declBus(c+7598,"ysyxSoCFull fpga tl2axi4_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+7599,"ysyxSoCFull fpga tl2axi4_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+7600,"ysyxSoCFull fpga tl2axi4_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+7601,"ysyxSoCFull fpga tl2axi4_1 monitor denied", false,-1);
        tracep->declArray(c+7602,"ysyxSoCFull fpga tl2axi4_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+7606,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+7622,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+7654,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7655,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7656,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_1", false,-1);
        tracep->declBus(c+7657,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7658,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7659,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_1", false,-1);
        tracep->declArray(c+20454,"ysyxSoCFull fpga tl2axi4_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17876,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17877,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+17878,"ysyxSoCFull fpga tl2axi4_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+7660,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+7664,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17882,"ysyxSoCFull fpga tl2axi4_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+7668,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7669,"ysyxSoCFull fpga tl2axi4_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17883,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+7670,"ysyxSoCFull fpga tl2axi4_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17899,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+7686,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+7718,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+7719,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+7723,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+7755,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+7756,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+7757,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_2", false,-1);
        tracep->declArray(c+7758,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+7762,"ysyxSoCFull fpga tl2axi4_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+7763,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+7795,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_1 deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_1 deq reset", false,-1);
        tracep->declBit(c+7468,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_ready", false,-1);
        tracep->declBit(c+20355,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_valid", false,-1);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20356,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_ready", false,-1);
        tracep->declBit(c+20158,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_valid", false,-1);
        tracep->declQuad(c+17689,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17691,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17867,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+7796+i*2,"ysyxSoCFull fpga tl2axi4_1 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7798,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17931,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7800+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+7801,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20118,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17931,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7802+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_last", true,(i+0));}}
        tracep->declBit(c+7803,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20356,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+17931,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+7804,"ysyxSoCFull fpga tl2axi4_1 deq maybe_full", false,-1);
        tracep->declBit(c+7468,"ysyxSoCFull fpga tl2axi4_1 deq empty", false,-1);
        tracep->declBit(c+17931,"ysyxSoCFull fpga tl2axi4_1 deq do_enq", false,-1);
        tracep->declBit(c+17932,"ysyxSoCFull fpga tl2axi4_1 deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq reset", false,-1);
        tracep->declBit(c+7469,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+20357,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+20358,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+20359,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+20360,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+20162,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+20163,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20361,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7805+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+7806,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20358,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17933,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7807+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7808,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20115,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17933,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7809+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7810,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20116,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17933,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7811+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+7812,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20243,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+17933,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+7813,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+7469,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq empty", false,-1);
        tracep->declBit(c+17933,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+17934,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi42tl clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi42tl reset", false,-1);
        tracep->declBit(c+20174,"ysyxSoCFull fpga axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+4792,"ysyxSoCFull fpga axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+4794,"ysyxSoCFull fpga axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+4795,"ysyxSoCFull fpga axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+20175,"ysyxSoCFull fpga axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+4797,"ysyxSoCFull fpga axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+20180,"ysyxSoCFull fpga axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+4802,"ysyxSoCFull fpga axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+4784,"ysyxSoCFull fpga axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+4785,"ysyxSoCFull fpga axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4786,"ysyxSoCFull fpga axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4787,"ysyxSoCFull fpga axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4788,"ysyxSoCFull fpga axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4789,"ysyxSoCFull fpga axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4790,"ysyxSoCFull fpga axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+20169,"ysyxSoCFull fpga axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+20170,"ysyxSoCFull fpga axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+20132,"ysyxSoCFull fpga axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20134,"ysyxSoCFull fpga axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+20135,"ysyxSoCFull fpga axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+20137,"ysyxSoCFull fpga axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+20171,"ysyxSoCFull fpga axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+20173,"ysyxSoCFull fpga axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi42tl deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi42tl deq_reset", false,-1);
        tracep->declBit(c+7814,"ysyxSoCFull fpga axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+20458,"ysyxSoCFull fpga axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+20459,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+20171,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20460,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17935,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+7815,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20461,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+20459,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+20462,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+20463,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+20464,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7816,"ysyxSoCFull fpga axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+7817,"ysyxSoCFull fpga axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+7818,"ysyxSoCFull fpga axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+7819,"ysyxSoCFull fpga axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+7820,"ysyxSoCFull fpga axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+7821,"ysyxSoCFull fpga axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+7822,"ysyxSoCFull fpga axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+7823,"ysyxSoCFull fpga axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+7824,"ysyxSoCFull fpga axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+7825,"ysyxSoCFull fpga axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+7826,"ysyxSoCFull fpga axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+7827,"ysyxSoCFull fpga axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+7828,"ysyxSoCFull fpga axi42tl r_ok", false,-1);
        tracep->declBus(c+7829,"ysyxSoCFull fpga axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+7830,"ysyxSoCFull fpga axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+7831,"ysyxSoCFull fpga axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+7832,"ysyxSoCFull fpga axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+7833,"ysyxSoCFull fpga axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+7834,"ysyxSoCFull fpga axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+7835,"ysyxSoCFull fpga axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+7836,"ysyxSoCFull fpga axi42tl a_mask_size", false,-1);
        tracep->declBit(c+7837,"ysyxSoCFull fpga axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+7838,"ysyxSoCFull fpga axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+7839,"ysyxSoCFull fpga axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+7840,"ysyxSoCFull fpga axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+7841,"ysyxSoCFull fpga axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+7842,"ysyxSoCFull fpga axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+7843,"ysyxSoCFull fpga axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+7844,"ysyxSoCFull fpga axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+7845,"ysyxSoCFull fpga axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+7846,"ysyxSoCFull fpga axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+7847,"ysyxSoCFull fpga axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+7848,"ysyxSoCFull fpga axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+7849,"ysyxSoCFull fpga axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+7850,"ysyxSoCFull fpga axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+7851,"ysyxSoCFull fpga axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+7852,"ysyxSoCFull fpga axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+7853,"ysyxSoCFull fpga axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+7854,"ysyxSoCFull fpga axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+7855,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+7856,"ysyxSoCFull fpga axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+7857,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+7858,"ysyxSoCFull fpga axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+7859,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+7860,"ysyxSoCFull fpga axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+7861,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+7862,"ysyxSoCFull fpga axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+7863,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+7864,"ysyxSoCFull fpga axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+7865,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+7866,"ysyxSoCFull fpga axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+7867,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+7868,"ysyxSoCFull fpga axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+7869,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+7870,"ysyxSoCFull fpga axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+7871,"ysyxSoCFull fpga axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+7872,"ysyxSoCFull fpga axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+7873,"ysyxSoCFull fpga axi42tl idle", false,-1);
        tracep->declBit(c+7874,"ysyxSoCFull fpga axi42tl w_out_valid", false,-1);
        tracep->declBus(c+7875,"ysyxSoCFull fpga axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+7876,"ysyxSoCFull fpga axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+7877,"ysyxSoCFull fpga axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+7878,"ysyxSoCFull fpga axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+7879,"ysyxSoCFull fpga axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+7880,"ysyxSoCFull fpga axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+7881,"ysyxSoCFull fpga axi42tl readys_0", false,-1);
        tracep->declBit(c+7882,"ysyxSoCFull fpga axi42tl state_0", false,-1);
        tracep->declBit(c+7883,"ysyxSoCFull fpga axi42tl allowed_0", false,-1);
        tracep->declBit(c+17936,"ysyxSoCFull fpga axi42tl out_ready", false,-1);
        tracep->declBus(c+7884,"ysyxSoCFull fpga axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+7885,"ysyxSoCFull fpga axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+7886,"ysyxSoCFull fpga axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+7887,"ysyxSoCFull fpga axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+7888,"ysyxSoCFull fpga axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+7889,"ysyxSoCFull fpga axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+7890,"ysyxSoCFull fpga axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+7891,"ysyxSoCFull fpga axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+7892,"ysyxSoCFull fpga axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+7893,"ysyxSoCFull fpga axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+7894,"ysyxSoCFull fpga axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+7895,"ysyxSoCFull fpga axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+7896,"ysyxSoCFull fpga axi42tl w_ok", false,-1);
        tracep->declBus(c+7897,"ysyxSoCFull fpga axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+7898,"ysyxSoCFull fpga axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+7899,"ysyxSoCFull fpga axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+7900,"ysyxSoCFull fpga axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+7901,"ysyxSoCFull fpga axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+7902,"ysyxSoCFull fpga axi42tl readys_1", false,-1);
        tracep->declBit(c+7903,"ysyxSoCFull fpga axi42tl state_1", false,-1);
        tracep->declBit(c+7904,"ysyxSoCFull fpga axi42tl allowed_1", false,-1);
        tracep->declBit(c+20465,"ysyxSoCFull fpga axi42tl out_1_ready", false,-1);
        tracep->declBit(c+17937,"ysyxSoCFull fpga axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+7905,"ysyxSoCFull fpga axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+20466,"ysyxSoCFull fpga axi42tl latch", false,-1);
        tracep->declBit(c+7906,"ysyxSoCFull fpga axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+7907,"ysyxSoCFull fpga axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+7908,"ysyxSoCFull fpga axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+7909,"ysyxSoCFull fpga axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+7910,"ysyxSoCFull fpga axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+7911,"ysyxSoCFull fpga axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+7912,"ysyxSoCFull fpga axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+20467,"ysyxSoCFull fpga axi42tl d_hasData", false,-1);
        tracep->declBit(c+7814,"ysyxSoCFull fpga axi42tl ok_rready", false,-1);
        tracep->declBit(c+7815,"ysyxSoCFull fpga axi42tl ok_bready", false,-1);
        tracep->declBit(c+17938,"ysyxSoCFull fpga axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+20468,"ysyxSoCFull fpga axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+20469,"ysyxSoCFull fpga axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+7913,"ysyxSoCFull fpga axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+7914,"ysyxSoCFull fpga axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+7915,"ysyxSoCFull fpga axi42tl d_last_first", false,-1);
        tracep->declBus(c+7916,"ysyxSoCFull fpga axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+7917,"ysyxSoCFull fpga axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi42tl q_bid", false,-1);
        tracep->declBit(c+20470,"ysyxSoCFull fpga axi42tl b_allow", false,-1);
        tracep->declBus(c+20471,"ysyxSoCFull fpga axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+20464,"ysyxSoCFull fpga axi42tl q_bvalid", false,-1);
        tracep->declBit(c+20472,"ysyxSoCFull fpga axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi42tl deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi42tl deq reset", false,-1);
        tracep->declBit(c+7814,"ysyxSoCFull fpga axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+20458,"ysyxSoCFull fpga axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+20459,"ysyxSoCFull fpga axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+20171,"ysyxSoCFull fpga axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20460,"ysyxSoCFull fpga axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17935,"ysyxSoCFull fpga axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7918+i*1,"ysyxSoCFull fpga axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+7919,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20459,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+20473,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+7920+i*2,"ysyxSoCFull fpga axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7922,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+20171,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+20473,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7924+i*1,"ysyxSoCFull fpga axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7925,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20460,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+20473,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7926+i*1,"ysyxSoCFull fpga axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+7927,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17935,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+20473,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+7928,"ysyxSoCFull fpga axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+7814,"ysyxSoCFull fpga axi42tl deq empty", false,-1);
        tracep->declBit(c+20473,"ysyxSoCFull fpga axi42tl deq do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+7815,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+20461,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+20459,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+20462,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+20463,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+20464,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7929+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+7930,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20459,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17939,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7931+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7932,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20462,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+17939,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+7933,"ysyxSoCFull fpga axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+7815,"ysyxSoCFull fpga axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+17939,"ysyxSoCFull fpga axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+17940,"ysyxSoCFull fpga axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 reset", false,-1);
        tracep->declBit(c+20182,"ysyxSoCFull fpga axi4yank_2 auto_in_awready", false,-1);
        tracep->declBit(c+4807,"ysyxSoCFull fpga axi4yank_2 auto_in_awvalid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi4yank_2 auto_in_awid", false,-1);
        tracep->declBus(c+4794,"ysyxSoCFull fpga axi4yank_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+4795,"ysyxSoCFull fpga axi4yank_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4yank_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+20175,"ysyxSoCFull fpga axi4yank_2 auto_in_wready", false,-1);
        tracep->declBit(c+4797,"ysyxSoCFull fpga axi4yank_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi4yank_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi4yank_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi4yank_2 auto_in_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi4yank_2 auto_in_bready", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi4yank_2 auto_in_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4yank_2 auto_in_bid", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi4yank_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17699,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+20183,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_real_last", false,-1);
        tracep->declBit(c+20184,"ysyxSoCFull fpga axi4yank_2 auto_in_arready", false,-1);
        tracep->declBit(c+4810,"ysyxSoCFull fpga axi4yank_2 auto_in_arvalid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi4yank_2 auto_in_arid", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga axi4yank_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga axi4yank_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4yank_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2 auto_in_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4yank_2 auto_in_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4yank_2 auto_in_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4yank_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4yank_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17700,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17701,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_real_last", false,-1);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi4yank_2 auto_in_rlast", false,-1);
        tracep->declBit(c+20174,"ysyxSoCFull fpga axi4yank_2 auto_out_awready", false,-1);
        tracep->declBit(c+4792,"ysyxSoCFull fpga axi4yank_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi4yank_2 auto_out_awid", false,-1);
        tracep->declBus(c+4794,"ysyxSoCFull fpga axi4yank_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+4795,"ysyxSoCFull fpga axi4yank_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4yank_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+20175,"ysyxSoCFull fpga axi4yank_2 auto_out_wready", false,-1);
        tracep->declBit(c+4797,"ysyxSoCFull fpga axi4yank_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi4yank_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi4yank_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi4yank_2 auto_out_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi4yank_2 auto_out_bready", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi4yank_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4yank_2 auto_out_bid", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi4yank_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+20180,"ysyxSoCFull fpga axi4yank_2 auto_out_arready", false,-1);
        tracep->declBit(c+4802,"ysyxSoCFull fpga axi4yank_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi4yank_2 auto_out_arid", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga axi4yank_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga axi4yank_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4yank_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2 auto_out_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4yank_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4yank_2 auto_out_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4yank_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4yank_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi4yank_2 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+7934,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+17941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+17942,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+7935,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7936,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+7937,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+17943,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+17944,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+7938,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7939,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+7940,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+20474,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20475,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+20476,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+7941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7942,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+7943,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+20477,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20478,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+20479,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+7944,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7945,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+7946,"ysyxSoCFull fpga axi4yank_2 arsel_0", false,-1);
        tracep->declBit(c+7947,"ysyxSoCFull fpga axi4yank_2 arsel_1", false,-1);
        tracep->declBit(c+20480,"ysyxSoCFull fpga axi4yank_2 rsel_0", false,-1);
        tracep->declBit(c+20481,"ysyxSoCFull fpga axi4yank_2 rsel_1", false,-1);
        tracep->declBit(c+7948,"ysyxSoCFull fpga axi4yank_2 awsel_0", false,-1);
        tracep->declBit(c+7949,"ysyxSoCFull fpga axi4yank_2 awsel_1", false,-1);
        tracep->declBit(c+20482,"ysyxSoCFull fpga axi4yank_2 bsel_0", false,-1);
        tracep->declBit(c+20483,"ysyxSoCFull fpga axi4yank_2 bsel_1", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility reset", false,-1);
        tracep->declBit(c+7934,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+17941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+17942,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+7935,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7936,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7950+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7954,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7955,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7956,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20484,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7957+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+7961,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7955,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7956,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+20484,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7956,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7955,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7962,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+7963,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+7964,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility empty", false,-1);
        tracep->declBit(c+7965,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility full", false,-1);
        tracep->declBit(c+20484,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+7937,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+17943,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+17944,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+7938,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7939,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7966+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7970,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7971,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7972,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20485,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7973+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+7977,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7971,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7972,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+20485,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7972,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7971,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7978,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+7979,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+7980,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+7981,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+20485,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+7940,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+20474,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20475,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+20476,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+7941,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7942,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7982+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7986,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7987,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7988,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17945,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7989+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+7993,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7987,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7988,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17945,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7988,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7987,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7994,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+7995,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+7996,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+7997,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+20486,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+20487,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+7943,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+20477,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20478,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+20479,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+7944,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7945,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7998+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+8002,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8003,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8004,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17946,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+8005+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+8009,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8003,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+8004,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17946,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+8004,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+8003,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+8010,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+8011,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+8012,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+8013,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+20488,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+20489,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4frag clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4frag reset", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+20185,"ysyxSoCFull fpga axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+17702,"ysyxSoCFull fpga axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17699,"ysyxSoCFull fpga axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17700,"ysyxSoCFull fpga axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17703,"ysyxSoCFull fpga axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+20182,"ysyxSoCFull fpga axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+4807,"ysyxSoCFull fpga axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+4794,"ysyxSoCFull fpga axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+4795,"ysyxSoCFull fpga axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4809,"ysyxSoCFull fpga axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+20175,"ysyxSoCFull fpga axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+4797,"ysyxSoCFull fpga axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+20179,"ysyxSoCFull fpga axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17699,"ysyxSoCFull fpga axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+20183,"ysyxSoCFull fpga axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+20184,"ysyxSoCFull fpga axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+4810,"ysyxSoCFull fpga axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+4804,"ysyxSoCFull fpga axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+4805,"ysyxSoCFull fpga axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4812,"ysyxSoCFull fpga axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17700,"ysyxSoCFull fpga axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17701,"ysyxSoCFull fpga axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+17698,"ysyxSoCFull fpga axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4frag deq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4frag deq_reset", false,-1);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17947,"ysyxSoCFull fpga axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+4810,"ysyxSoCFull fpga axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+8014,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8015,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8016,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17948,"ysyxSoCFull fpga axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+8017,"ysyxSoCFull fpga axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+8018,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8019,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8020,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+17949,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+8021,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+8022,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+8023,"ysyxSoCFull fpga axi4frag busy", false,-1);
        tracep->declBus(c+8024,"ysyxSoCFull fpga axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+8025,"ysyxSoCFull fpga axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+8015,"ysyxSoCFull fpga axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+8026,"ysyxSoCFull fpga axi4frag len", false,-1, 7,0);
        tracep->declBus(c+8014,"ysyxSoCFull fpga axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8027,"ysyxSoCFull fpga axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+8028,"ysyxSoCFull fpga axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+8029,"ysyxSoCFull fpga axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+8030,"ysyxSoCFull fpga axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+8031,"ysyxSoCFull fpga axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+8032,"ysyxSoCFull fpga axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+8033,"ysyxSoCFull fpga axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+8016,"ysyxSoCFull fpga axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+8034,"ysyxSoCFull fpga axi4frag fixed", false,-1);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+8035,"ysyxSoCFull fpga axi4frag narrow", false,-1);
        tracep->declBit(c+8036,"ysyxSoCFull fpga axi4frag bad", false,-1);
        tracep->declBus(c+8037,"ysyxSoCFull fpga axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+8038,"ysyxSoCFull fpga axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+8039,"ysyxSoCFull fpga axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+8040,"ysyxSoCFull fpga axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+8041,"ysyxSoCFull fpga axi4frag ar_last", false,-1);
        tracep->declBit(c+4810,"ysyxSoCFull fpga axi4frag irr_valid", false,-1);
        tracep->declBit(c+8042,"ysyxSoCFull fpga axi4frag busy_1", false,-1);
        tracep->declBus(c+8043,"ysyxSoCFull fpga axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+8044,"ysyxSoCFull fpga axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+8019,"ysyxSoCFull fpga axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+8045,"ysyxSoCFull fpga axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+8018,"ysyxSoCFull fpga axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8046,"ysyxSoCFull fpga axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+8047,"ysyxSoCFull fpga axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+8048,"ysyxSoCFull fpga axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+8049,"ysyxSoCFull fpga axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+8050,"ysyxSoCFull fpga axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+8051,"ysyxSoCFull fpga axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+8052,"ysyxSoCFull fpga axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+8020,"ysyxSoCFull fpga axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+8053,"ysyxSoCFull fpga axi4frag fixed_1", false,-1);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+8054,"ysyxSoCFull fpga axi4frag narrow_1", false,-1);
        tracep->declBit(c+8055,"ysyxSoCFull fpga axi4frag bad_1", false,-1);
        tracep->declBus(c+8056,"ysyxSoCFull fpga axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+8057,"ysyxSoCFull fpga axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+8058,"ysyxSoCFull fpga axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+8059,"ysyxSoCFull fpga axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+8060,"ysyxSoCFull fpga axi4frag aw_last", false,-1);
        tracep->declBus(c+8061,"ysyxSoCFull fpga axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+8062,"ysyxSoCFull fpga axi4frag w_idle", false,-1);
        tracep->declBit(c+8063,"ysyxSoCFull fpga axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+20490,"ysyxSoCFull fpga axi4frag in_awready", false,-1);
        tracep->declBit(c+8017,"ysyxSoCFull fpga axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+8064,"ysyxSoCFull fpga axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+8065,"ysyxSoCFull fpga axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+8066,"ysyxSoCFull fpga axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+4801,"ysyxSoCFull fpga axi4frag w_last", false,-1);
        tracep->declBit(c+8021,"ysyxSoCFull fpga axi4frag in_wvalid", false,-1);
        tracep->declBit(c+8067,"ysyxSoCFull fpga axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+8022,"ysyxSoCFull fpga axi4frag in_wlast", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+8068,"ysyxSoCFull fpga axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+8069,"ysyxSoCFull fpga axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4frag deq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4frag deq reset", false,-1);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17947,"ysyxSoCFull fpga axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+4810,"ysyxSoCFull fpga axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+4803,"ysyxSoCFull fpga axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+8014,"ysyxSoCFull fpga axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8015,"ysyxSoCFull fpga axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+4806,"ysyxSoCFull fpga axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8016,"ysyxSoCFull fpga axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+4811,"ysyxSoCFull fpga axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21180+i*1,"ysyxSoCFull fpga axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+21181,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21182+i*1,"ysyxSoCFull fpga axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+21183,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21184+i*1,"ysyxSoCFull fpga axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+21185,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21186+i*1,"ysyxSoCFull fpga axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+21187,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21188+i*1,"ysyxSoCFull fpga axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+21189,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21190+i*1,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+21191,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4810,"ysyxSoCFull fpga axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4frag deq empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq do_enq", false,-1);
        tracep->declBit(c+17950,"ysyxSoCFull fpga axi4frag deq do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17948,"ysyxSoCFull fpga axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+8017,"ysyxSoCFull fpga axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+4793,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+8018,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8019,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+4796,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8020,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+4808,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21192+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+21193,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21194+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+21195,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21196+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+21197,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21198+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+21199,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21200+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+21201,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21202+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+21203,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8017,"ysyxSoCFull fpga axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+17951,"ysyxSoCFull fpga axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+17949,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+8021,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+4798,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4800,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+8022,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+21204+i*2,"ysyxSoCFull fpga axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+21206,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+21208+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+21209,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+21210+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+21211,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+8021,"ysyxSoCFull fpga axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+17952,"ysyxSoCFull fpga axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4index_2 auto_in_awready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_in_awvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull fpga axi4index_2 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4index_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4index_2 auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4index_2 auto_in_wready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4index_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_in_wlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_in_bready", false,-1);
        tracep->declBit(c+20185,"ysyxSoCFull fpga axi4index_2 auto_in_bvalid", false,-1);
        tracep->declBus(c+17704,"ysyxSoCFull fpga axi4index_2 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+17702,"ysyxSoCFull fpga axi4index_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4index_2 auto_in_arready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_in_arvalid", false,-1);
        tracep->declBus(c+21117,"ysyxSoCFull fpga axi4index_2 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4index_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4index_2 auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_in_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4index_2 auto_in_rvalid", false,-1);
        tracep->declBus(c+17705,"ysyxSoCFull fpga axi4index_2 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4index_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4index_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17703,"ysyxSoCFull fpga axi4index_2 auto_in_rlast", false,-1);
        tracep->declBit(c+4813,"ysyxSoCFull fpga axi4index_2 auto_out_awready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_out_awid", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4index_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4index_2 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2 auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4814,"ysyxSoCFull fpga axi4index_2 auto_out_wready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+21115,"ysyxSoCFull fpga axi4index_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_out_wlast", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_out_bready", false,-1);
        tracep->declBit(c+20185,"ysyxSoCFull fpga axi4index_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4index_2 auto_out_bid", false,-1);
        tracep->declBus(c+17702,"ysyxSoCFull fpga axi4index_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17699,"ysyxSoCFull fpga axi4index_2 auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4815,"ysyxSoCFull fpga axi4index_2 auto_out_arready", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_out_arid", false,-1);
        tracep->declBus(c+21125,"ysyxSoCFull fpga axi4index_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+21127,"ysyxSoCFull fpga axi4index_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+21112,"ysyxSoCFull fpga axi4index_2 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+21118,"ysyxSoCFull fpga axi4index_2 auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga axi4index_2 auto_out_rready", false,-1);
        tracep->declBit(c+17694,"ysyxSoCFull fpga axi4index_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4index_2 auto_out_rid", false,-1);
        tracep->declQuad(c+17695,"ysyxSoCFull fpga axi4index_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17697,"ysyxSoCFull fpga axi4index_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17700,"ysyxSoCFull fpga axi4index_2 auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17703,"ysyxSoCFull fpga axi4index_2 auto_out_rlast", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga err clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga err reset", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga err auto_in_a_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga err auto_in_a_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17706,"ysyxSoCFull fpga err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20190,"ysyxSoCFull fpga err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20191,"ysyxSoCFull fpga err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4817,"ysyxSoCFull fpga err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga err auto_in_c_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga err auto_in_c_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4823,"ysyxSoCFull fpga err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4824,"ysyxSoCFull fpga err auto_in_d_ready", false,-1);
        tracep->declBit(c+4825,"ysyxSoCFull fpga err auto_in_d_valid", false,-1);
        tracep->declBus(c+4688,"ysyxSoCFull fpga err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4689,"ysyxSoCFull fpga err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4690,"ysyxSoCFull fpga err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4691,"ysyxSoCFull fpga err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4692,"ysyxSoCFull fpga err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4826,"ysyxSoCFull fpga err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga err auto_in_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga err monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga err monitor_reset", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17706,"ysyxSoCFull fpga err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20190,"ysyxSoCFull fpga err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20191,"ysyxSoCFull fpga err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4817,"ysyxSoCFull fpga err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4823,"ysyxSoCFull fpga err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4824,"ysyxSoCFull fpga err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+8070,"ysyxSoCFull fpga err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+8071,"ysyxSoCFull fpga err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8072,"ysyxSoCFull fpga err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+8073,"ysyxSoCFull fpga err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+8074,"ysyxSoCFull fpga err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8075,"ysyxSoCFull fpga err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8076,"ysyxSoCFull fpga err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga err a_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga err a_reset", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga err a_io_enq_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga err a_io_enq_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8077,"ysyxSoCFull fpga err a_io_deq_ready", false,-1);
        tracep->declBit(c+8078,"ysyxSoCFull fpga err a_io_deq_valid", false,-1);
        tracep->declBus(c+8079,"ysyxSoCFull fpga err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8080,"ysyxSoCFull fpga err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8081,"ysyxSoCFull fpga err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga err c_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga err c_reset", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga err c_io_enq_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga err c_io_enq_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8082,"ysyxSoCFull fpga err c_io_deq_ready", false,-1);
        tracep->declBit(c+8083,"ysyxSoCFull fpga err c_io_deq_valid", false,-1);
        tracep->declBus(c+8084,"ysyxSoCFull fpga err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8085,"ysyxSoCFull fpga err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+8086,"ysyxSoCFull fpga err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8087,"ysyxSoCFull fpga err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8088,"ysyxSoCFull fpga err idle", false,-1);
        tracep->declBus(c+8089,"ysyxSoCFull fpga err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+8090,"ysyxSoCFull fpga err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+8091,"ysyxSoCFull fpga err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+8092,"ysyxSoCFull fpga err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+8093,"ysyxSoCFull fpga err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+8094,"ysyxSoCFull fpga err a_last_first", false,-1);
        tracep->declBit(c+8095,"ysyxSoCFull fpga err a_last", false,-1);
        tracep->declBus(c+8096,"ysyxSoCFull fpga err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+8097,"ysyxSoCFull fpga err idle_1", false,-1);
        tracep->declBit(c+8098,"ysyxSoCFull fpga err da_valid", false,-1);
        tracep->declBus(c+8099,"ysyxSoCFull fpga err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+8100,"ysyxSoCFull fpga err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+8101,"ysyxSoCFull fpga err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+8102,"ysyxSoCFull fpga err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+8103,"ysyxSoCFull fpga err c_last", false,-1);
        tracep->declBit(c+8104,"ysyxSoCFull fpga err dc_valid", false,-1);
        tracep->declBit(c+8105,"ysyxSoCFull fpga err readys_1", false,-1);
        tracep->declBit(c+8106,"ysyxSoCFull fpga err state_1", false,-1);
        tracep->declBit(c+8107,"ysyxSoCFull fpga err allowed_1", false,-1);
        tracep->declBit(c+8108,"ysyxSoCFull fpga err out_1_ready", false,-1);
        tracep->declBus(c+8080,"ysyxSoCFull fpga err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+8089,"ysyxSoCFull fpga err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+8109,"ysyxSoCFull fpga err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+8110,"ysyxSoCFull fpga err beats1_opdata", false,-1);
        tracep->declBus(c+8111,"ysyxSoCFull fpga err beats1", false,-1, 3,0);
        tracep->declBus(c+8112,"ysyxSoCFull fpga err counter", false,-1, 3,0);
        tracep->declBus(c+8113,"ysyxSoCFull fpga err counter1", false,-1, 3,0);
        tracep->declBit(c+8114,"ysyxSoCFull fpga err da_first", false,-1);
        tracep->declBit(c+8115,"ysyxSoCFull fpga err da_last", false,-1);
        tracep->declBus(c+8116,"ysyxSoCFull fpga err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+8117,"ysyxSoCFull fpga err c_last_first", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err readys_0", false,-1);
        tracep->declBit(c+8118,"ysyxSoCFull fpga err state_0", false,-1);
        tracep->declBit(c+8119,"ysyxSoCFull fpga err allowed_0", false,-1);
        tracep->declBit(c+8120,"ysyxSoCFull fpga err out_ready", false,-1);
        tracep->declBus(c+8086,"ysyxSoCFull fpga err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+8121,"ysyxSoCFull fpga err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+8122,"ysyxSoCFull fpga err latch", false,-1);
        tracep->declBit(c+8104,"ysyxSoCFull fpga err earlyWinner_0", false,-1);
        tracep->declBit(c+8123,"ysyxSoCFull fpga err earlyWinner_1", false,-1);
        tracep->declBit(c+8124,"ysyxSoCFull fpga err muxStateEarly_0", false,-1);
        tracep->declBit(c+8125,"ysyxSoCFull fpga err muxStateEarly_1", false,-1);
        tracep->declBit(c+8126,"ysyxSoCFull fpga err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+8087,"ysyxSoCFull fpga err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+8081,"ysyxSoCFull fpga err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga err monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga err monitor reset", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17706,"ysyxSoCFull fpga err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20190,"ysyxSoCFull fpga err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+20191,"ysyxSoCFull fpga err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4817,"ysyxSoCFull fpga err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4823,"ysyxSoCFull fpga err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4824,"ysyxSoCFull fpga err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+8070,"ysyxSoCFull fpga err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+8071,"ysyxSoCFull fpga err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8072,"ysyxSoCFull fpga err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+8073,"ysyxSoCFull fpga err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+8074,"ysyxSoCFull fpga err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8075,"ysyxSoCFull fpga err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8076,"ysyxSoCFull fpga err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18614,"ysyxSoCFull fpga err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+20491,"ysyxSoCFull fpga err monitor source_ok", false,-1);
        tracep->declBus(c+20492,"ysyxSoCFull fpga err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+20493,"ysyxSoCFull fpga err monitor is_aligned", false,-1);
        tracep->declBit(c+20494,"ysyxSoCFull fpga err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+20495,"ysyxSoCFull fpga err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+20496,"ysyxSoCFull fpga err monitor mask_size", false,-1);
        tracep->declBit(c+20497,"ysyxSoCFull fpga err monitor mask_bit", false,-1);
        tracep->declBit(c+20498,"ysyxSoCFull fpga err monitor mask_nbit", false,-1);
        tracep->declBit(c+20499,"ysyxSoCFull fpga err monitor mask_acc", false,-1);
        tracep->declBit(c+20500,"ysyxSoCFull fpga err monitor mask_acc_1", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err monitor mask_size_1", false,-1);
        tracep->declBit(c+20501,"ysyxSoCFull fpga err monitor mask_bit_1", false,-1);
        tracep->declBit(c+20502,"ysyxSoCFull fpga err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20503,"ysyxSoCFull fpga err monitor mask_eq_2", false,-1);
        tracep->declBit(c+20504,"ysyxSoCFull fpga err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+20505,"ysyxSoCFull fpga err monitor mask_eq_3", false,-1);
        tracep->declBit(c+20506,"ysyxSoCFull fpga err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+20507,"ysyxSoCFull fpga err monitor mask_eq_4", false,-1);
        tracep->declBit(c+20508,"ysyxSoCFull fpga err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+20509,"ysyxSoCFull fpga err monitor mask_eq_5", false,-1);
        tracep->declBit(c+20510,"ysyxSoCFull fpga err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+20511,"ysyxSoCFull fpga err monitor mask", false,-1, 3,0);
        tracep->declBit(c+8127,"ysyxSoCFull fpga err monitor source_ok_1", false,-1);
        tracep->declBit(c+8128,"ysyxSoCFull fpga err monitor source_ok_2", false,-1);
        tracep->declBus(c+8129,"ysyxSoCFull fpga err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+8130,"ysyxSoCFull fpga err monitor is_aligned_2", false,-1);
        tracep->declBus(c+20512,"ysyxSoCFull fpga err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20513,"ysyxSoCFull fpga err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8131,"ysyxSoCFull fpga err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+8132,"ysyxSoCFull fpga err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+8133,"ysyxSoCFull fpga err monitor a_first", false,-1);
        tracep->declBus(c+8134,"ysyxSoCFull fpga err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8135,"ysyxSoCFull fpga err monitor param", false,-1, 2,0);
        tracep->declBus(c+8136,"ysyxSoCFull fpga err monitor size", false,-1, 2,0);
        tracep->declBus(c+8137,"ysyxSoCFull fpga err monitor source", false,-1, 6,0);
        tracep->declBus(c+8138,"ysyxSoCFull fpga err monitor address", false,-1, 12,0);
        tracep->declBus(c+8139,"ysyxSoCFull fpga err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+8140,"ysyxSoCFull fpga err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8141,"ysyxSoCFull fpga err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+8142,"ysyxSoCFull fpga err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+8143,"ysyxSoCFull fpga err monitor d_first", false,-1);
        tracep->declBus(c+8144,"ysyxSoCFull fpga err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8145,"ysyxSoCFull fpga err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8146,"ysyxSoCFull fpga err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+8147,"ysyxSoCFull fpga err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8148,"ysyxSoCFull fpga err monitor denied", false,-1);
        tracep->declBus(c+8149,"ysyxSoCFull fpga err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+8150,"ysyxSoCFull fpga err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8151,"ysyxSoCFull fpga err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+8152,"ysyxSoCFull fpga err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+8153,"ysyxSoCFull fpga err monitor c_first", false,-1);
        tracep->declBus(c+8154,"ysyxSoCFull fpga err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8155,"ysyxSoCFull fpga err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8156,"ysyxSoCFull fpga err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+8157,"ysyxSoCFull fpga err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+8158,"ysyxSoCFull fpga err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+8159,"ysyxSoCFull fpga err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8163,"ysyxSoCFull fpga err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8179,"ysyxSoCFull fpga err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+8195,"ysyxSoCFull fpga err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+8196,"ysyxSoCFull fpga err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+8197,"ysyxSoCFull fpga err monitor a_first_1", false,-1);
        tracep->declBus(c+8198,"ysyxSoCFull fpga err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+8199,"ysyxSoCFull fpga err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+8200,"ysyxSoCFull fpga err monitor d_first_1", false,-1);
        tracep->declArray(c+20514,"ysyxSoCFull fpga err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17953,"ysyxSoCFull fpga err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17954,"ysyxSoCFull fpga err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17955,"ysyxSoCFull fpga err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8201,"ysyxSoCFull fpga err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8205,"ysyxSoCFull fpga err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17959,"ysyxSoCFull fpga err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8209,"ysyxSoCFull fpga err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8210,"ysyxSoCFull fpga err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17960,"ysyxSoCFull fpga err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8211,"ysyxSoCFull fpga err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17976,"ysyxSoCFull fpga err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+8227,"ysyxSoCFull fpga err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8228,"ysyxSoCFull fpga err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8232,"ysyxSoCFull fpga err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+8248,"ysyxSoCFull fpga err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+8249,"ysyxSoCFull fpga err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+8250,"ysyxSoCFull fpga err monitor c_first_1", false,-1);
        tracep->declBus(c+8251,"ysyxSoCFull fpga err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+8252,"ysyxSoCFull fpga err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+8253,"ysyxSoCFull fpga err monitor d_first_2", false,-1);
        tracep->declArray(c+16912,"ysyxSoCFull fpga err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16916,"ysyxSoCFull fpga err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16917,"ysyxSoCFull fpga err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+8254,"ysyxSoCFull fpga err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+8258,"ysyxSoCFull fpga err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16921,"ysyxSoCFull fpga err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8262,"ysyxSoCFull fpga err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+8263,"ysyxSoCFull fpga err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16922,"ysyxSoCFull fpga err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+8279,"ysyxSoCFull fpga err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8280,"ysyxSoCFull fpga err monitor inflight_2", false,-1);
        tracep->declBus(c+8281,"ysyxSoCFull fpga err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+8282,"ysyxSoCFull fpga err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+8283,"ysyxSoCFull fpga err monitor d_first_3", false,-1);
        tracep->declBit(c+8284,"ysyxSoCFull fpga err monitor d_set", false,-1);
        tracep->declBit(c+18634,"ysyxSoCFull fpga err monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga err a clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga err a reset", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga err a io_enq_ready", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga err a io_enq_valid", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20188,"ysyxSoCFull fpga err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20189,"ysyxSoCFull fpga err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8077,"ysyxSoCFull fpga err a io_deq_ready", false,-1);
        tracep->declBit(c+8078,"ysyxSoCFull fpga err a io_deq_valid", false,-1);
        tracep->declBus(c+8079,"ysyxSoCFull fpga err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8080,"ysyxSoCFull fpga err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8081,"ysyxSoCFull fpga err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8285+i*1,"ysyxSoCFull fpga err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+8079,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20187,"ysyxSoCFull fpga err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+17992,"ysyxSoCFull fpga err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8286+i*1,"ysyxSoCFull fpga err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+8080,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20188,"ysyxSoCFull fpga err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17992,"ysyxSoCFull fpga err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8287+i*1,"ysyxSoCFull fpga err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8081,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20189,"ysyxSoCFull fpga err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+17992,"ysyxSoCFull fpga err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+8078,"ysyxSoCFull fpga err a maybe_full", false,-1);
        tracep->declBit(c+4816,"ysyxSoCFull fpga err a empty", false,-1);
        tracep->declBit(c+20518,"ysyxSoCFull fpga err a do_enq", false,-1);
        tracep->declBit(c+8288,"ysyxSoCFull fpga err a do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga err c clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga err c reset", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga err c io_enq_ready", false,-1);
        tracep->declBit(c+18616,"ysyxSoCFull fpga err c io_enq_valid", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4820,"ysyxSoCFull fpga err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4821,"ysyxSoCFull fpga err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4822,"ysyxSoCFull fpga err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8082,"ysyxSoCFull fpga err c io_deq_ready", false,-1);
        tracep->declBit(c+8083,"ysyxSoCFull fpga err c io_deq_valid", false,-1);
        tracep->declBus(c+8084,"ysyxSoCFull fpga err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8085,"ysyxSoCFull fpga err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+8086,"ysyxSoCFull fpga err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8087,"ysyxSoCFull fpga err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8289+i*1,"ysyxSoCFull fpga err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+8084,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4819,"ysyxSoCFull fpga err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull fpga err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8290+i*1,"ysyxSoCFull fpga err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+8085,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4820,"ysyxSoCFull fpga err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull fpga err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8291+i*1,"ysyxSoCFull fpga err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+8086,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4821,"ysyxSoCFull fpga err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull fpga err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8292+i*1,"ysyxSoCFull fpga err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8087,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4822,"ysyxSoCFull fpga err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+21111,"ysyxSoCFull fpga err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16938,"ysyxSoCFull fpga err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+8083,"ysyxSoCFull fpga err c maybe_full", false,-1);
        tracep->declBit(c+4818,"ysyxSoCFull fpga err c empty", false,-1);
        tracep->declBit(c+18635,"ysyxSoCFull fpga err c do_enq", false,-1);
        tracep->declBit(c+8293,"ysyxSoCFull fpga err c do_deq", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga atomics clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga atomics reset", false,-1);
        tracep->declBit(c+20192,"ysyxSoCFull fpga atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+20193,"ysyxSoCFull fpga atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga atomics auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga atomics auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga atomics auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+20111,"ysyxSoCFull fpga atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+20112,"ysyxSoCFull fpga atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+20113,"ysyxSoCFull fpga atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+20114,"ysyxSoCFull fpga atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+20115,"ysyxSoCFull fpga atomics auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+20116,"ysyxSoCFull fpga atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+20117,"ysyxSoCFull fpga atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+20118,"ysyxSoCFull fpga atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+20119,"ysyxSoCFull fpga atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4664,"ysyxSoCFull fpga atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull fpga atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga atomics auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4671,"ysyxSoCFull fpga atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+4672,"ysyxSoCFull fpga atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+4673,"ysyxSoCFull fpga atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga atomics auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4677,"ysyxSoCFull fpga atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4678,"ysyxSoCFull fpga atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4680,"ysyxSoCFull fpga atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga atomics monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga atomics monitor_reset", false,-1);
        tracep->declBit(c+20519,"ysyxSoCFull fpga atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20193,"ysyxSoCFull fpga atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+8294,"ysyxSoCFull fpga atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+8295,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8296,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8297,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+8298,"ysyxSoCFull fpga atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+8299,"ysyxSoCFull fpga atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8300,"ysyxSoCFull fpga atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+8301,"ysyxSoCFull fpga atomics cam_a_0_bits_size", false,-1, 3,0);
        tracep->declBus(c+8302,"ysyxSoCFull fpga atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+8303,"ysyxSoCFull fpga atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+8304,"ysyxSoCFull fpga atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+8305,"ysyxSoCFull fpga atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBus(c+8307,"ysyxSoCFull fpga atomics cam_a_0_fifoId", false,-1, 1,0);
        tracep->declBus(c+8308,"ysyxSoCFull fpga atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+8309,"ysyxSoCFull fpga atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+8311,"ysyxSoCFull fpga atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+8312,"ysyxSoCFull fpga atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+8313,"ysyxSoCFull fpga atomics cam_free_0", false,-1);
        tracep->declBit(c+8314,"ysyxSoCFull fpga atomics cam_amo_0", false,-1);
        tracep->declBit(c+8315,"ysyxSoCFull fpga atomics cam_abusy_0", false,-1);
        tracep->declBit(c+8316,"ysyxSoCFull fpga atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+8317,"ysyxSoCFull fpga atomics a_isLogical", false,-1);
        tracep->declBit(c+8318,"ysyxSoCFull fpga atomics a_isArithmetic", false,-1);
        tracep->declBit(c+8319,"ysyxSoCFull fpga atomics a_isSupported", false,-1);
        tracep->declBus(c+8320,"ysyxSoCFull fpga atomics a_fifoId", false,-1, 1,0);
        tracep->declBit(c+8321,"ysyxSoCFull fpga atomics a_cam_busy", false,-1);
        tracep->declBit(c+8322,"ysyxSoCFull fpga atomics indexes_hi", false,-1);
        tracep->declBit(c+8323,"ysyxSoCFull fpga atomics indexes_lo", false,-1);
        tracep->declBus(c+8324,"ysyxSoCFull fpga atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+8325,"ysyxSoCFull fpga atomics indexes_hi_1", false,-1);
        tracep->declBit(c+8326,"ysyxSoCFull fpga atomics indexes_lo_1", false,-1);
        tracep->declBus(c+8327,"ysyxSoCFull fpga atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+8328,"ysyxSoCFull fpga atomics indexes_hi_2", false,-1);
        tracep->declBit(c+8329,"ysyxSoCFull fpga atomics indexes_lo_2", false,-1);
        tracep->declBus(c+8330,"ysyxSoCFull fpga atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+8331,"ysyxSoCFull fpga atomics indexes_hi_3", false,-1);
        tracep->declBit(c+8332,"ysyxSoCFull fpga atomics indexes_lo_3", false,-1);
        tracep->declBus(c+8333,"ysyxSoCFull fpga atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+8334,"ysyxSoCFull fpga atomics indexes_hi_4", false,-1);
        tracep->declBit(c+8335,"ysyxSoCFull fpga atomics indexes_lo_4", false,-1);
        tracep->declBus(c+8336,"ysyxSoCFull fpga atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+8337,"ysyxSoCFull fpga atomics indexes_hi_5", false,-1);
        tracep->declBit(c+8338,"ysyxSoCFull fpga atomics indexes_lo_5", false,-1);
        tracep->declBus(c+8339,"ysyxSoCFull fpga atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+8340,"ysyxSoCFull fpga atomics indexes_hi_6", false,-1);
        tracep->declBit(c+8341,"ysyxSoCFull fpga atomics indexes_lo_6", false,-1);
        tracep->declBus(c+8342,"ysyxSoCFull fpga atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+8343,"ysyxSoCFull fpga atomics indexes_hi_7", false,-1);
        tracep->declBit(c+8344,"ysyxSoCFull fpga atomics indexes_lo_7", false,-1);
        tracep->declBus(c+8345,"ysyxSoCFull fpga atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+8346,"ysyxSoCFull fpga atomics indexes_hi_8", false,-1);
        tracep->declBit(c+8347,"ysyxSoCFull fpga atomics indexes_lo_8", false,-1);
        tracep->declBus(c+8348,"ysyxSoCFull fpga atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+8349,"ysyxSoCFull fpga atomics indexes_hi_9", false,-1);
        tracep->declBit(c+8350,"ysyxSoCFull fpga atomics indexes_lo_9", false,-1);
        tracep->declBus(c+8351,"ysyxSoCFull fpga atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+8352,"ysyxSoCFull fpga atomics indexes_hi_10", false,-1);
        tracep->declBit(c+8353,"ysyxSoCFull fpga atomics indexes_lo_10", false,-1);
        tracep->declBus(c+8354,"ysyxSoCFull fpga atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+8355,"ysyxSoCFull fpga atomics indexes_hi_11", false,-1);
        tracep->declBit(c+8356,"ysyxSoCFull fpga atomics indexes_lo_11", false,-1);
        tracep->declBus(c+8357,"ysyxSoCFull fpga atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+8358,"ysyxSoCFull fpga atomics indexes_hi_12", false,-1);
        tracep->declBit(c+8359,"ysyxSoCFull fpga atomics indexes_lo_12", false,-1);
        tracep->declBus(c+8360,"ysyxSoCFull fpga atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+8361,"ysyxSoCFull fpga atomics indexes_hi_13", false,-1);
        tracep->declBit(c+8362,"ysyxSoCFull fpga atomics indexes_lo_13", false,-1);
        tracep->declBus(c+8363,"ysyxSoCFull fpga atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+8364,"ysyxSoCFull fpga atomics indexes_hi_14", false,-1);
        tracep->declBit(c+8365,"ysyxSoCFull fpga atomics indexes_lo_14", false,-1);
        tracep->declBus(c+8366,"ysyxSoCFull fpga atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+8367,"ysyxSoCFull fpga atomics indexes_hi_15", false,-1);
        tracep->declBit(c+8368,"ysyxSoCFull fpga atomics indexes_lo_15", false,-1);
        tracep->declBus(c+8369,"ysyxSoCFull fpga atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+8370,"ysyxSoCFull fpga atomics indexes_hi_16", false,-1);
        tracep->declBit(c+8371,"ysyxSoCFull fpga atomics indexes_lo_16", false,-1);
        tracep->declBus(c+8372,"ysyxSoCFull fpga atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+8373,"ysyxSoCFull fpga atomics indexes_hi_17", false,-1);
        tracep->declBit(c+8374,"ysyxSoCFull fpga atomics indexes_lo_17", false,-1);
        tracep->declBus(c+8375,"ysyxSoCFull fpga atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+8376,"ysyxSoCFull fpga atomics indexes_hi_18", false,-1);
        tracep->declBit(c+8377,"ysyxSoCFull fpga atomics indexes_lo_18", false,-1);
        tracep->declBus(c+8378,"ysyxSoCFull fpga atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+8379,"ysyxSoCFull fpga atomics indexes_hi_19", false,-1);
        tracep->declBit(c+8380,"ysyxSoCFull fpga atomics indexes_lo_19", false,-1);
        tracep->declBus(c+8381,"ysyxSoCFull fpga atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+8382,"ysyxSoCFull fpga atomics indexes_hi_20", false,-1);
        tracep->declBit(c+8383,"ysyxSoCFull fpga atomics indexes_lo_20", false,-1);
        tracep->declBus(c+8384,"ysyxSoCFull fpga atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+8385,"ysyxSoCFull fpga atomics indexes_hi_21", false,-1);
        tracep->declBit(c+8386,"ysyxSoCFull fpga atomics indexes_lo_21", false,-1);
        tracep->declBus(c+8387,"ysyxSoCFull fpga atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+8388,"ysyxSoCFull fpga atomics indexes_hi_22", false,-1);
        tracep->declBit(c+8389,"ysyxSoCFull fpga atomics indexes_lo_22", false,-1);
        tracep->declBus(c+8390,"ysyxSoCFull fpga atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+8391,"ysyxSoCFull fpga atomics indexes_hi_23", false,-1);
        tracep->declBit(c+8392,"ysyxSoCFull fpga atomics indexes_lo_23", false,-1);
        tracep->declBus(c+8393,"ysyxSoCFull fpga atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+8394,"ysyxSoCFull fpga atomics indexes_hi_24", false,-1);
        tracep->declBit(c+8395,"ysyxSoCFull fpga atomics indexes_lo_24", false,-1);
        tracep->declBus(c+8396,"ysyxSoCFull fpga atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+8397,"ysyxSoCFull fpga atomics indexes_hi_25", false,-1);
        tracep->declBit(c+8398,"ysyxSoCFull fpga atomics indexes_lo_25", false,-1);
        tracep->declBus(c+8399,"ysyxSoCFull fpga atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+8400,"ysyxSoCFull fpga atomics indexes_hi_26", false,-1);
        tracep->declBit(c+8401,"ysyxSoCFull fpga atomics indexes_lo_26", false,-1);
        tracep->declBus(c+8402,"ysyxSoCFull fpga atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+8403,"ysyxSoCFull fpga atomics indexes_hi_27", false,-1);
        tracep->declBit(c+8404,"ysyxSoCFull fpga atomics indexes_lo_27", false,-1);
        tracep->declBus(c+8405,"ysyxSoCFull fpga atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+8406,"ysyxSoCFull fpga atomics indexes_hi_28", false,-1);
        tracep->declBit(c+8407,"ysyxSoCFull fpga atomics indexes_lo_28", false,-1);
        tracep->declBus(c+8408,"ysyxSoCFull fpga atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+8409,"ysyxSoCFull fpga atomics indexes_hi_29", false,-1);
        tracep->declBit(c+8410,"ysyxSoCFull fpga atomics indexes_lo_29", false,-1);
        tracep->declBus(c+8411,"ysyxSoCFull fpga atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+8412,"ysyxSoCFull fpga atomics indexes_hi_30", false,-1);
        tracep->declBit(c+8413,"ysyxSoCFull fpga atomics indexes_lo_30", false,-1);
        tracep->declBus(c+8414,"ysyxSoCFull fpga atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+8415,"ysyxSoCFull fpga atomics indexes_hi_31", false,-1);
        tracep->declBit(c+8416,"ysyxSoCFull fpga atomics indexes_lo_31", false,-1);
        tracep->declBus(c+8417,"ysyxSoCFull fpga atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+8418,"ysyxSoCFull fpga atomics indexes_hi_32", false,-1);
        tracep->declBit(c+8419,"ysyxSoCFull fpga atomics indexes_lo_32", false,-1);
        tracep->declBus(c+8420,"ysyxSoCFull fpga atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+8421,"ysyxSoCFull fpga atomics indexes_hi_33", false,-1);
        tracep->declBit(c+8422,"ysyxSoCFull fpga atomics indexes_lo_33", false,-1);
        tracep->declBus(c+8423,"ysyxSoCFull fpga atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+8424,"ysyxSoCFull fpga atomics indexes_hi_34", false,-1);
        tracep->declBit(c+8425,"ysyxSoCFull fpga atomics indexes_lo_34", false,-1);
        tracep->declBus(c+8426,"ysyxSoCFull fpga atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+8427,"ysyxSoCFull fpga atomics indexes_hi_35", false,-1);
        tracep->declBit(c+8428,"ysyxSoCFull fpga atomics indexes_lo_35", false,-1);
        tracep->declBus(c+8429,"ysyxSoCFull fpga atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+8430,"ysyxSoCFull fpga atomics indexes_hi_36", false,-1);
        tracep->declBit(c+8431,"ysyxSoCFull fpga atomics indexes_lo_36", false,-1);
        tracep->declBus(c+8432,"ysyxSoCFull fpga atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+8433,"ysyxSoCFull fpga atomics indexes_hi_37", false,-1);
        tracep->declBit(c+8434,"ysyxSoCFull fpga atomics indexes_lo_37", false,-1);
        tracep->declBus(c+8435,"ysyxSoCFull fpga atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+8436,"ysyxSoCFull fpga atomics indexes_hi_38", false,-1);
        tracep->declBit(c+8437,"ysyxSoCFull fpga atomics indexes_lo_38", false,-1);
        tracep->declBus(c+8438,"ysyxSoCFull fpga atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+8439,"ysyxSoCFull fpga atomics indexes_hi_39", false,-1);
        tracep->declBit(c+8440,"ysyxSoCFull fpga atomics indexes_lo_39", false,-1);
        tracep->declBus(c+8441,"ysyxSoCFull fpga atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+8442,"ysyxSoCFull fpga atomics indexes_hi_40", false,-1);
        tracep->declBit(c+8443,"ysyxSoCFull fpga atomics indexes_lo_40", false,-1);
        tracep->declBus(c+8444,"ysyxSoCFull fpga atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+8445,"ysyxSoCFull fpga atomics indexes_hi_41", false,-1);
        tracep->declBit(c+8446,"ysyxSoCFull fpga atomics indexes_lo_41", false,-1);
        tracep->declBus(c+8447,"ysyxSoCFull fpga atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+8448,"ysyxSoCFull fpga atomics indexes_hi_42", false,-1);
        tracep->declBit(c+8449,"ysyxSoCFull fpga atomics indexes_lo_42", false,-1);
        tracep->declBus(c+8450,"ysyxSoCFull fpga atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+8451,"ysyxSoCFull fpga atomics indexes_hi_43", false,-1);
        tracep->declBit(c+8452,"ysyxSoCFull fpga atomics indexes_lo_43", false,-1);
        tracep->declBus(c+8453,"ysyxSoCFull fpga atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+8454,"ysyxSoCFull fpga atomics indexes_hi_44", false,-1);
        tracep->declBit(c+8455,"ysyxSoCFull fpga atomics indexes_lo_44", false,-1);
        tracep->declBus(c+8456,"ysyxSoCFull fpga atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+8457,"ysyxSoCFull fpga atomics indexes_hi_45", false,-1);
        tracep->declBit(c+8458,"ysyxSoCFull fpga atomics indexes_lo_45", false,-1);
        tracep->declBus(c+8459,"ysyxSoCFull fpga atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+8460,"ysyxSoCFull fpga atomics indexes_hi_46", false,-1);
        tracep->declBit(c+8461,"ysyxSoCFull fpga atomics indexes_lo_46", false,-1);
        tracep->declBus(c+8462,"ysyxSoCFull fpga atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+8463,"ysyxSoCFull fpga atomics indexes_hi_47", false,-1);
        tracep->declBit(c+8464,"ysyxSoCFull fpga atomics indexes_lo_47", false,-1);
        tracep->declBus(c+8465,"ysyxSoCFull fpga atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+8466,"ysyxSoCFull fpga atomics indexes_hi_48", false,-1);
        tracep->declBit(c+8467,"ysyxSoCFull fpga atomics indexes_lo_48", false,-1);
        tracep->declBus(c+8468,"ysyxSoCFull fpga atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+8469,"ysyxSoCFull fpga atomics indexes_hi_49", false,-1);
        tracep->declBit(c+8470,"ysyxSoCFull fpga atomics indexes_lo_49", false,-1);
        tracep->declBus(c+8471,"ysyxSoCFull fpga atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+8472,"ysyxSoCFull fpga atomics indexes_hi_50", false,-1);
        tracep->declBit(c+8473,"ysyxSoCFull fpga atomics indexes_lo_50", false,-1);
        tracep->declBus(c+8474,"ysyxSoCFull fpga atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+8475,"ysyxSoCFull fpga atomics indexes_hi_51", false,-1);
        tracep->declBit(c+8476,"ysyxSoCFull fpga atomics indexes_lo_51", false,-1);
        tracep->declBus(c+8477,"ysyxSoCFull fpga atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+8478,"ysyxSoCFull fpga atomics indexes_hi_52", false,-1);
        tracep->declBit(c+8479,"ysyxSoCFull fpga atomics indexes_lo_52", false,-1);
        tracep->declBus(c+8480,"ysyxSoCFull fpga atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+8481,"ysyxSoCFull fpga atomics indexes_hi_53", false,-1);
        tracep->declBit(c+8482,"ysyxSoCFull fpga atomics indexes_lo_53", false,-1);
        tracep->declBus(c+8483,"ysyxSoCFull fpga atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+8484,"ysyxSoCFull fpga atomics indexes_hi_54", false,-1);
        tracep->declBit(c+8485,"ysyxSoCFull fpga atomics indexes_lo_54", false,-1);
        tracep->declBus(c+8486,"ysyxSoCFull fpga atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+8487,"ysyxSoCFull fpga atomics indexes_hi_55", false,-1);
        tracep->declBit(c+8488,"ysyxSoCFull fpga atomics indexes_lo_55", false,-1);
        tracep->declBus(c+8489,"ysyxSoCFull fpga atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+8490,"ysyxSoCFull fpga atomics indexes_hi_56", false,-1);
        tracep->declBit(c+8491,"ysyxSoCFull fpga atomics indexes_lo_56", false,-1);
        tracep->declBus(c+8492,"ysyxSoCFull fpga atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+8493,"ysyxSoCFull fpga atomics indexes_hi_57", false,-1);
        tracep->declBit(c+8494,"ysyxSoCFull fpga atomics indexes_lo_57", false,-1);
        tracep->declBus(c+8495,"ysyxSoCFull fpga atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+8496,"ysyxSoCFull fpga atomics indexes_hi_58", false,-1);
        tracep->declBit(c+8497,"ysyxSoCFull fpga atomics indexes_lo_58", false,-1);
        tracep->declBus(c+8498,"ysyxSoCFull fpga atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+8499,"ysyxSoCFull fpga atomics indexes_hi_59", false,-1);
        tracep->declBit(c+8500,"ysyxSoCFull fpga atomics indexes_lo_59", false,-1);
        tracep->declBus(c+8501,"ysyxSoCFull fpga atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+8502,"ysyxSoCFull fpga atomics indexes_hi_60", false,-1);
        tracep->declBit(c+8503,"ysyxSoCFull fpga atomics indexes_lo_60", false,-1);
        tracep->declBus(c+8504,"ysyxSoCFull fpga atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+8505,"ysyxSoCFull fpga atomics indexes_hi_61", false,-1);
        tracep->declBit(c+8506,"ysyxSoCFull fpga atomics indexes_lo_61", false,-1);
        tracep->declBus(c+8507,"ysyxSoCFull fpga atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+8508,"ysyxSoCFull fpga atomics indexes_hi_62", false,-1);
        tracep->declBit(c+8509,"ysyxSoCFull fpga atomics indexes_lo_62", false,-1);
        tracep->declBus(c+8510,"ysyxSoCFull fpga atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+8511,"ysyxSoCFull fpga atomics indexes_hi_63", false,-1);
        tracep->declBit(c+8512,"ysyxSoCFull fpga atomics indexes_lo_63", false,-1);
        tracep->declBus(c+8513,"ysyxSoCFull fpga atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+8514,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8515,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+8516,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8517,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8518,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8519,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8520,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8521,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8522,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8523,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+8524,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8525,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8526,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8527,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8528,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8529,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+8530,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8531,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+8532,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8533,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8534,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8535,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8536,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8537,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8538,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8539,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+8540,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8541,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8542,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8543,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8544,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8545,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+8546,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8547,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+8548,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8549,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8550,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8551,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8552,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8553,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8554,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8555,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+8556,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8557,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8558,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8559,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8560,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8561,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+8562,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8563,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+8564,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8565,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8566,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8567,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8568,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8569,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8570,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8571,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+8572,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8573,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8574,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8575,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8576,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8577,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+8578,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8579,"ysyxSoCFull fpga atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+8580,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8581,"ysyxSoCFull fpga atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+8582,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8583,"ysyxSoCFull fpga atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+8584,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8585,"ysyxSoCFull fpga atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+8586,"ysyxSoCFull fpga atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+8588,"ysyxSoCFull fpga atomics unsigned_", false,-1);
        tracep->declBit(c+8589,"ysyxSoCFull fpga atomics take_max", false,-1);
        tracep->declBit(c+8590,"ysyxSoCFull fpga atomics adder", false,-1);
        tracep->declBus(c+8591,"ysyxSoCFull fpga atomics signSel", false,-1, 7,0);
        tracep->declBus(c+8592,"ysyxSoCFull fpga atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+8593,"ysyxSoCFull fpga atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+8594,"ysyxSoCFull fpga atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+8595,"ysyxSoCFull fpga atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+8596,"ysyxSoCFull fpga atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8597,"ysyxSoCFull fpga atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8598,"ysyxSoCFull fpga atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8599,"ysyxSoCFull fpga atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+8600,"ysyxSoCFull fpga atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8601,"ysyxSoCFull fpga atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8602,"ysyxSoCFull fpga atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8603,"ysyxSoCFull fpga atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+8604,"ysyxSoCFull fpga atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+8606,"ysyxSoCFull fpga atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8607,"ysyxSoCFull fpga atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8608,"ysyxSoCFull fpga atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8609,"ysyxSoCFull fpga atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+8610,"ysyxSoCFull fpga atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8611,"ysyxSoCFull fpga atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8612,"ysyxSoCFull fpga atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8613,"ysyxSoCFull fpga atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+8614,"ysyxSoCFull fpga atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+8616,"ysyxSoCFull fpga atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8617,"ysyxSoCFull fpga atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8618,"ysyxSoCFull fpga atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8619,"ysyxSoCFull fpga atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+8620,"ysyxSoCFull fpga atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8621,"ysyxSoCFull fpga atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8622,"ysyxSoCFull fpga atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8623,"ysyxSoCFull fpga atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+8624,"ysyxSoCFull fpga atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+8626,"ysyxSoCFull fpga atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+8628,"ysyxSoCFull fpga atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+8630,"ysyxSoCFull fpga atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+8632,"ysyxSoCFull fpga atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+8634,"ysyxSoCFull fpga atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+8635,"ysyxSoCFull fpga atomics a_bigger", false,-1);
        tracep->declBit(c+8636,"ysyxSoCFull fpga atomics pick_a", false,-1);
        tracep->declQuad(c+8637,"ysyxSoCFull fpga atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+8639,"ysyxSoCFull fpga atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+8641,"ysyxSoCFull fpga atomics a_allow", false,-1);
        tracep->declBus(c+8642,"ysyxSoCFull fpga atomics beatsLeft", false,-1, 4,0);
        tracep->declBit(c+8643,"ysyxSoCFull fpga atomics idle", false,-1);
        tracep->declBit(c+20520,"ysyxSoCFull fpga atomics source_i_valid", false,-1);
        tracep->declBit(c+20521,"ysyxSoCFull fpga atomics readys_1", false,-1);
        tracep->declBit(c+8644,"ysyxSoCFull fpga atomics state_1", false,-1);
        tracep->declBit(c+17993,"ysyxSoCFull fpga atomics allowed_1", false,-1);
        tracep->declBit(c+20522,"ysyxSoCFull fpga atomics out_1_ready", false,-1);
        tracep->declBus(c+8645,"ysyxSoCFull fpga atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8646,"ysyxSoCFull fpga atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+8647,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8648,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8649,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+8650,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+8651,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+8652,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+8653,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+8654,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+8655,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+8656,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+8657,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+8658,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+8659,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+8660,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+8661,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+8662,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+8663,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+8664,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+8665,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+8666,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+8667,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+8668,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8669,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+8670,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8671,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+8672,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8673,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+8674,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8675,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+8676,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8677,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+8678,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8679,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+8680,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8681,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+8682,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8683,"ysyxSoCFull fpga atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+8684,"ysyxSoCFull fpga atomics decode", false,-1, 4,0);
        tracep->declBit(c+8685,"ysyxSoCFull fpga atomics opdata", false,-1);
        tracep->declBit(c+17994,"ysyxSoCFull fpga atomics latch", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga atomics readys_0", false,-1);
        tracep->declBit(c+8314,"ysyxSoCFull fpga atomics earlyWinner_0", false,-1);
        tracep->declBit(c+20523,"ysyxSoCFull fpga atomics earlyWinner_1", false,-1);
        tracep->declBit(c+8686,"ysyxSoCFull fpga atomics state_0", false,-1);
        tracep->declBit(c+8687,"ysyxSoCFull fpga atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+20524,"ysyxSoCFull fpga atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+17995,"ysyxSoCFull fpga atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+8688,"ysyxSoCFull fpga atomics allowed_0", false,-1);
        tracep->declBit(c+17996,"ysyxSoCFull fpga atomics out_ready", false,-1);
        tracep->declBus(c+8689,"ysyxSoCFull fpga atomics d_first_counter", false,-1, 4,0);
        tracep->declBit(c+8690,"ysyxSoCFull fpga atomics d_first", false,-1);
        tracep->declBit(c+8691,"ysyxSoCFull fpga atomics d_ackd", false,-1);
        tracep->declBit(c+8692,"ysyxSoCFull fpga atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+8693,"ysyxSoCFull fpga atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+8694,"ysyxSoCFull fpga atomics d_drop", false,-1);
        tracep->declBit(c+8695,"ysyxSoCFull fpga atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+8696,"ysyxSoCFull fpga atomics d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8697,"ysyxSoCFull fpga atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8698,"ysyxSoCFull fpga atomics d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8699,"ysyxSoCFull fpga atomics d_ack", false,-1);
        tracep->declBit(c+8700,"ysyxSoCFull fpga atomics d_replace", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga atomics monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga atomics monitor reset", false,-1);
        tracep->declBit(c+20519,"ysyxSoCFull fpga atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20193,"ysyxSoCFull fpga atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga atomics monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga atomics monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+8294,"ysyxSoCFull fpga atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+8295,"ysyxSoCFull fpga atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga atomics monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8296,"ysyxSoCFull fpga atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8297,"ysyxSoCFull fpga atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+8701,"ysyxSoCFull fpga atomics monitor source_ok", false,-1);
        tracep->declBus(c+8702,"ysyxSoCFull fpga atomics monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+8703,"ysyxSoCFull fpga atomics monitor is_aligned", false,-1);
        tracep->declBus(c+8704,"ysyxSoCFull fpga atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8705,"ysyxSoCFull fpga atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8706,"ysyxSoCFull fpga atomics monitor mask_size", false,-1);
        tracep->declBit(c+8707,"ysyxSoCFull fpga atomics monitor mask_bit", false,-1);
        tracep->declBit(c+8708,"ysyxSoCFull fpga atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+8709,"ysyxSoCFull fpga atomics monitor mask_acc", false,-1);
        tracep->declBit(c+8710,"ysyxSoCFull fpga atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+8711,"ysyxSoCFull fpga atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+8712,"ysyxSoCFull fpga atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+8713,"ysyxSoCFull fpga atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+8714,"ysyxSoCFull fpga atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+8715,"ysyxSoCFull fpga atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+8716,"ysyxSoCFull fpga atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+8717,"ysyxSoCFull fpga atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+8718,"ysyxSoCFull fpga atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+8719,"ysyxSoCFull fpga atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+8720,"ysyxSoCFull fpga atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+8721,"ysyxSoCFull fpga atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+8722,"ysyxSoCFull fpga atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+8723,"ysyxSoCFull fpga atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+8724,"ysyxSoCFull fpga atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+8725,"ysyxSoCFull fpga atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8726,"ysyxSoCFull fpga atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+8727,"ysyxSoCFull fpga atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8728,"ysyxSoCFull fpga atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+8729,"ysyxSoCFull fpga atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8730,"ysyxSoCFull fpga atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+8731,"ysyxSoCFull fpga atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8732,"ysyxSoCFull fpga atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+8733,"ysyxSoCFull fpga atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8734,"ysyxSoCFull fpga atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+8735,"ysyxSoCFull fpga atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8736,"ysyxSoCFull fpga atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+8737,"ysyxSoCFull fpga atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8738,"ysyxSoCFull fpga atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+8739,"ysyxSoCFull fpga atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8740,"ysyxSoCFull fpga atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+8741,"ysyxSoCFull fpga atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga atomics monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4896,"ysyxSoCFull fpga atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull fpga atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull fpga atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+8684,"ysyxSoCFull fpga atomics monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8685,"ysyxSoCFull fpga atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8742,"ysyxSoCFull fpga atomics monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+8743,"ysyxSoCFull fpga atomics monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8744,"ysyxSoCFull fpga atomics monitor a_first", false,-1);
        tracep->declBus(c+8745,"ysyxSoCFull fpga atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8746,"ysyxSoCFull fpga atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+8747,"ysyxSoCFull fpga atomics monitor size", false,-1, 3,0);
        tracep->declBus(c+8748,"ysyxSoCFull fpga atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+8749,"ysyxSoCFull fpga atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+8696,"ysyxSoCFull fpga atomics monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8750,"ysyxSoCFull fpga atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8751,"ysyxSoCFull fpga atomics monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8752,"ysyxSoCFull fpga atomics monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8753,"ysyxSoCFull fpga atomics monitor d_first", false,-1);
        tracep->declBus(c+8754,"ysyxSoCFull fpga atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8755,"ysyxSoCFull fpga atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8756,"ysyxSoCFull fpga atomics monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8757,"ysyxSoCFull fpga atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8758,"ysyxSoCFull fpga atomics monitor denied", false,-1);
        tracep->declBus(c+4917,"ysyxSoCFull fpga atomics monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8759,"ysyxSoCFull fpga atomics monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+8760,"ysyxSoCFull fpga atomics monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8761,"ysyxSoCFull fpga atomics monitor c_first", false,-1);
        tracep->declBus(c+8762,"ysyxSoCFull fpga atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8763,"ysyxSoCFull fpga atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8764,"ysyxSoCFull fpga atomics monitor size_3", false,-1, 3,0);
        tracep->declBus(c+8765,"ysyxSoCFull fpga atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+8766,"ysyxSoCFull fpga atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+8767,"ysyxSoCFull fpga atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8771,"ysyxSoCFull fpga atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8787,"ysyxSoCFull fpga atomics monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+8819,"ysyxSoCFull fpga atomics monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8820,"ysyxSoCFull fpga atomics monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8821,"ysyxSoCFull fpga atomics monitor a_first_1", false,-1);
        tracep->declBus(c+8822,"ysyxSoCFull fpga atomics monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8823,"ysyxSoCFull fpga atomics monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8824,"ysyxSoCFull fpga atomics monitor d_first_1", false,-1);
        tracep->declArray(c+20525,"ysyxSoCFull fpga atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17997,"ysyxSoCFull fpga atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17998,"ysyxSoCFull fpga atomics monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+17999,"ysyxSoCFull fpga atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8825,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8829,"ysyxSoCFull fpga atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+18003,"ysyxSoCFull fpga atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8833,"ysyxSoCFull fpga atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8834,"ysyxSoCFull fpga atomics monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+18004,"ysyxSoCFull fpga atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8835,"ysyxSoCFull fpga atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+18020,"ysyxSoCFull fpga atomics monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8851,"ysyxSoCFull fpga atomics monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+8883,"ysyxSoCFull fpga atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8884,"ysyxSoCFull fpga atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8888,"ysyxSoCFull fpga atomics monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+8920,"ysyxSoCFull fpga atomics monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8921,"ysyxSoCFull fpga atomics monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8922,"ysyxSoCFull fpga atomics monitor c_first_1", false,-1);
        tracep->declBus(c+8923,"ysyxSoCFull fpga atomics monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+8924,"ysyxSoCFull fpga atomics monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+8925,"ysyxSoCFull fpga atomics monitor d_first_2", false,-1);
        tracep->declArray(c+16939,"ysyxSoCFull fpga atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16943,"ysyxSoCFull fpga atomics monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16944,"ysyxSoCFull fpga atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+8926,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+8930,"ysyxSoCFull fpga atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16948,"ysyxSoCFull fpga atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8934,"ysyxSoCFull fpga atomics monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16949,"ysyxSoCFull fpga atomics monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8935,"ysyxSoCFull fpga atomics monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+8967,"ysyxSoCFull fpga atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8968,"ysyxSoCFull fpga atomics monitor inflight_2", false,-1);
        tracep->declBus(c+8969,"ysyxSoCFull fpga atomics monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+8970,"ysyxSoCFull fpga atomics monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+8971,"ysyxSoCFull fpga atomics monitor d_first_3", false,-1);
        tracep->declBit(c+8972,"ysyxSoCFull fpga atomics monitor d_set", false,-1);
        tracep->declBit(c+16877,"ysyxSoCFull fpga atomics monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fixer_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga fixer_1 reset", false,-1);
        tracep->declBit(c+20194,"ysyxSoCFull fpga fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+20192,"ysyxSoCFull fpga fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+20193,"ysyxSoCFull fpga fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+20529,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4841,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+8973,"ysyxSoCFull fpga fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+8974,"ysyxSoCFull fpga fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+8975,"ysyxSoCFull fpga fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+8976,"ysyxSoCFull fpga fixer_1 a_first_counter", false,-1, 4,0);
        tracep->declBit(c+8977,"ysyxSoCFull fpga fixer_1 a_first", false,-1);
        tracep->declBit(c+8978,"ysyxSoCFull fpga fixer_1 flight_16", false,-1);
        tracep->declBit(c+8979,"ysyxSoCFull fpga fixer_1 flight_17", false,-1);
        tracep->declBit(c+8980,"ysyxSoCFull fpga fixer_1 flight_18", false,-1);
        tracep->declBit(c+8981,"ysyxSoCFull fpga fixer_1 flight_19", false,-1);
        tracep->declBit(c+8982,"ysyxSoCFull fpga fixer_1 flight_20", false,-1);
        tracep->declBit(c+8983,"ysyxSoCFull fpga fixer_1 flight_21", false,-1);
        tracep->declBit(c+8984,"ysyxSoCFull fpga fixer_1 flight_22", false,-1);
        tracep->declBit(c+8985,"ysyxSoCFull fpga fixer_1 flight_23", false,-1);
        tracep->declBit(c+8986,"ysyxSoCFull fpga fixer_1 flight_24", false,-1);
        tracep->declBit(c+8987,"ysyxSoCFull fpga fixer_1 flight_25", false,-1);
        tracep->declBit(c+8988,"ysyxSoCFull fpga fixer_1 flight_26", false,-1);
        tracep->declBit(c+8989,"ysyxSoCFull fpga fixer_1 flight_27", false,-1);
        tracep->declBit(c+8990,"ysyxSoCFull fpga fixer_1 flight_28", false,-1);
        tracep->declBit(c+8991,"ysyxSoCFull fpga fixer_1 flight_29", false,-1);
        tracep->declBit(c+8992,"ysyxSoCFull fpga fixer_1 flight_30", false,-1);
        tracep->declBit(c+8993,"ysyxSoCFull fpga fixer_1 flight_31", false,-1);
        tracep->declBus(c+8994,"ysyxSoCFull fpga fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+8995,"ysyxSoCFull fpga fixer_1 stalls_0", false,-1);
        tracep->declBit(c+8996,"ysyxSoCFull fpga fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+8997,"ysyxSoCFull fpga fixer_1 flight_32", false,-1);
        tracep->declBit(c+8998,"ysyxSoCFull fpga fixer_1 flight_33", false,-1);
        tracep->declBit(c+8999,"ysyxSoCFull fpga fixer_1 flight_34", false,-1);
        tracep->declBit(c+9000,"ysyxSoCFull fpga fixer_1 flight_35", false,-1);
        tracep->declBit(c+9001,"ysyxSoCFull fpga fixer_1 flight_36", false,-1);
        tracep->declBit(c+9002,"ysyxSoCFull fpga fixer_1 flight_37", false,-1);
        tracep->declBit(c+9003,"ysyxSoCFull fpga fixer_1 flight_38", false,-1);
        tracep->declBit(c+9004,"ysyxSoCFull fpga fixer_1 flight_39", false,-1);
        tracep->declBit(c+9005,"ysyxSoCFull fpga fixer_1 flight_40", false,-1);
        tracep->declBit(c+9006,"ysyxSoCFull fpga fixer_1 flight_41", false,-1);
        tracep->declBit(c+9007,"ysyxSoCFull fpga fixer_1 flight_42", false,-1);
        tracep->declBit(c+9008,"ysyxSoCFull fpga fixer_1 flight_43", false,-1);
        tracep->declBit(c+9009,"ysyxSoCFull fpga fixer_1 flight_44", false,-1);
        tracep->declBit(c+9010,"ysyxSoCFull fpga fixer_1 flight_45", false,-1);
        tracep->declBit(c+9011,"ysyxSoCFull fpga fixer_1 flight_46", false,-1);
        tracep->declBit(c+9012,"ysyxSoCFull fpga fixer_1 flight_47", false,-1);
        tracep->declBus(c+9013,"ysyxSoCFull fpga fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+9014,"ysyxSoCFull fpga fixer_1 stalls_1", false,-1);
        tracep->declBit(c+9015,"ysyxSoCFull fpga fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+9016,"ysyxSoCFull fpga fixer_1 flight_48", false,-1);
        tracep->declBit(c+9017,"ysyxSoCFull fpga fixer_1 flight_49", false,-1);
        tracep->declBit(c+9018,"ysyxSoCFull fpga fixer_1 flight_50", false,-1);
        tracep->declBit(c+9019,"ysyxSoCFull fpga fixer_1 flight_51", false,-1);
        tracep->declBit(c+9020,"ysyxSoCFull fpga fixer_1 flight_52", false,-1);
        tracep->declBit(c+9021,"ysyxSoCFull fpga fixer_1 flight_53", false,-1);
        tracep->declBit(c+9022,"ysyxSoCFull fpga fixer_1 flight_54", false,-1);
        tracep->declBit(c+9023,"ysyxSoCFull fpga fixer_1 flight_55", false,-1);
        tracep->declBit(c+9024,"ysyxSoCFull fpga fixer_1 flight_56", false,-1);
        tracep->declBit(c+9025,"ysyxSoCFull fpga fixer_1 flight_57", false,-1);
        tracep->declBit(c+9026,"ysyxSoCFull fpga fixer_1 flight_58", false,-1);
        tracep->declBit(c+9027,"ysyxSoCFull fpga fixer_1 flight_59", false,-1);
        tracep->declBit(c+9028,"ysyxSoCFull fpga fixer_1 flight_60", false,-1);
        tracep->declBit(c+9029,"ysyxSoCFull fpga fixer_1 flight_61", false,-1);
        tracep->declBit(c+9030,"ysyxSoCFull fpga fixer_1 flight_62", false,-1);
        tracep->declBit(c+9031,"ysyxSoCFull fpga fixer_1 flight_63", false,-1);
        tracep->declBus(c+9032,"ysyxSoCFull fpga fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+9033,"ysyxSoCFull fpga fixer_1 stalls_2", false,-1);
        tracep->declBit(c+9034,"ysyxSoCFull fpga fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+9035,"ysyxSoCFull fpga fixer_1 flight_64", false,-1);
        tracep->declBit(c+9036,"ysyxSoCFull fpga fixer_1 flight_65", false,-1);
        tracep->declBit(c+9037,"ysyxSoCFull fpga fixer_1 flight_66", false,-1);
        tracep->declBit(c+9038,"ysyxSoCFull fpga fixer_1 flight_67", false,-1);
        tracep->declBit(c+9039,"ysyxSoCFull fpga fixer_1 flight_68", false,-1);
        tracep->declBit(c+9040,"ysyxSoCFull fpga fixer_1 flight_69", false,-1);
        tracep->declBit(c+9041,"ysyxSoCFull fpga fixer_1 flight_70", false,-1);
        tracep->declBit(c+9042,"ysyxSoCFull fpga fixer_1 flight_71", false,-1);
        tracep->declBit(c+9043,"ysyxSoCFull fpga fixer_1 flight_72", false,-1);
        tracep->declBit(c+9044,"ysyxSoCFull fpga fixer_1 flight_73", false,-1);
        tracep->declBit(c+9045,"ysyxSoCFull fpga fixer_1 flight_74", false,-1);
        tracep->declBit(c+9046,"ysyxSoCFull fpga fixer_1 flight_75", false,-1);
        tracep->declBit(c+9047,"ysyxSoCFull fpga fixer_1 flight_76", false,-1);
        tracep->declBit(c+9048,"ysyxSoCFull fpga fixer_1 flight_77", false,-1);
        tracep->declBit(c+9049,"ysyxSoCFull fpga fixer_1 flight_78", false,-1);
        tracep->declBit(c+9050,"ysyxSoCFull fpga fixer_1 flight_79", false,-1);
        tracep->declBus(c+9051,"ysyxSoCFull fpga fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+9052,"ysyxSoCFull fpga fixer_1 stalls_3", false,-1);
        tracep->declBit(c+9053,"ysyxSoCFull fpga fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+9054,"ysyxSoCFull fpga fixer_1 flight_80", false,-1);
        tracep->declBit(c+9055,"ysyxSoCFull fpga fixer_1 flight_81", false,-1);
        tracep->declBit(c+9056,"ysyxSoCFull fpga fixer_1 flight_82", false,-1);
        tracep->declBit(c+9057,"ysyxSoCFull fpga fixer_1 flight_83", false,-1);
        tracep->declBit(c+9058,"ysyxSoCFull fpga fixer_1 flight_84", false,-1);
        tracep->declBit(c+9059,"ysyxSoCFull fpga fixer_1 flight_85", false,-1);
        tracep->declBit(c+9060,"ysyxSoCFull fpga fixer_1 flight_86", false,-1);
        tracep->declBit(c+9061,"ysyxSoCFull fpga fixer_1 flight_87", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull fpga fixer_1 flight_88", false,-1);
        tracep->declBit(c+9063,"ysyxSoCFull fpga fixer_1 flight_89", false,-1);
        tracep->declBit(c+9064,"ysyxSoCFull fpga fixer_1 flight_90", false,-1);
        tracep->declBit(c+9065,"ysyxSoCFull fpga fixer_1 flight_91", false,-1);
        tracep->declBit(c+9066,"ysyxSoCFull fpga fixer_1 flight_92", false,-1);
        tracep->declBit(c+9067,"ysyxSoCFull fpga fixer_1 flight_93", false,-1);
        tracep->declBit(c+9068,"ysyxSoCFull fpga fixer_1 flight_94", false,-1);
        tracep->declBit(c+9069,"ysyxSoCFull fpga fixer_1 flight_95", false,-1);
        tracep->declBus(c+9070,"ysyxSoCFull fpga fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+9071,"ysyxSoCFull fpga fixer_1 stalls_4", false,-1);
        tracep->declBit(c+9072,"ysyxSoCFull fpga fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+9073,"ysyxSoCFull fpga fixer_1 flight_96", false,-1);
        tracep->declBit(c+9074,"ysyxSoCFull fpga fixer_1 flight_97", false,-1);
        tracep->declBit(c+9075,"ysyxSoCFull fpga fixer_1 flight_98", false,-1);
        tracep->declBit(c+9076,"ysyxSoCFull fpga fixer_1 flight_99", false,-1);
        tracep->declBit(c+9077,"ysyxSoCFull fpga fixer_1 flight_100", false,-1);
        tracep->declBit(c+9078,"ysyxSoCFull fpga fixer_1 flight_101", false,-1);
        tracep->declBit(c+9079,"ysyxSoCFull fpga fixer_1 flight_102", false,-1);
        tracep->declBit(c+9080,"ysyxSoCFull fpga fixer_1 flight_103", false,-1);
        tracep->declBit(c+9081,"ysyxSoCFull fpga fixer_1 flight_104", false,-1);
        tracep->declBit(c+9082,"ysyxSoCFull fpga fixer_1 flight_105", false,-1);
        tracep->declBit(c+9083,"ysyxSoCFull fpga fixer_1 flight_106", false,-1);
        tracep->declBit(c+9084,"ysyxSoCFull fpga fixer_1 flight_107", false,-1);
        tracep->declBit(c+9085,"ysyxSoCFull fpga fixer_1 flight_108", false,-1);
        tracep->declBit(c+9086,"ysyxSoCFull fpga fixer_1 flight_109", false,-1);
        tracep->declBit(c+9087,"ysyxSoCFull fpga fixer_1 flight_110", false,-1);
        tracep->declBit(c+9088,"ysyxSoCFull fpga fixer_1 flight_111", false,-1);
        tracep->declBus(c+9089,"ysyxSoCFull fpga fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+9090,"ysyxSoCFull fpga fixer_1 stalls_5", false,-1);
        tracep->declBit(c+9091,"ysyxSoCFull fpga fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+9092,"ysyxSoCFull fpga fixer_1 flight_112", false,-1);
        tracep->declBit(c+9093,"ysyxSoCFull fpga fixer_1 flight_113", false,-1);
        tracep->declBit(c+9094,"ysyxSoCFull fpga fixer_1 flight_114", false,-1);
        tracep->declBit(c+9095,"ysyxSoCFull fpga fixer_1 flight_115", false,-1);
        tracep->declBit(c+9096,"ysyxSoCFull fpga fixer_1 flight_116", false,-1);
        tracep->declBit(c+9097,"ysyxSoCFull fpga fixer_1 flight_117", false,-1);
        tracep->declBit(c+9098,"ysyxSoCFull fpga fixer_1 flight_118", false,-1);
        tracep->declBit(c+9099,"ysyxSoCFull fpga fixer_1 flight_119", false,-1);
        tracep->declBit(c+9100,"ysyxSoCFull fpga fixer_1 flight_120", false,-1);
        tracep->declBit(c+9101,"ysyxSoCFull fpga fixer_1 flight_121", false,-1);
        tracep->declBit(c+9102,"ysyxSoCFull fpga fixer_1 flight_122", false,-1);
        tracep->declBit(c+9103,"ysyxSoCFull fpga fixer_1 flight_123", false,-1);
        tracep->declBit(c+9104,"ysyxSoCFull fpga fixer_1 flight_124", false,-1);
        tracep->declBit(c+9105,"ysyxSoCFull fpga fixer_1 flight_125", false,-1);
        tracep->declBit(c+9106,"ysyxSoCFull fpga fixer_1 flight_126", false,-1);
        tracep->declBit(c+9107,"ysyxSoCFull fpga fixer_1 flight_127", false,-1);
        tracep->declBus(c+9108,"ysyxSoCFull fpga fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+9109,"ysyxSoCFull fpga fixer_1 stalls_6", false,-1);
        tracep->declBit(c+9110,"ysyxSoCFull fpga fixer_1 stall", false,-1);
        tracep->declBit(c+18052,"ysyxSoCFull fpga fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+8684,"ysyxSoCFull fpga fixer_1 a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8685,"ysyxSoCFull fpga fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9111,"ysyxSoCFull fpga fixer_1 a_first_counter1", false,-1, 4,0);
        tracep->declBus(c+8696,"ysyxSoCFull fpga fixer_1 d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9112,"ysyxSoCFull fpga fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9113,"ysyxSoCFull fpga fixer_1 d_first_counter", false,-1, 4,0);
        tracep->declBus(c+9114,"ysyxSoCFull fpga fixer_1 d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9115,"ysyxSoCFull fpga fixer_1 d_first_first", false,-1);
        tracep->declBit(c+9116,"ysyxSoCFull fpga fixer_1 d_first", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga fixer_1 monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga fixer_1 monitor reset", false,-1);
        tracep->declBit(c+20529,"ysyxSoCFull fpga fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4841,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+8701,"ysyxSoCFull fpga fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+8702,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+8703,"ysyxSoCFull fpga fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+8704,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8705,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8706,"ysyxSoCFull fpga fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+8707,"ysyxSoCFull fpga fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+8708,"ysyxSoCFull fpga fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+9117,"ysyxSoCFull fpga fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+9118,"ysyxSoCFull fpga fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+8711,"ysyxSoCFull fpga fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+8712,"ysyxSoCFull fpga fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+8713,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9119,"ysyxSoCFull fpga fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+9120,"ysyxSoCFull fpga fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+9121,"ysyxSoCFull fpga fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+9122,"ysyxSoCFull fpga fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+9123,"ysyxSoCFull fpga fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+9124,"ysyxSoCFull fpga fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+9125,"ysyxSoCFull fpga fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+9126,"ysyxSoCFull fpga fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+8722,"ysyxSoCFull fpga fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+8723,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+9127,"ysyxSoCFull fpga fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+9128,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9129,"ysyxSoCFull fpga fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+9130,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9131,"ysyxSoCFull fpga fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+9132,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9133,"ysyxSoCFull fpga fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+9134,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9135,"ysyxSoCFull fpga fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+9136,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9137,"ysyxSoCFull fpga fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+9138,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9139,"ysyxSoCFull fpga fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+9140,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9141,"ysyxSoCFull fpga fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+9142,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+9143,"ysyxSoCFull fpga fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+8741,"ysyxSoCFull fpga fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4896,"ysyxSoCFull fpga fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull fpga fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull fpga fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+8684,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8685,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9144,"ysyxSoCFull fpga fixer_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+9145,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9146,"ysyxSoCFull fpga fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+9147,"ysyxSoCFull fpga fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9148,"ysyxSoCFull fpga fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+9149,"ysyxSoCFull fpga fixer_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+9150,"ysyxSoCFull fpga fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+9151,"ysyxSoCFull fpga fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+8696,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9112,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9152,"ysyxSoCFull fpga fixer_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+9153,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9154,"ysyxSoCFull fpga fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+9155,"ysyxSoCFull fpga fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9156,"ysyxSoCFull fpga fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9157,"ysyxSoCFull fpga fixer_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+9158,"ysyxSoCFull fpga fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+9159,"ysyxSoCFull fpga fixer_1 monitor denied", false,-1);
        tracep->declBus(c+4917,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9160,"ysyxSoCFull fpga fixer_1 monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+9161,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9162,"ysyxSoCFull fpga fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+9163,"ysyxSoCFull fpga fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9164,"ysyxSoCFull fpga fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9165,"ysyxSoCFull fpga fixer_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+9166,"ysyxSoCFull fpga fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+9167,"ysyxSoCFull fpga fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+9168,"ysyxSoCFull fpga fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+9172,"ysyxSoCFull fpga fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+9188,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+9220,"ysyxSoCFull fpga fixer_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9221,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9222,"ysyxSoCFull fpga fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9223,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9224,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9225,"ysyxSoCFull fpga fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+20530,"ysyxSoCFull fpga fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+18053,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18054,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+18055,"ysyxSoCFull fpga fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+9226,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+9230,"ysyxSoCFull fpga fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+18059,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9234,"ysyxSoCFull fpga fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9235,"ysyxSoCFull fpga fixer_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+18060,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+9236,"ysyxSoCFull fpga fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+18076,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+9252,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+9284,"ysyxSoCFull fpga fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+9285,"ysyxSoCFull fpga fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+9289,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+9321,"ysyxSoCFull fpga fixer_1 monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9322,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9323,"ysyxSoCFull fpga fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+9324,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+9325,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+9326,"ysyxSoCFull fpga fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+16981,"ysyxSoCFull fpga fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16985,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16986,"ysyxSoCFull fpga fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+9327,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+9331,"ysyxSoCFull fpga fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16990,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9335,"ysyxSoCFull fpga fixer_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16991,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+9336,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+9368,"ysyxSoCFull fpga fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9369,"ysyxSoCFull fpga fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+9370,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+9371,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+9372,"ysyxSoCFull fpga fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+9373,"ysyxSoCFull fpga fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+16877,"ysyxSoCFull fpga fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga hints clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga hints reset", false,-1);
        tracep->declBit(c+20196,"ysyxSoCFull fpga hints auto_in_a_ready", false,-1);
        tracep->declBit(c+20197,"ysyxSoCFull fpga hints auto_in_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga hints auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4842,"ysyxSoCFull fpga hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga hints auto_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga hints auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga hints auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga hints auto_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga hints auto_in_d_valid", false,-1);
        tracep->declBus(c+4843,"ysyxSoCFull fpga hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga hints auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4844,"ysyxSoCFull fpga hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga hints auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga hints auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+20194,"ysyxSoCFull fpga hints auto_out_a_ready", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga hints auto_out_a_valid", false,-1);
        tracep->declBus(c+4827,"ysyxSoCFull fpga hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4828,"ysyxSoCFull fpga hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4829,"ysyxSoCFull fpga hints auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4830,"ysyxSoCFull fpga hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4832,"ysyxSoCFull fpga hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4833,"ysyxSoCFull fpga hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga hints auto_out_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga hints auto_out_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga hints auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4669,"ysyxSoCFull fpga hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga hints auto_out_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga hints auto_out_d_valid", false,-1);
        tracep->declBus(c+4837,"ysyxSoCFull fpga hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga hints auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4839,"ysyxSoCFull fpga hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4841,"ysyxSoCFull fpga hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga hints auto_out_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga hints auto_out_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga hints monitor_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga hints monitor_reset", false,-1);
        tracep->declBit(c+20196,"ysyxSoCFull fpga hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+20197,"ysyxSoCFull fpga hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga hints monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4842,"ysyxSoCFull fpga hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga hints monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+9374,"ysyxSoCFull fpga hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga hints monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4844,"ysyxSoCFull fpga hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4841,"ysyxSoCFull fpga hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga hints a_repeater_clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga hints a_repeater_reset", false,-1);
        tracep->declBit(c+9375,"ysyxSoCFull fpga hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+9376,"ysyxSoCFull fpga hints a_repeater_io_full", false,-1);
        tracep->declBit(c+20196,"ysyxSoCFull fpga hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+20197,"ysyxSoCFull fpga hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+4729,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+20194,"ysyxSoCFull fpga hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+4829,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+9377,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+9378,"ysyxSoCFull fpga hints isHint", false,-1);
        tracep->declBit(c+9379,"ysyxSoCFull fpga hints helpPP", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga hints a_valid", false,-1);
        tracep->declBus(c+4829,"ysyxSoCFull fpga hints a_bits_size", false,-1, 3,0);
        tracep->declBus(c+8684,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9380,"ysyxSoCFull fpga hints mapPP", false,-1);
        tracep->declBus(c+9381,"ysyxSoCFull fpga hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9382,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+9383,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1", false,-1, 4,0);
        tracep->declBus(c+9384,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter", false,-1, 4,0);
        tracep->declBus(c+9385,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter1", false,-1, 4,0);
        tracep->declBit(c+9386,"ysyxSoCFull fpga hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+9387,"ysyxSoCFull fpga hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+9377,"ysyxSoCFull fpga hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+9388,"ysyxSoCFull fpga hints transform", false,-1);
        tracep->declBit(c+21080,"ysyxSoCFull fpga hints monitor clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga hints monitor reset", false,-1);
        tracep->declBit(c+20196,"ysyxSoCFull fpga hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+20197,"ysyxSoCFull fpga hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga hints monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4842,"ysyxSoCFull fpga hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4665,"ysyxSoCFull fpga hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18612,"ysyxSoCFull fpga hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga hints monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4835,"ysyxSoCFull fpga hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4836,"ysyxSoCFull fpga hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+9374,"ysyxSoCFull fpga hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga hints monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4844,"ysyxSoCFull fpga hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4838,"ysyxSoCFull fpga hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4841,"ysyxSoCFull fpga hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9389,"ysyxSoCFull fpga hints monitor source_ok", false,-1);
        tracep->declBus(c+9390,"ysyxSoCFull fpga hints monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+9391,"ysyxSoCFull fpga hints monitor is_aligned", false,-1);
        tracep->declBus(c+9392,"ysyxSoCFull fpga hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9393,"ysyxSoCFull fpga hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9394,"ysyxSoCFull fpga hints monitor mask_size", false,-1);
        tracep->declBit(c+9395,"ysyxSoCFull fpga hints monitor mask_bit", false,-1);
        tracep->declBit(c+9396,"ysyxSoCFull fpga hints monitor mask_nbit", false,-1);
        tracep->declBit(c+9397,"ysyxSoCFull fpga hints monitor mask_acc", false,-1);
        tracep->declBit(c+9398,"ysyxSoCFull fpga hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+9399,"ysyxSoCFull fpga hints monitor mask_size_1", false,-1);
        tracep->declBit(c+9400,"ysyxSoCFull fpga hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+9401,"ysyxSoCFull fpga hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9402,"ysyxSoCFull fpga hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+9403,"ysyxSoCFull fpga hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+9404,"ysyxSoCFull fpga hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+9405,"ysyxSoCFull fpga hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+9406,"ysyxSoCFull fpga hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+9407,"ysyxSoCFull fpga hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+9408,"ysyxSoCFull fpga hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+9409,"ysyxSoCFull fpga hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+21113,"ysyxSoCFull fpga hints monitor mask_size_2", false,-1);
        tracep->declBit(c+9410,"ysyxSoCFull fpga hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+9411,"ysyxSoCFull fpga hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+9412,"ysyxSoCFull fpga hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+9413,"ysyxSoCFull fpga hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9414,"ysyxSoCFull fpga hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+9415,"ysyxSoCFull fpga hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9416,"ysyxSoCFull fpga hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+9417,"ysyxSoCFull fpga hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9418,"ysyxSoCFull fpga hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+9419,"ysyxSoCFull fpga hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9420,"ysyxSoCFull fpga hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+9421,"ysyxSoCFull fpga hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9422,"ysyxSoCFull fpga hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+9423,"ysyxSoCFull fpga hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9424,"ysyxSoCFull fpga hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+9425,"ysyxSoCFull fpga hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9426,"ysyxSoCFull fpga hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+9427,"ysyxSoCFull fpga hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+9428,"ysyxSoCFull fpga hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+9429,"ysyxSoCFull fpga hints monitor source_ok_1", false,-1);
        tracep->declBit(c+9430,"ysyxSoCFull fpga hints monitor source_ok_2", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga hints monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4896,"ysyxSoCFull fpga hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull fpga hints monitor address_ok_1", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull fpga hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+9431,"ysyxSoCFull fpga hints monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9432,"ysyxSoCFull fpga hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9433,"ysyxSoCFull fpga hints monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+9434,"ysyxSoCFull fpga hints monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9435,"ysyxSoCFull fpga hints monitor a_first", false,-1);
        tracep->declBus(c+9436,"ysyxSoCFull fpga hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9437,"ysyxSoCFull fpga hints monitor param", false,-1, 2,0);
        tracep->declBus(c+9438,"ysyxSoCFull fpga hints monitor size", false,-1, 3,0);
        tracep->declBus(c+9439,"ysyxSoCFull fpga hints monitor source", false,-1, 5,0);
        tracep->declBus(c+9440,"ysyxSoCFull fpga hints monitor address", false,-1, 31,0);
        tracep->declBus(c+8696,"ysyxSoCFull fpga hints monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9441,"ysyxSoCFull fpga hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9442,"ysyxSoCFull fpga hints monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+9443,"ysyxSoCFull fpga hints monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9444,"ysyxSoCFull fpga hints monitor d_first", false,-1);
        tracep->declBus(c+9445,"ysyxSoCFull fpga hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9446,"ysyxSoCFull fpga hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9447,"ysyxSoCFull fpga hints monitor size_1", false,-1, 3,0);
        tracep->declBus(c+9448,"ysyxSoCFull fpga hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+9449,"ysyxSoCFull fpga hints monitor denied", false,-1);
        tracep->declBus(c+4917,"ysyxSoCFull fpga hints monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9450,"ysyxSoCFull fpga hints monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+9451,"ysyxSoCFull fpga hints monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9452,"ysyxSoCFull fpga hints monitor c_first", false,-1);
        tracep->declBus(c+9453,"ysyxSoCFull fpga hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9454,"ysyxSoCFull fpga hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9455,"ysyxSoCFull fpga hints monitor size_3", false,-1, 3,0);
        tracep->declBus(c+9456,"ysyxSoCFull fpga hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+9457,"ysyxSoCFull fpga hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+9458,"ysyxSoCFull fpga hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+9460,"ysyxSoCFull fpga hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+9468,"ysyxSoCFull fpga hints monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+9484,"ysyxSoCFull fpga hints monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9485,"ysyxSoCFull fpga hints monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9486,"ysyxSoCFull fpga hints monitor a_first_1", false,-1);
        tracep->declBus(c+9487,"ysyxSoCFull fpga hints monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9488,"ysyxSoCFull fpga hints monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9489,"ysyxSoCFull fpga hints monitor d_first_1", false,-1);
        tracep->declQuad(c+20534,"ysyxSoCFull fpga hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+18108,"ysyxSoCFull fpga hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+18109,"ysyxSoCFull fpga hints monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+18110,"ysyxSoCFull fpga hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+9490,"ysyxSoCFull fpga hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+9492,"ysyxSoCFull fpga hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+18112,"ysyxSoCFull fpga hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9494,"ysyxSoCFull fpga hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9495,"ysyxSoCFull fpga hints monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+18113,"ysyxSoCFull fpga hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+9496,"ysyxSoCFull fpga hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+18121,"ysyxSoCFull fpga hints monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+9504,"ysyxSoCFull fpga hints monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+9520,"ysyxSoCFull fpga hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+9521,"ysyxSoCFull fpga hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+9523,"ysyxSoCFull fpga hints monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+9539,"ysyxSoCFull fpga hints monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9540,"ysyxSoCFull fpga hints monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9541,"ysyxSoCFull fpga hints monitor c_first_1", false,-1);
        tracep->declBus(c+9542,"ysyxSoCFull fpga hints monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+9543,"ysyxSoCFull fpga hints monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+9544,"ysyxSoCFull fpga hints monitor d_first_2", false,-1);
        tracep->declQuad(c+17023,"ysyxSoCFull fpga hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17025,"ysyxSoCFull fpga hints monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+17026,"ysyxSoCFull fpga hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+9545,"ysyxSoCFull fpga hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+9547,"ysyxSoCFull fpga hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+17028,"ysyxSoCFull fpga hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9549,"ysyxSoCFull fpga hints monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17029,"ysyxSoCFull fpga hints monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+9550,"ysyxSoCFull fpga hints monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+9566,"ysyxSoCFull fpga hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9567,"ysyxSoCFull fpga hints monitor inflight_2", false,-1);
        tracep->declBus(c+9568,"ysyxSoCFull fpga hints monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+9569,"ysyxSoCFull fpga hints monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+9570,"ysyxSoCFull fpga hints monitor d_first_3", false,-1);
        tracep->declBit(c+9571,"ysyxSoCFull fpga hints monitor d_set", false,-1);
        tracep->declBit(c+16877,"ysyxSoCFull fpga hints monitor e_clr", false,-1);
        tracep->declArray(c+21119,"ysyxSoCFull fpga hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+21119,"ysyxSoCFull fpga hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+21124,"ysyxSoCFull fpga hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+21125,"ysyxSoCFull fpga hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga hints a_repeater clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga hints a_repeater reset", false,-1);
        tracep->declBit(c+9375,"ysyxSoCFull fpga hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+9376,"ysyxSoCFull fpga hints a_repeater io_full", false,-1);
        tracep->declBit(c+20196,"ysyxSoCFull fpga hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+20197,"ysyxSoCFull fpga hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+4729,"ysyxSoCFull fpga hints a_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+20194,"ysyxSoCFull fpga hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+20195,"ysyxSoCFull fpga hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+4829,"ysyxSoCFull fpga hints a_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+9377,"ysyxSoCFull fpga hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+4831,"ysyxSoCFull fpga hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+9376,"ysyxSoCFull fpga hints a_repeater full", false,-1);
        tracep->declBus(c+9572,"ysyxSoCFull fpga hints a_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+9573,"ysyxSoCFull fpga hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+9574,"ysyxSoCFull fpga hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+21080,"ysyxSoCFull fpga widget_1 clock", false,-1);
        tracep->declBit(c+21081,"ysyxSoCFull fpga widget_1 reset", false,-1);
        tracep->declBit(c+20149,"ysyxSoCFull fpga widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga widget_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4730,"ysyxSoCFull fpga widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4731,"ysyxSoCFull fpga widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4732,"ysyxSoCFull fpga widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4733,"ysyxSoCFull fpga widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4734,"ysyxSoCFull fpga widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+18615,"ysyxSoCFull fpga widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+4666,"ysyxSoCFull fpga widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga widget_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4735,"ysyxSoCFull fpga widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4670,"ysyxSoCFull fpga widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4736,"ysyxSoCFull fpga widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull fpga widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+4738,"ysyxSoCFull fpga widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4739,"ysyxSoCFull fpga widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga widget_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4744,"ysyxSoCFull fpga widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull fpga widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+18613,"ysyxSoCFull fpga widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull fpga widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+20196,"ysyxSoCFull fpga widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+20197,"ysyxSoCFull fpga widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+4727,"ysyxSoCFull fpga widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4728,"ysyxSoCFull fpga widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4729,"ysyxSoCFull fpga widget_1 auto_out_a_bits_size", false,-1, 3,0);
    }
}
