

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Tue Apr 23 20:37:43 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        10|          5|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond3)
	3  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	17  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	7  / true
17 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.60>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outcols_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outcols)"   --->   Operation 18 'read' 'outcols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 19 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [../../../../Downloads/WebModel.c:56]   --->   Operation 20 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.60>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%innerdim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %innerdim)"   --->   Operation 21 'read' 'innerdim_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [../../../../Downloads/WebModel.c:56]   --->   Operation 22 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:56]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 8.60>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p = phi i15 [ 0, %0 ], [ %p_1, %2 ]"   --->   Operation 24 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %p to i64" [../../../../Downloads/WebModel.c:56]   --->   Operation 25 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i64 %p_cast, %tmp" [../../../../Downloads/WebModel.c:56]   --->   Operation 26 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%p_1 = add i15 %p, 1" [../../../../Downloads/WebModel.c:56]   --->   Operation 27 'add' 'p_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %2" [../../../../Downloads/WebModel.c:56]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [26000 x float]* %C, i64 0, i64 %p_cast" [../../../../Downloads/WebModel.c:57]   --->   Operation 29 'getelementptr' 'C_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %C_addr, align 4" [../../../../Downloads/WebModel.c:57]   --->   Operation 30 'store' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:56]   --->   Operation 31 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i64 %outcols_read to i16" [../../../../Downloads/WebModel.c:68]   --->   Operation 32 'trunc' 'tmp_75' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%cast = zext i64 %outcols_read to i128"   --->   Operation 33 'zext' 'cast' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%cast2 = zext i64 %outrows_read to i128"   --->   Operation 34 'zext' 'cast2' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast"   --->   Operation 35 'mul' 'bound' <Predicate = (exitcond3)> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %innerdim_read to i16" [../../../../Downloads/WebModel.c:69]   --->   Operation 36 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast"   --->   Operation 37 'mul' 'bound' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader" [../../../../Downloads/WebModel.c:64]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %.preheader4.preheader ], [ %indvar_flatten_next, %5 ]"   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %.preheader4.preheader ], [ %j_cast_mid2_v, %5 ]" [../../../../Downloads/WebModel.c:64]   --->   Operation 40 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %.preheader4.preheader ], [ %i_54, %5 ]"   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.91ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound"   --->   Operation 42 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (4.56ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 43 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 4.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.preheader4"   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i, %outrows_read" [../../../../Downloads/WebModel.c:67]   --->   Operation 45 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (2.99ns)   --->   "%j_s = add i64 1, %j" [../../../../Downloads/WebModel.c:64]   --->   Operation 46 'add' 'j_s' <Predicate = (!exitcond_flatten)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.83ns)   --->   "%j_cast_mid2_v = select i1 %exitcond2, i64 %j_s, i64 %j" [../../../../Downloads/WebModel.c:64]   --->   Operation 47 'select' 'j_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i64 %j_cast_mid2_v to i16" [../../../../Downloads/WebModel.c:64]   --->   Operation 48 'trunc' 'tmp_77' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [26000 x float]* %d, i64 0, i64 %j_cast_mid2_v" [../../../../Downloads/WebModel.c:71]   --->   Operation 49 'getelementptr' 'd_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.77ns)   --->   "%sum = load float* %d_addr, align 4" [../../../../Downloads/WebModel.c:71]   --->   Operation 50 'load' 'sum' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/WebModel.c:81]   --->   Operation 51 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 52 [1/1] (0.83ns)   --->   "%i_mid2 = select i1 %exitcond2, i64 0, i64 %i" [../../../../Downloads/WebModel.c:67]   --->   Operation 52 'select' 'i_mid2' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i64 %i_mid2 to i16" [../../../../Downloads/WebModel.c:67]   --->   Operation 53 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (6.35ns)   --->   "%outrowidx = mul i16 %tmp_78, %tmp_75" [../../../../Downloads/WebModel.c:68]   --->   Operation 54 'mul' 'outrowidx' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [1/1] (6.35ns)   --->   "%inneridx = mul i16 %tmp_78, %tmp_76" [../../../../Downloads/WebModel.c:69]   --->   Operation 55 'mul' 'inneridx' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/2] (2.77ns)   --->   "%sum = load float* %d_addr, align 4" [../../../../Downloads/WebModel.c:71]   --->   Operation 56 'load' 'sum' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_6 : Operation 57 [1/1] (1.35ns)   --->   "br label %3" [../../../../Downloads/WebModel.c:73]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 9.12>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sum1 = phi float [ %sum, %.preheader4 ], [ %sum_1, %4 ]"   --->   Operation 58 'phi' 'sum1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.preheader4 ], [ %k_2, %4 ]"   --->   Operation 59 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim_read" [../../../../Downloads/WebModel.c:73]   --->   Operation 60 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (2.99ns)   --->   "%k_2 = add i64 %k, 1" [../../../../Downloads/WebModel.c:73]   --->   Operation 61 'add' 'k_2' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [../../../../Downloads/WebModel.c:73]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i64 %k to i16" [../../../../Downloads/WebModel.c:73]   --->   Operation 63 'trunc' 'tmp_79' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.84ns)   --->   "%sum7 = add i16 %tmp_79, %inneridx" [../../../../Downloads/WebModel.c:73]   --->   Operation 64 'add' 'sum7' <Predicate = (!exitcond)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sum7_cast = zext i16 %sum7 to i64" [../../../../Downloads/WebModel.c:73]   --->   Operation 65 'zext' 'sum7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [26000 x float]* %A, i64 0, i64 %sum7_cast" [../../../../Downloads/WebModel.c:75]   --->   Operation 66 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (2.77ns)   --->   "%A_load = load float* %A_addr, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 67 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_7 : Operation 68 [1/1] (2.82ns)   --->   "%tmp_s = mul i16 %tmp_79, %tmp_75" [../../../../Downloads/WebModel.c:75]   --->   Operation 68 'mul' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (3.53ns)   --->   "%sum3 = add i16 %tmp_s, %tmp_77" [../../../../Downloads/WebModel.c:75]   --->   Operation 69 'add' 'sum3' <Predicate = (!exitcond)> <Delay = 3.53> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sum3_cast = zext i16 %sum3 to i64" [../../../../Downloads/WebModel.c:75]   --->   Operation 70 'zext' 'sum3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%B_addr11 = getelementptr [26000 x float]* %B, i64 0, i64 %sum3_cast" [../../../../Downloads/WebModel.c:75]   --->   Operation 71 'getelementptr' 'B_addr11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (2.77ns)   --->   "%B_load = load float* %B_addr11, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 72 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 73 [1/2] (2.77ns)   --->   "%A_load = load float* %A_addr, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 73 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_8 : Operation 74 [1/2] (2.77ns)   --->   "%B_load = load float* %B_addr11, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 74 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 9 <SV = 8> <Delay = 8.54>
ST_9 : Operation 75 [3/3] (8.54ns)   --->   "%tmp_12 = fmul float %A_load, %B_load" [../../../../Downloads/WebModel.c:75]   --->   Operation 75 'fmul' 'tmp_12' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.54>
ST_10 : Operation 76 [2/3] (8.54ns)   --->   "%tmp_12 = fmul float %A_load, %B_load" [../../../../Downloads/WebModel.c:75]   --->   Operation 76 'fmul' 'tmp_12' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.54>
ST_11 : Operation 77 [1/3] (8.54ns)   --->   "%tmp_12 = fmul float %A_load, %B_load" [../../../../Downloads/WebModel.c:75]   --->   Operation 77 'fmul' 'tmp_12' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.51>
ST_12 : Operation 78 [5/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 78 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.51>
ST_13 : Operation 79 [4/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 79 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.51>
ST_14 : Operation 80 [3/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 80 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.51>
ST_15 : Operation 81 [2/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 81 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.51>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../../../../Downloads/WebModel.c:73]   --->   Operation 82 'specregionbegin' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:74]   --->   Operation 83 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 84 [1/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 84 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32)" [../../../../Downloads/WebModel.c:76]   --->   Operation 85 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "br label %3" [../../../../Downloads/WebModel.c:73]   --->   Operation 86 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 17 <SV = 7> <Delay = 4.61>
ST_17 : Operation 87 [1/1] (1.84ns)   --->   "%sum4 = add i16 %outrowidx, %tmp_77" [../../../../Downloads/WebModel.c:68]   --->   Operation 87 'add' 'sum4' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%sum4_cast = zext i16 %sum4 to i64" [../../../../Downloads/WebModel.c:68]   --->   Operation 88 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr [26000 x float]* %C, i64 0, i64 %sum4_cast" [../../../../Downloads/WebModel.c:78]   --->   Operation 89 'getelementptr' 'C_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (2.77ns)   --->   "store float %sum1, float* %C_addr_5, align 4" [../../../../Downloads/WebModel.c:78]   --->   Operation 90 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_17 : Operation 91 [1/1] (2.99ns)   --->   "%i_54 = add i64 %i_mid2, 1" [../../../../Downloads/WebModel.c:67]   --->   Operation 91 'add' 'i_54' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [../../../../Downloads/WebModel.c:67]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.61ns
The critical path consists of the following:
	wire read on port 'outcols' [9]  (0 ns)
	'mul' operation ('tmp', ../../../../Downloads/WebModel.c:56) [11]  (8.61 ns)

 <State 2>: 8.61ns
The critical path consists of the following:
	'mul' operation ('tmp', ../../../../Downloads/WebModel.c:56) [11]  (8.61 ns)

 <State 3>: 8.61ns
The critical path consists of the following:
	'mul' operation ('bound') [28]  (8.61 ns)

 <State 4>: 8.61ns
The critical path consists of the following:
	'mul' operation ('bound') [28]  (8.61 ns)

 <State 5>: 6.6ns
The critical path consists of the following:
	'phi' operation ('j', ../../../../Downloads/WebModel.c:64) with incoming values : ('j_cast_mid2_v', ../../../../Downloads/WebModel.c:64) [32]  (0 ns)
	'add' operation ('j_s', ../../../../Downloads/WebModel.c:64) [40]  (3 ns)
	'select' operation ('j_cast_mid2_v', ../../../../Downloads/WebModel.c:64) [41]  (0.831 ns)
	'getelementptr' operation ('d_addr', ../../../../Downloads/WebModel.c:71) [46]  (0 ns)
	'load' operation ('sum', ../../../../Downloads/WebModel.c:71) on array 'd' [47]  (2.77 ns)

 <State 6>: 7.18ns
The critical path consists of the following:
	'select' operation ('i_mid2', ../../../../Downloads/WebModel.c:67) [39]  (0.831 ns)
	'mul' operation ('outrowidx', ../../../../Downloads/WebModel.c:68) [44]  (6.35 ns)

 <State 7>: 9.12ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:73) [51]  (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:75) [63]  (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:75) [64]  (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:75) [66]  (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:75) on array 'B' [67]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'load' operation ('A_load', ../../../../Downloads/WebModel.c:75) on array 'A' [62]  (2.77 ns)

 <State 9>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ../../../../Downloads/WebModel.c:75) [68]  (8.54 ns)

 <State 10>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ../../../../Downloads/WebModel.c:75) [68]  (8.54 ns)

 <State 11>: 8.54ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ../../../../Downloads/WebModel.c:75) [68]  (8.54 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) [69]  (6.51 ns)

 <State 13>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) [69]  (6.51 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) [69]  (6.51 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) [69]  (6.51 ns)

 <State 16>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) [69]  (6.51 ns)

 <State 17>: 4.61ns
The critical path consists of the following:
	'add' operation ('sum4', ../../../../Downloads/WebModel.c:68) [73]  (1.84 ns)
	'getelementptr' operation ('C_addr_5', ../../../../Downloads/WebModel.c:78) [75]  (0 ns)
	'store' operation (../../../../Downloads/WebModel.c:78) of variable 'sum' on array 'C' [76]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
