Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Sep 20 11:44:25 2024
| Host         : 5adc6c53a075 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab33_timing_summary_routed.rpt -pb lab33_timing_summary_routed.pb -rpx lab33_timing_summary_routed.rpx -warn_on_violation
| Design       : lab33
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.953ns  (logic 5.227ns (52.519%)  route 4.726ns (47.481%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.435     2.885    din_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  dout_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.657     3.666    dout2
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.124     3.790 r  dout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.634     6.424    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.953 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.953    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.548ns  (logic 5.439ns (56.960%)  route 4.109ns (43.040%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.435     2.885    din_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  dout_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.649     3.658    dout2
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.152     3.810 r  dout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.025     5.835    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713     9.548 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.548    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 5.435ns (57.489%)  route 4.019ns (42.511%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.435     2.885    din_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  dout_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.657     3.666    dout2
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.150     3.816 r  dout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.927     5.743    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711     9.454 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.454    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 5.199ns (55.648%)  route 4.143ns (44.352%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.435     2.885    din_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  dout_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.649     3.658    dout2
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.124     3.782 r  dout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.059     5.841    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     9.342 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.342    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr2[0]
                            (input port)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.479ns (63.624%)  route 0.846ns (36.376%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  addr2[0] (IN)
                         net (fo=0)                   0.000     0.000    addr2[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  addr2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.348     0.580    addr2_IBUF[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.625 r  dout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.497     1.122    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.325 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.325    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[0]
                            (input port)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.552ns (66.291%)  route 0.789ns (33.709%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  addr2[0] (IN)
                         net (fo=0)                   0.000     0.000    addr2[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  addr2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.347     0.579    addr2_IBUF[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.048     0.627 r  dout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.069    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.341 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.341    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[0]
                            (input port)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.554ns (64.998%)  route 0.837ns (35.002%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  addr2[0] (IN)
                         net (fo=0)                   0.000     0.000    addr2[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  addr2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.348     0.580    addr2_IBUF[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.049     0.629 r  dout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.488     1.118    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.390 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.390    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr2[0]
                            (input port)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.507ns (58.500%)  route 1.069ns (41.500%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  addr2[0] (IN)
                         net (fo=0)                   0.000     0.000    addr2[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  addr2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.347     0.579    addr2_IBUF[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.624 r  dout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.346    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.577 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.577    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------





