###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux x86_64(Host ID vlsipool-e03.eecs.umich.edu)
#  Generated on:      Fri Mar  8 16:29:03 2013
#  Command:           timeDesign -prePlace
###############################################################
Path 1: MET Setup Check with Pin \bus_state_neg_reg[1] /CKN 
Endpoint:   \bus_state_neg_reg[1] /RN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.142
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.142
- Arrival Time                  0.594
= Slack Time                  1248.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RESETn ^   |          | 0.265 |       |   0.235 | 1248.784 | 
     | U866                  | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1248.956 | 
     | U864                  | A v -> Y ^ | CLKINVX3 | 0.241 | 0.187 |   0.594 | 1249.142 | 
     | \bus_state_neg_reg[1] | RN ^       | DFFNRX1  | 0.241 | 0.000 |   0.594 | 1249.142 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.451 | 
     | \bus_state_neg_reg[1] | CKN v   | DFFNRX1 | 1.000 | 0.000 | 1250.000 |    1.451 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \bus_state_neg_reg[2] /CKN 
Endpoint:   \bus_state_neg_reg[2] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.254
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.254
- Arrival Time                  0.600
= Slack Time                  1248.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RESETn ^   |          | 0.265 |       |   0.235 | 1248.890 | 
     | U866                  | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.062 | 
     | U862                  | A v -> Y ^ | CLKINVX3 | 0.250 | 0.192 |   0.600 | 1249.254 | 
     | \bus_state_neg_reg[2] | SN ^       | DFFNSX1  | 0.250 | 0.000 |   0.600 | 1249.254 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.345 | 
     | \bus_state_neg_reg[2] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.345 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \bus_state_neg_reg[0] /CKN 
Endpoint:   \bus_state_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.254
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.254
- Arrival Time                  0.599
= Slack Time                  1248.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RESETn ^   |          | 0.265 |       |   0.235 | 1248.891 | 
     | U866                  | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.063 | 
     | U863                  | A v -> Y ^ | CLKINVX3 | 0.250 | 0.192 |   0.599 | 1249.254 | 
     | \bus_state_neg_reg[0] | SN ^       | DFFNSX1  | 0.250 | 0.000 |   0.599 | 1249.254 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.345 | 
     | \bus_state_neg_reg[0] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.345 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \mode_neg_reg[1] /CKN 
Endpoint:   \mode_neg_reg[1] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.254
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.254
- Arrival Time                  0.594
= Slack Time                  1248.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | RESETn ^   |          | 0.265 |       |   0.235 | 1248.896 | 
     | U866             | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.068 | 
     | U916             | A v -> Y ^ | INVX8    | 0.236 | 0.186 |   0.594 | 1249.254 | 
     | \mode_neg_reg[1] | SN ^       | DFFNSX1  | 0.236 | 0.000 |   0.594 | 1249.254 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.339 | 
     | \mode_neg_reg[1] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.339 | 
     +----------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \bus_state_neg_reg[3] /CKN 
Endpoint:   \bus_state_neg_reg[3] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.254
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.254
- Arrival Time                  0.594
= Slack Time                  1248.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RESETn ^   |          | 0.265 |       |   0.235 | 1248.896 | 
     | U866                  | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.068 | 
     | U916                  | A v -> Y ^ | INVX8    | 0.236 | 0.186 |   0.594 | 1249.254 | 
     | \bus_state_neg_reg[3] | SN ^       | DFFNSX1  | 0.236 | 0.000 |   0.594 | 1249.254 | 
     +------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    1.339 | 
     | \bus_state_neg_reg[3] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.339 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin out_reg_neg_reg/CKN 
Endpoint:   out_reg_neg_reg/SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.328
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.328
- Arrival Time                  0.594
= Slack Time                  1248.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | RESETn ^   |          | 0.265 |       |   0.235 | 1248.970 | 
     | U866            | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.142 | 
     | U864            | A v -> Y ^ | CLKINVX3 | 0.241 | 0.187 |   0.594 | 1249.328 | 
     | out_reg_neg_reg | SN ^       | DFFNSXL  | 0.241 | 0.000 |   0.594 | 1249.328 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                 |         |         |       |       |   Time   |   Time   | 
     |-----------------+---------+---------+-------+-------+----------+----------| 
     |                 | CLKIN v |         | 1.000 |       | 1250.000 |    1.266 | 
     | out_reg_neg_reg | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    1.266 | 
     +---------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \mode_neg_reg[0] /CKN 
Endpoint:   \mode_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.328
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.328
- Arrival Time                  0.594
= Slack Time                  1248.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.135
     = Beginpoint Arrival Time            0.235
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | RESETn ^   |          | 0.265 |       |   0.235 | 1248.970 | 
     | U866             | A ^ -> Y v | CLKINVX3 | 0.215 | 0.172 |   0.407 | 1249.142 | 
     | U865             | A v -> Y ^ | CLKINVX3 | 0.240 | 0.186 |   0.594 | 1249.328 | 
     | \mode_neg_reg[0] | SN ^       | DFFNSXL  | 0.240 | 0.000 |   0.594 | 1249.328 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.265 | 
     | \mode_neg_reg[0] | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    1.265 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \mode_reg[1] /CK 
Endpoint:   \mode_reg[1] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: TX_REQ          (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.874
- Arrival Time                  2.456
= Slack Time                  2496.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.134
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |          |       |       |  Time   |   Time   | 
     |--------------+-------------+----------+-------+-------+---------+----------| 
     |              | TX_REQ ^    |          | 0.080 |       |   0.135 | 2496.552 | 
     | U906         | A ^ -> Y v  | INVX1    | 0.088 | 0.069 |   0.204 | 2496.621 | 
     | U942         | B1 v -> Y ^ | AOI22X1  | 0.151 | 0.146 |   0.349 | 2496.767 | 
     | U943         | B0 ^ -> Y v | OAI21XL  | 0.084 | 0.069 |   0.419 | 2496.836 | 
     | U944         | C0 v -> Y ^ | AOI211X1 | 0.179 | 0.145 |   0.564 | 2496.981 | 
     | U859         | A0 ^ -> Y v | OAI21XL  | 0.115 | 0.078 |   0.641 | 2497.059 | 
     | U858         | A v -> Y v  | CLKBUFX8 | 1.685 | 1.105 |   1.746 | 2498.163 | 
     | U962         | A1 v -> Y ^ | AOI22X1  | 0.280 | 0.445 |   2.190 | 2498.608 | 
     | U964         | A1 ^ -> Y v | OAI21XL  | 0.097 | 0.073 |   2.263 | 2498.681 | 
     | U965         | C v -> Y ^  | NOR3X1   | 0.147 | 0.135 |   2.398 | 2498.816 | 
     | U968         | A1 ^ -> Y v | OAI21XL  | 0.069 | 0.058 |   2.456 | 2498.874 | 
     | \mode_reg[1] | D v         | DFFSX1   | 0.069 | 0.000 |   2.456 | 2498.874 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.417 | 
     | \mode_reg[1] | CK ^    | DFFSX1 | 1.000 | 0.000 |   0.000 | -2496.417 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \DATA_reg[4] /CK 
Endpoint:   \DATA_reg[4] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U755         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U709         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[4] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[4] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \DATA_reg[6] /CK 
Endpoint:   \DATA_reg[6] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U759         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U710         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[6] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[6] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \DATA_reg[7] /CK 
Endpoint:   \DATA_reg[7] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U752         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U711         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[7] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[7] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \DATA_reg[8] /CK 
Endpoint:   \DATA_reg[8] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U749         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U713         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[8] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[8] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \DATA_reg[10] /CK 
Endpoint:   \DATA_reg[10] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U777          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U719          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[10] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[10] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \DATA_reg[16] /CK 
Endpoint:   \DATA_reg[16] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U774          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U721          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[16] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[16] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \DATA_reg[18] /CK 
Endpoint:   \DATA_reg[18] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U765          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U722          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[18] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[18] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \DATA_reg[19] /CK 
Endpoint:   \DATA_reg[19] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U779          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U727          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[19] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[19] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \DATA_reg[24] /CK 
Endpoint:   \DATA_reg[24] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U751          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U729          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[24] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[24] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \DATA_reg[26] /CK 
Endpoint:   \DATA_reg[26] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U763          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U730          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[26] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[26] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \DATA_reg[27] /CK 
Endpoint:   \DATA_reg[27] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U766          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U708          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[27] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[27] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \DATA_reg[5] /CK 
Endpoint:   \DATA_reg[5] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U750         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U728         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[5] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[5] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \DATA_reg[25] /CK 
Endpoint:   \DATA_reg[25] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U761          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U695          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[25] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[25] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \DATA_reg[0] /CK 
Endpoint:   \DATA_reg[0] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U758         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U704         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[0] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[0] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \DATA_reg[1] /CK 
Endpoint:   \DATA_reg[1] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U770         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U705         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[1] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[1] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \DATA_reg[2] /CK 
Endpoint:   \DATA_reg[2] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U760         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U706         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[2] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[2] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \DATA_reg[3] /CK 
Endpoint:   \DATA_reg[3] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U753         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U715         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[3] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[3] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \DATA_reg[12] /CK 
Endpoint:   \DATA_reg[12] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U768          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U717          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[12] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[12] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \DATA_reg[14] /CK 
Endpoint:   \DATA_reg[14] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U775          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U718          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[14] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[14] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \DATA_reg[15] /CK 
Endpoint:   \DATA_reg[15] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U776          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U723          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[15] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[15] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \DATA_reg[20] /CK 
Endpoint:   \DATA_reg[20] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U778          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U725          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[20] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[20] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \DATA_reg[22] /CK 
Endpoint:   \DATA_reg[22] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U757          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U726          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[22] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[22] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \DATA_reg[23] /CK 
Endpoint:   \DATA_reg[23] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U748          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U731          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[23] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[23] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \DATA_reg[28] /CK 
Endpoint:   \DATA_reg[28] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U773          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U732          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[28] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[28] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \DATA_reg[29] /CK 
Endpoint:   \DATA_reg[29] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U756          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U733          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[29] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[29] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \DATA_reg[30] /CK 
Endpoint:   \DATA_reg[30] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U772          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U734          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[30] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[30] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \DATA_reg[31] /CK 
Endpoint:   \DATA_reg[31] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U769          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U716          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[31] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[31] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \DATA_reg[13] /CK 
Endpoint:   \DATA_reg[13] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U754          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U724          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[13] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[13] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \DATA_reg[21] /CK 
Endpoint:   \DATA_reg[21] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U882          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U764          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U714          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[21] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[21] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \DATA_reg[11] /CK 
Endpoint:   \DATA_reg[11] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U767          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U712          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[11] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[11] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \DATA_reg[9] /CK 
Endpoint:   \DATA_reg[9] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911         | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910         | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958         | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974         | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921         | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884         | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883         | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U771         | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U720         | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[9] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[9] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \DATA_reg[17] /CK 
Endpoint:   \DATA_reg[17] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.750
= Slack Time                  2497.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.110
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN ^       |           | 0.036 |       |   0.110 | 2497.286 | 
     | U911          | A ^ -> Y ^  | BUFX3     | 0.150 | 0.132 |   0.242 | 2497.417 | 
     | U910          | A ^ -> Y v  | INVX1     | 0.093 | 0.073 |   0.315 | 2497.490 | 
     | U958          | C v -> Y ^  | NAND3X1   | 0.122 | 0.100 |   0.415 | 2497.591 | 
     | U974          | B0 ^ -> Y v | OAI2BB1X1 | 0.070 | 0.047 |   0.462 | 2497.637 | 
     | U921          | AN v -> Y v | NOR2BX4   | 0.110 | 0.127 |   0.589 | 2497.764 | 
     | U884          | B1 v -> Y ^ | OAI221XL  | 0.515 | 0.329 |   0.918 | 2498.093 | 
     | U883          | A ^ -> Y v  | CLKINVX3  | 0.206 | 0.160 |   1.078 | 2498.253 | 
     | U762          | B0 v -> Y ^ | AOI22XL   | 0.153 | 0.158 |   1.235 | 2498.411 | 
     | U702          | A ^ -> Y ^  | DLY3X1    | 0.075 | 0.515 |   1.750 | 2498.925 | 
     | \DATA_reg[17] | D ^         | DFFSXL    | 0.075 | 0.000 |   1.750 | 2498.925 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.175 | 
     | \DATA_reg[17] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.175 | 
     +------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \ADDR_reg[1] /CK 
Endpoint:   \ADDR_reg[1] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.475
= Slack Time                  2497.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |         |       |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+-------+---------+----------| 
     |              | DIN v       |         | 0.018 |       |   0.104 | 2497.555 | 
     | U911         | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.677 | 
     | U910         | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.792 | 
     | U958         | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.853 | 
     | U959         | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2497.931 | 
     | U960         | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.015 | 
     | U918         | B v -> Y v  | OR4X2   | 0.122 | 0.278 |   0.843 | 2498.293 | 
     | U788         | A1 v -> Y ^ | AOI22XL | 0.153 | 0.118 |   0.960 | 2498.411 | 
     | U696         | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.515 |   1.475 | 2498.925 | 
     | \ADDR_reg[1] | D ^         | DFFSXL  | 0.075 | 0.000 |   1.475 | 2498.925 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.450 | 
     | \ADDR_reg[1] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.450 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \ADDR_reg[2] /CK 
Endpoint:   \ADDR_reg[2] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.475
= Slack Time                  2497.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |         |       |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+-------+---------+----------| 
     |              | DIN v       |         | 0.018 |       |   0.104 | 2497.555 | 
     | U911         | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.677 | 
     | U910         | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.792 | 
     | U958         | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.853 | 
     | U959         | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2497.931 | 
     | U960         | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.015 | 
     | U918         | B v -> Y v  | OR4X2   | 0.122 | 0.278 |   0.843 | 2498.293 | 
     | U791         | A1 v -> Y ^ | AOI22XL | 0.153 | 0.118 |   0.960 | 2498.411 | 
     | U699         | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.515 |   1.475 | 2498.925 | 
     | \ADDR_reg[2] | D ^         | DFFSXL  | 0.075 | 0.000 |   1.475 | 2498.925 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.450 | 
     | \ADDR_reg[2] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.450 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \ADDR_reg[5] /CK 
Endpoint:   \ADDR_reg[5] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.475
= Slack Time                  2497.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |         |       |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+-------+---------+----------| 
     |              | DIN v       |         | 0.018 |       |   0.104 | 2497.555 | 
     | U911         | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.677 | 
     | U910         | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.792 | 
     | U958         | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.853 | 
     | U959         | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2497.931 | 
     | U960         | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.015 | 
     | U918         | B v -> Y v  | OR4X2   | 0.122 | 0.278 |   0.843 | 2498.293 | 
     | U793         | A1 v -> Y ^ | AOI22XL | 0.153 | 0.118 |   0.960 | 2498.411 | 
     | U700         | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.515 |   1.475 | 2498.925 | 
     | \ADDR_reg[5] | D ^         | DFFSXL  | 0.075 | 0.000 |   1.475 | 2498.925 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.450 | 
     | \ADDR_reg[5] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.450 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \ADDR_reg[6] /CK 
Endpoint:   \ADDR_reg[6] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.475
= Slack Time                  2497.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |         |       |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+-------+---------+----------| 
     |              | DIN v       |         | 0.018 |       |   0.104 | 2497.555 | 
     | U911         | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.677 | 
     | U910         | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.792 | 
     | U958         | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.853 | 
     | U959         | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2497.931 | 
     | U960         | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.015 | 
     | U918         | B v -> Y v  | OR4X2   | 0.122 | 0.278 |   0.843 | 2498.293 | 
     | U792         | A1 v -> Y ^ | AOI22XL | 0.153 | 0.118 |   0.960 | 2498.411 | 
     | U707         | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.515 |   1.475 | 2498.925 | 
     | \ADDR_reg[6] | D ^         | DFFSXL  | 0.075 | 0.000 |   1.475 | 2498.925 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.450 | 
     | \ADDR_reg[6] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.450 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \ADDR_reg[0] /CK 
Endpoint:   \ADDR_reg[0] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.475
= Slack Time                  2497.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |         |       |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+-------+---------+----------| 
     |              | DIN v       |         | 0.018 |       |   0.104 | 2497.555 | 
     | U911         | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.677 | 
     | U910         | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.792 | 
     | U958         | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.853 | 
     | U959         | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2497.931 | 
     | U960         | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.015 | 
     | U918         | B v -> Y v  | OR4X2   | 0.122 | 0.278 |   0.843 | 2498.293 | 
     | U787         | A1 v -> Y ^ | AOI22XL | 0.153 | 0.118 |   0.960 | 2498.411 | 
     | U697         | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.515 |   1.475 | 2498.925 | 
     | \ADDR_reg[0] | D ^         | DFFSXL  | 0.075 | 0.000 |   1.475 | 2498.925 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.450 | 
     | \ADDR_reg[0] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.450 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \ADDR_reg[3] /CK 
Endpoint:   \ADDR_reg[3] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.475
= Slack Time                  2497.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |         |       |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+-------+---------+----------| 
     |              | DIN v       |         | 0.018 |       |   0.104 | 2497.555 | 
     | U911         | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.677 | 
     | U910         | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.792 | 
     | U958         | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.853 | 
     | U959         | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2497.931 | 
     | U960         | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.015 | 
     | U918         | B v -> Y v  | OR4X2   | 0.122 | 0.278 |   0.843 | 2498.293 | 
     | U789         | A1 v -> Y ^ | AOI22XL | 0.153 | 0.118 |   0.960 | 2498.411 | 
     | U698         | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.515 |   1.475 | 2498.925 | 
     | \ADDR_reg[3] | D ^         | DFFSXL  | 0.075 | 0.000 |   1.475 | 2498.925 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.450 | 
     | \ADDR_reg[3] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.450 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \ADDR_reg[4] /CK 
Endpoint:   \ADDR_reg[4] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.475
= Slack Time                  2497.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |         |       |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+-------+---------+----------| 
     |              | DIN v       |         | 0.018 |       |   0.104 | 2497.555 | 
     | U911         | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.677 | 
     | U910         | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.792 | 
     | U958         | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.853 | 
     | U959         | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2497.931 | 
     | U960         | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.015 | 
     | U918         | B v -> Y v  | OR4X2   | 0.122 | 0.278 |   0.843 | 2498.293 | 
     | U786         | A1 v -> Y ^ | AOI22XL | 0.153 | 0.118 |   0.960 | 2498.411 | 
     | U701         | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.515 |   1.475 | 2498.925 | 
     | \ADDR_reg[4] | D ^         | DFFSXL  | 0.075 | 0.000 |   1.475 | 2498.925 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.450 | 
     | \ADDR_reg[4] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.450 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \ADDR_reg[7] /CK 
Endpoint:   \ADDR_reg[7] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.475
= Slack Time                  2497.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |             |         |       |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+-------+---------+----------| 
     |              | DIN v       |         | 0.018 |       |   0.104 | 2497.555 | 
     | U911         | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.677 | 
     | U910         | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.792 | 
     | U958         | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.853 | 
     | U959         | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2497.931 | 
     | U960         | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.015 | 
     | U918         | B v -> Y v  | OR4X2   | 0.122 | 0.278 |   0.843 | 2498.293 | 
     | U790         | A1 v -> Y ^ | AOI22XL | 0.153 | 0.118 |   0.960 | 2498.411 | 
     | U703         | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.515 |   1.475 | 2498.925 | 
     | \ADDR_reg[7] | D ^         | DFFSXL  | 0.075 | 0.000 |   1.475 | 2498.925 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.450 | 
     | \ADDR_reg[7] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.450 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin tx_pend_reg/CK 
Endpoint:   tx_pend_reg/D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN           (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.382
= Slack Time                  2497.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |             |         |       |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+-------+---------+----------| 
     |             | DIN v       |         | 0.018 |       |   0.104 | 2497.648 | 
     | U911        | A v -> Y v  | BUFX3   | 0.086 | 0.123 |   0.227 | 2497.771 | 
     | U910        | A v -> Y ^  | INVX1   | 0.164 | 0.115 |   0.342 | 2497.885 | 
     | U958        | C ^ -> Y v  | NAND3X1 | 0.080 | 0.061 |   0.403 | 2497.946 | 
     | U959        | B0 v -> Y ^ | OAI21XL | 0.179 | 0.078 |   0.480 | 2498.024 | 
     | U960        | A1 ^ -> Y v | AOI21X1 | 0.129 | 0.084 |   0.565 | 2498.109 | 
     | U1043       | A v -> Y ^  | NOR2X1  | 0.133 | 0.104 |   0.668 | 2498.212 | 
     | U1044       | B0 ^ -> Y v | OAI21XL | 0.074 | 0.062 |   0.730 | 2498.274 | 
     | U780        | B1 v -> Y ^ | OAI22XL | 0.193 | 0.135 |   0.866 | 2498.410 | 
     | U735        | A ^ -> Y ^  | DLY3X1  | 0.075 | 0.516 |   1.382 | 2498.925 | 
     | tx_pend_reg | D ^         | DFFSXL  | 0.075 | 0.000 |   1.382 | 2498.925 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |  Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |             |         |        |       |       |  Time   |   Time    | 
     |-------------+---------+--------+-------+-------+---------+-----------| 
     |             | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.544 | 
     | tx_pend_reg | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.544 | 
     +----------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \RX_DATA_reg[10] /CK 
Endpoint:   \RX_DATA_reg[10] /D (^) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.925
- Arrival Time                  1.158
= Slack Time                  2497.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.105
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN v       |          | 0.018 |       |   0.104 | 2497.872 | 
     | U911             | A v -> Y v  | BUFX3    | 0.086 | 0.123 |   0.227 | 2497.994 | 
     | U910             | A v -> Y ^  | INVX1    | 0.164 | 0.115 |   0.342 | 2498.109 | 
     | U881             | A ^ -> Y v  | NOR2X1   | 0.089 | 0.070 |   0.412 | 2498.179 | 
     | U878             | B v -> Y ^  | NAND3X1  | 0.179 | 0.122 |   0.534 | 2498.301 | 
     | U877             | C ^ -> Y ^  | OR3XL    | 0.221 | 0.208 |   0.743 | 2498.510 | 
     | U874             | A ^ -> Y v  | CLKINVX3 | 0.215 | 0.168 |   0.911 | 2498.678 | 
     | U1172            | B1 v -> Y ^ | AOI222X1 | 0.264 | 0.247 |   1.158 | 2498.925 | 
     | \RX_DATA_reg[10] | D ^         | DFFSXL   | 0.264 | 0.000 |   1.158 | 2498.925 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2497.767 | 
     | \RX_DATA_reg[10] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2497.767 | 
     +---------------------------------------------------------------------------+ 

