{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575383168901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575383168901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 11:26:08 2019 " "Processing started: Tue Dec 03 11:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575383168901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575383168901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575383168901 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575383170996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "Datapath/register_file.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383172861 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Datapath/register_file.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383172861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383172861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-comportamento " "Found design unit 1: ALU-comportamento" {  } { { "Datapath/ALU.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383172912 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Datapath/ALU.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383172912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383172912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "Datapath/somador.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/somador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383172942 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "Datapath/somador.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383172942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383172942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-struct " "Found design unit 1: SignExtend-struct" {  } { { "Datapath/SignExtend.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383172971 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "Datapath/SignExtend.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383172971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383172971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regW-comportamento " "Found design unit 1: regW-comportamento" {  } { { "Datapath/regW.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/regW.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173017 ""} { "Info" "ISGN_ENTITY_NAME" "1 regW " "Found entity 1: regW" {  } { { "Datapath/regW.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/regW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/regpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/regpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regPC-comportamento " "Found design unit 1: regPC-comportamento" {  } { { "Datapath/regPC.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/regPC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173066 ""} { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "Datapath/regPC.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/regPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/rege.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/rege.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regE-comportamento " "Found design unit 1: regE-comportamento" {  } { { "Datapath/regE.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/regE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173098 ""} { "Info" "ISGN_ENTITY_NAME" "1 regE " "Found entity 1: regE" {  } { { "Datapath/regE.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/regE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/regd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/regd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regD-comportamento " "Found design unit 1: regD-comportamento" {  } { { "Datapath/regD.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/regD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173115 ""} { "Info" "ISGN_ENTITY_NAME" "1 regD " "Found entity 1: regD" {  } { { "Datapath/regD.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/regD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux2x1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux2x1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_32bits-Logic " "Found design unit 1: Mux2x1_32bits-Logic" {  } { { "Datapath/Mux2x1_32bits.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Mux2x1_32bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173146 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_32bits " "Found entity 1: Mux2x1_32bits" {  } { { "Datapath/Mux2x1_32bits.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Mux2x1_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux2x1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux2x1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_5bits-Logic " "Found design unit 1: Mux2x1_5bits-Logic" {  } { { "Datapath/Mux2x1_5bits.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Mux2x1_5bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173208 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5bits " "Found entity 1: Mux2x1_5bits" {  } { { "Datapath/Mux2x1_5bits.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Mux2x1_5bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/divisor_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/divisor_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_sinal-comportamento " "Found design unit 1: divisor_sinal-comportamento" {  } { { "Datapath/divisor_sinal.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/divisor_sinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173239 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_sinal " "Found entity 1: divisor_sinal" {  } { { "Datapath/divisor_sinal.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/divisor_sinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard/hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard/hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard-struct " "Found design unit 1: Hazard-struct" {  } { { "Hazard/Hazard.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173286 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "Hazard/Hazard.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "Datapath/Datapath.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173333 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath/Datapath.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladora/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladora/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-Logic " "Found design unit 1: Control-Logic" {  } { { "Controladora/Control.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Controladora/Control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Controladora/Control.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Controladora/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-struct " "Found design unit 1: Pipeline-struct" {  } { { "Pipeline.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Pipeline.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Pipeline-teste " "Found design unit 1: tb_Pipeline-teste" {  } { { "tb_Pipeline.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/tb_Pipeline.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173473 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Pipeline " "Found entity 1: tb_Pipeline" {  } { { "tb_Pipeline.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/tb_Pipeline.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383173473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383173473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575383173754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Caminho_de_dados " "Elaborating entity \"datapath\" for hierarchy \"datapath:Caminho_de_dados\"" {  } { { "Pipeline.vhd" "Caminho_de_dados" { Text "E:/Projeto_AOC-master/Pipeline/Pipeline.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC datapath:Caminho_de_dados\|regPC:Registrador_PC " "Elaborating entity \"regPC\" for hierarchy \"datapath:Caminho_de_dados\|regPC:Registrador_PC\"" {  } { { "Datapath/Datapath.vhd" "Registrador_PC" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador datapath:Caminho_de_dados\|somador:PC_incremento " "Elaborating entity \"somador\" for hierarchy \"datapath:Caminho_de_dados\|somador:PC_incremento\"" {  } { { "Datapath/Datapath.vhd" "PC_incremento" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regD datapath:Caminho_de_dados\|regD:Registrador_D " "Elaborating entity \"regD\" for hierarchy \"datapath:Caminho_de_dados\|regD:Registrador_D\"" {  } { { "Datapath/Datapath.vhd" "Registrador_D" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_sinal datapath:Caminho_de_dados\|divisor_sinal:Divisor " "Elaborating entity \"divisor_sinal\" for hierarchy \"datapath:Caminho_de_dados\|divisor_sinal:Divisor\"" {  } { { "Datapath/Datapath.vhd" "Divisor" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend datapath:Caminho_de_dados\|SignExtend:Extensao_de_sinal " "Elaborating entity \"SignExtend\" for hierarchy \"datapath:Caminho_de_dados\|SignExtend:Extensao_de_sinal\"" {  } { { "Datapath/Datapath.vhd" "Extensao_de_sinal" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regE datapath:Caminho_de_dados\|regE:Registrador_E " "Elaborating entity \"regE\" for hierarchy \"datapath:Caminho_de_dados\|regE:Registrador_E\"" {  } { { "Datapath/Datapath.vhd" "Registrador_E" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:Caminho_de_dados\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"datapath:Caminho_de_dados\|register_file:RF\"" {  } { { "Datapath/Datapath.vhd" "RF" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173879 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WE3 register_file.vhd(25) " "VHDL Process Statement warning at register_file.vhd(25): signal \"WE3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath/register_file.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/register_file.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575383173895 "|Pipeline|datapath:Caminho_de_dados|register_file:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5bits datapath:Caminho_de_dados\|Mux2x1_5bits:Mux1 " "Elaborating entity \"Mux2x1_5bits\" for hierarchy \"datapath:Caminho_de_dados\|Mux2x1_5bits:Mux1\"" {  } { { "Datapath/Datapath.vhd" "Mux1" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_32bits datapath:Caminho_de_dados\|Mux2x1_32bits:Mux2 " "Elaborating entity \"Mux2x1_32bits\" for hierarchy \"datapath:Caminho_de_dados\|Mux2x1_32bits:Mux2\"" {  } { { "Datapath/Datapath.vhd" "Mux2" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Caminho_de_dados\|ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"datapath:Caminho_de_dados\|ALU:ALU_1\"" {  } { { "Datapath/Datapath.vhd" "ALU_1" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW datapath:Caminho_de_dados\|regW:Registrador_W " "Elaborating entity \"regW\" for hierarchy \"datapath:Caminho_de_dados\|regW:Registrador_W\"" {  } { { "Datapath/Datapath.vhd" "Registrador_W" { Text "E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Controladora " "Elaborating entity \"Control\" for hierarchy \"Control:Controladora\"" {  } { { "Pipeline.vhd" "Controladora" { Text "E:/Projeto_AOC-master/Pipeline/Pipeline.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard Hazard:Unidade_de_Hazard " "Elaborating entity \"Hazard\" for hierarchy \"Hazard:Unidade_de_Hazard\"" {  } { { "Pipeline.vhd" "Unidade_de_Hazard" { Text "E:/Projeto_AOC-master/Pipeline/Pipeline.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383173988 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteRegW Hazard.vhd(23) " "VHDL Process Statement warning at Hazard.vhd(23): signal \"WriteRegW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575383173988 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWriteW Hazard.vhd(23) " "VHDL Process Statement warning at Hazard.vhd(23): signal \"RegWriteW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575383173988 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteRegW Hazard.vhd(30) " "VHDL Process Statement warning at Hazard.vhd(30): signal \"WriteRegW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575383173988 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWriteW Hazard.vhd(30) " "VHDL Process Statement warning at Hazard.vhd(30): signal \"RegWriteW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "E:/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575383173988 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:Caminho_de_dados\|register_file:RF\|registers_rtl_0 " "Inferred dual-clock RAM node \"datapath:Caminho_de_dados\|register_file:RF\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575383175138 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:Caminho_de_dados\|register_file:RF\|registers_rtl_1 " "Inferred dual-clock RAM node \"datapath:Caminho_de_dados\|register_file:RF\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575383175140 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:Caminho_de_dados\|register_file:RF\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:Caminho_de_dados\|register_file:RF\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Pipeline.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/Pipeline.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:Caminho_de_dados\|register_file:RF\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:Caminho_de_dados\|register_file:RF\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Pipeline.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/Pipeline.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575383175434 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575383175434 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575383175434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:Caminho_de_dados\|register_file:RF\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"datapath:Caminho_de_dados\|register_file:RF\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575383175648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:Caminho_de_dados\|register_file:RF\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"datapath:Caminho_de_dados\|register_file:RF\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Pipeline.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Pipeline.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575383175649 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575383175649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfh1 " "Found entity 1: altsyncram_sfh1" {  } { { "db/altsyncram_sfh1.tdf" "" { Text "E:/Projeto_AOC-master/Pipeline/db/altsyncram_sfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575383175965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575383175965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575383179753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575383179753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "444 " "Implemented 444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575383180300 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575383180300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575383180300 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575383180300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575383180300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575383180589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 11:26:20 2019 " "Processing ended: Tue Dec 03 11:26:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575383180589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575383180589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575383180589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575383180589 ""}
