#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020066ae9800 .scope module, "cic_tb" "cic_tb" 2 15;
 .timescale -9 -9;
L_0000020066ba03e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020066b8e830_0 .net *"_ivl_3", 0 0, L_0000020066ba03e8;  1 drivers
v0000020066b8eb50_0 .var "clk", 0 0;
v0000020066b8f870_0 .net "data", 18 0, L_0000020066bf9630;  1 drivers
v0000020066b8ebf0_0 .var "en", 0 0;
v0000020066b8ec90_0 .var "rst", 0 0;
v0000020066b8ed30_0 .net "s_clk", 0 0, L_0000020066afe010;  1 drivers
v0000020066b8edd0_0 .var "sd", 7 0;
L_0000020066bf9630 .concat [ 18 1 0 0], L_0000020066afd750, L_0000020066ba03e8;
S_0000020066ae9990 .scope module, "DUT" "cic" 2 27, 3 29 0, S_0000020066ae9800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /OUTPUT 18 "o_data";
    .port_info 5 /OUTPUT 1 "o_clk";
P_0000020066b303f0 .param/l "DECIMATION_BITS" 0 3 32, +C4<00000000000000000000000000000010>;
P_0000020066b30428 .param/l "I_WIDTH" 0 3 30, +C4<00000000000000000000000000001000>;
P_0000020066b30460 .param/l "ORDER" 0 3 31, +C4<00000000000000000000000000000101>;
P_0000020066b30498 .param/l "REG_WIDTH" 0 3 33, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
L_0000020066afd9f0 .functor BUFZ 18, L_0000020066bf9c70, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0000020066afe010 .functor BUFZ 1, L_0000020066bf9e50, C4<0>, C4<0>, C4<0>;
L_0000020066afd750 .functor BUFZ 18, v0000020066b8f7d0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v0000020066b8ee70_0 .net *"_ivl_2", 0 0, L_0000020066bf80f0;  1 drivers
v0000020066b8fd70_0 .net *"_ivl_3", 9 0, L_0000020066bf9310;  1 drivers
v0000020066b8f5f0 .array "comb_stage", 0 5;
v0000020066b8f5f0_0 .net v0000020066b8f5f0 0, 17 0, L_0000020066bf8ff0; 1 drivers
v0000020066b8f5f0_1 .net v0000020066b8f5f0 1, 17 0, v0000020066b8ea10_0; 1 drivers
v0000020066b8f5f0_2 .net v0000020066b8f5f0 2, 17 0, v0000020066b90270_0; 1 drivers
v0000020066b8f5f0_3 .net v0000020066b8f5f0 3, 17 0, v0000020066b8fcd0_0; 1 drivers
v0000020066b8f5f0_4 .net v0000020066b8f5f0 4, 17 0, v0000020066b8f370_0; 1 drivers
v0000020066b8f5f0_5 .net v0000020066b8f5f0 5, 17 0, v0000020066b8f7d0_0; 1 drivers
v0000020066b8f730_0 .net "dec", 1 0, v0000020066b8b8b0_0;  1 drivers
v0000020066b8fe10_0 .net "dec_clk", 0 0, L_0000020066bf9e50;  1 drivers
v0000020066b8feb0_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  1 drivers
v0000020066b8eab0_0 .net "i_data", 7 0, v0000020066b8edd0_0;  1 drivers
v0000020066b8ff50_0 .net "i_data_ext", 17 0, L_0000020066bf9c70;  1 drivers
v0000020066b8fa50_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  1 drivers
v0000020066b8e6f0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  1 drivers
v0000020066b8e5b0 .array "int_stage", 0 5;
v0000020066b8e5b0_0 .net v0000020066b8e5b0 0, 17 0, L_0000020066afd9f0; 1 drivers
v0000020066b8e5b0_1 .net v0000020066b8e5b0 1, 17 0, v0000020066b25110_0; 1 drivers
v0000020066b8e5b0_2 .net v0000020066b8e5b0 2, 17 0, v0000020066b24c10_0; 1 drivers
v0000020066b8e5b0_3 .net v0000020066b8e5b0 3, 17 0, v0000020066b24990_0; 1 drivers
v0000020066b8e5b0_4 .net v0000020066b8e5b0 4, 17 0, v0000020066b8be50_0; 1 drivers
v0000020066b8e5b0_5 .net v0000020066b8e5b0 5, 17 0, v0000020066b8bf90_0; 1 drivers
v0000020066b8e470_0 .net "o_clk", 0 0, L_0000020066afe010;  alias, 1 drivers
v0000020066b8e650_0 .net "o_data", 17 0, L_0000020066afd750;  1 drivers
v0000020066b8e790_0 .var "test", 18 0;
L_0000020066bf9e50 .part v0000020066b8b8b0_0, 1, 1;
L_0000020066bf80f0 .part v0000020066b8edd0_0, 7, 1;
LS_0000020066bf9310_0_0 .concat [ 1 1 1 1], L_0000020066bf80f0, L_0000020066bf80f0, L_0000020066bf80f0, L_0000020066bf80f0;
LS_0000020066bf9310_0_4 .concat [ 1 1 1 1], L_0000020066bf80f0, L_0000020066bf80f0, L_0000020066bf80f0, L_0000020066bf80f0;
LS_0000020066bf9310_0_8 .concat [ 1 1 0 0], L_0000020066bf80f0, L_0000020066bf80f0;
L_0000020066bf9310 .concat [ 4 4 2 0], LS_0000020066bf9310_0_0, LS_0000020066bf9310_0_4, LS_0000020066bf9310_0_8;
L_0000020066bf9c70 .concat [ 8 10 0 0], v0000020066b8edd0_0, L_0000020066bf9310;
L_0000020066bf8ff0 .part v0000020066b8e790_0, 0, 18;
S_0000020066ae9b20 .scope generate, "genblk1[0]" "genblk1[0]" 3 53, 3 53 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b29000 .param/l "i" 0 3 53, +C4<00>;
S_0000020066ae5fd0 .scope module, "int" "int" 3 58, 4 21 0, S_0000020066ae9b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_x";
    .port_info 4 /OUTPUT 18 "o_y";
P_00000200652fac20 .param/l "EXTEND" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000200652fac58 .param/l "I_WIDTH" 0 4 22, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b26650_0 .net *"_ivl_1", 0 0, L_0000020066b8ef10;  1 drivers
v0000020066b26330_0 .net *"_ivl_10", 0 0, L_0000020066bf91d0;  1 drivers
v0000020066b25070_0 .net *"_ivl_12", 17 0, L_0000020066bf8870;  1 drivers
v0000020066b25a70_0 .net *"_ivl_4", 31 0, L_0000020066b8f050;  1 drivers
L_0000020066ba0088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020066b25930_0 .net *"_ivl_7", 30 0, L_0000020066ba0088;  1 drivers
L_0000020066ba00d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020066b24cb0_0 .net/2u *"_ivl_8", 31 0, L_0000020066ba00d0;  1 drivers
v0000020066b26010_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b256b0_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b24ad0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b26510_0 .net "i_x", 17 0, L_0000020066afd9f0;  alias, 1 drivers
v0000020066b25b10_0 .net "i_x_ext", 17 0, L_0000020066b8efb0;  1 drivers
v0000020066b24a30_0 .net "o_y", 17 0, v0000020066b25110_0;  alias, 1 drivers
v0000020066b265b0_0 .net "x_int", 17 0, L_0000020066bf8e10;  1 drivers
L_0000020066b8ef10 .part L_0000020066afd9f0, 17, 1;
L_0000020066b8efb0 .concat [ 18 0 0 0], L_0000020066afd9f0;
L_0000020066b8f050 .concat [ 1 31 0 0], v0000020066b8ebf0_0, L_0000020066ba0088;
L_0000020066bf91d0 .cmp/eq 32, L_0000020066b8f050, L_0000020066ba00d0;
L_0000020066bf8870 .arith/sum 18, L_0000020066b8efb0, v0000020066b25110_0;
L_0000020066bf8e10 .functor MUXZ 18, L_0000020066b8efb0, L_0000020066bf8870, L_0000020066bf91d0, C4<>;
S_0000020066ae6160 .scope module, "zinv" "dff" 4 31, 5 17 0, S_0000020066ae5fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 18 "i_d";
    .port_info 3 /OUTPUT 18 "o_q";
P_0000020066b28a80 .param/l "WIDTH" 0 5 18, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b25610_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b25890_0 .net "i_d", 17 0, L_0000020066bf8e10;  alias, 1 drivers
v0000020066b25cf0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b26290_0 .net "o_q", 17 0, v0000020066b25110_0;  alias, 1 drivers
v0000020066b25110_0 .var "q", 17 0;
E_0000020066b29040 .event posedge, v0000020066b25610_0;
S_0000020066ae62f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 53, 3 53 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b28f00 .param/l "i" 0 3 53, +C4<01>;
S_0000020066afceb0 .scope module, "int" "int" 3 58, 4 21 0, S_0000020066ae62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_x";
    .port_info 4 /OUTPUT 18 "o_y";
P_00000200652fb220 .param/l "EXTEND" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000200652fb258 .param/l "I_WIDTH" 0 4 22, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b26150_0 .net *"_ivl_1", 0 0, L_0000020066bf87d0;  1 drivers
v0000020066b266f0_0 .net *"_ivl_10", 0 0, L_0000020066bf8370;  1 drivers
v0000020066b260b0_0 .net *"_ivl_12", 17 0, L_0000020066bf8d70;  1 drivers
v0000020066b252f0_0 .net *"_ivl_4", 31 0, L_0000020066bf9130;  1 drivers
L_0000020066ba0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020066b25bb0_0 .net *"_ivl_7", 30 0, L_0000020066ba0118;  1 drivers
L_0000020066ba0160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020066b24d50_0 .net/2u *"_ivl_8", 31 0, L_0000020066ba0160;  1 drivers
v0000020066b263d0_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b26470_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b25c50_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b25e30_0 .net "i_x", 17 0, v0000020066b25110_0;  alias, 1 drivers
v0000020066b25750_0 .net "i_x_ext", 17 0, L_0000020066bf89b0;  1 drivers
v0000020066b26790_0 .net "o_y", 17 0, v0000020066b24c10_0;  alias, 1 drivers
v0000020066b25f70_0 .net "x_int", 17 0, L_0000020066bf8b90;  1 drivers
L_0000020066bf87d0 .part v0000020066b25110_0, 17, 1;
L_0000020066bf89b0 .concat [ 18 0 0 0], v0000020066b25110_0;
L_0000020066bf9130 .concat [ 1 31 0 0], v0000020066b8ebf0_0, L_0000020066ba0118;
L_0000020066bf8370 .cmp/eq 32, L_0000020066bf9130, L_0000020066ba0160;
L_0000020066bf8d70 .arith/sum 18, L_0000020066bf89b0, v0000020066b24c10_0;
L_0000020066bf8b90 .functor MUXZ 18, L_0000020066bf89b0, L_0000020066bf8d70, L_0000020066bf8370, C4<>;
S_0000020066afd040 .scope module, "zinv" "dff" 4 31, 5 17 0, S_0000020066afceb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 18 "i_d";
    .port_info 3 /OUTPUT 18 "o_q";
P_0000020066b29080 .param/l "WIDTH" 0 5 18, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b25ed0_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b259d0_0 .net "i_d", 17 0, L_0000020066bf8b90;  alias, 1 drivers
v0000020066b24b70_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b25d90_0 .net "o_q", 17 0, v0000020066b24c10_0;  alias, 1 drivers
v0000020066b24c10_0 .var "q", 17 0;
S_0000020066afd1d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 53, 3 53 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b298c0 .param/l "i" 0 3 53, +C4<010>;
S_0000020066aeccf0 .scope module, "int" "int" 3 58, 4 21 0, S_0000020066afd1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_x";
    .port_info 4 /OUTPUT 18 "o_y";
P_00000200652faea0 .param/l "EXTEND" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000200652faed8 .param/l "I_WIDTH" 0 4 22, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b24e90_0 .net *"_ivl_1", 0 0, L_0000020066bf82d0;  1 drivers
v0000020066b24fd0_0 .net *"_ivl_10", 0 0, L_0000020066bf9ef0;  1 drivers
v0000020066b251b0_0 .net *"_ivl_12", 17 0, L_0000020066bf8a50;  1 drivers
v0000020066b25390_0 .net *"_ivl_4", 31 0, L_0000020066bf9bd0;  1 drivers
L_0000020066ba01a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020066b25570_0 .net *"_ivl_7", 30 0, L_0000020066ba01a8;  1 drivers
L_0000020066ba01f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020066b25250_0 .net/2u *"_ivl_8", 31 0, L_0000020066ba01f0;  1 drivers
v0000020066b16810_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b16270_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b168b0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b16310_0 .net "i_x", 17 0, v0000020066b24c10_0;  alias, 1 drivers
v0000020066b15d70_0 .net "i_x_ext", 17 0, L_0000020066bf9b30;  1 drivers
v0000020066b8b130_0 .net "o_y", 17 0, v0000020066b24990_0;  alias, 1 drivers
v0000020066b8c7b0_0 .net "x_int", 17 0, L_0000020066bf8730;  1 drivers
L_0000020066bf82d0 .part v0000020066b24c10_0, 17, 1;
L_0000020066bf9b30 .concat [ 18 0 0 0], v0000020066b24c10_0;
L_0000020066bf9bd0 .concat [ 1 31 0 0], v0000020066b8ebf0_0, L_0000020066ba01a8;
L_0000020066bf9ef0 .cmp/eq 32, L_0000020066bf9bd0, L_0000020066ba01f0;
L_0000020066bf8a50 .arith/sum 18, L_0000020066bf9b30, v0000020066b24990_0;
L_0000020066bf8730 .functor MUXZ 18, L_0000020066bf9b30, L_0000020066bf8a50, L_0000020066bf9ef0, C4<>;
S_0000020066aece80 .scope module, "zinv" "dff" 4 31, 5 17 0, S_0000020066aeccf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 18 "i_d";
    .port_info 3 /OUTPUT 18 "o_q";
P_0000020066b28b80 .param/l "WIDTH" 0 5 18, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b25430_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b24df0_0 .net "i_d", 17 0, L_0000020066bf8730;  alias, 1 drivers
v0000020066b257f0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b26830_0 .net "o_q", 17 0, v0000020066b24990_0;  alias, 1 drivers
v0000020066b24990_0 .var "q", 17 0;
S_0000020066aed010 .scope generate, "genblk1[3]" "genblk1[3]" 3 53, 3 53 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b28cc0 .param/l "i" 0 3 53, +C4<011>;
S_0000020066af1130 .scope module, "int" "int" 3 58, 4 21 0, S_0000020066aed010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_x";
    .port_info 4 /OUTPUT 18 "o_y";
P_00000200652fad20 .param/l "EXTEND" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000200652fad58 .param/l "I_WIDTH" 0 4 22, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b8b310_0 .net *"_ivl_1", 0 0, L_0000020066bf8af0;  1 drivers
v0000020066b8bb30_0 .net *"_ivl_10", 0 0, L_0000020066bf8c30;  1 drivers
v0000020066b8c3f0_0 .net *"_ivl_12", 17 0, L_0000020066bf84b0;  1 drivers
v0000020066b8bef0_0 .net *"_ivl_4", 31 0, L_0000020066bf9590;  1 drivers
L_0000020066ba0238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020066b8bd10_0 .net *"_ivl_7", 30 0, L_0000020066ba0238;  1 drivers
L_0000020066ba0280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020066b8c2b0_0 .net/2u *"_ivl_8", 31 0, L_0000020066ba0280;  1 drivers
v0000020066b8ca30_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b8c490_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b8b4f0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b8bbd0_0 .net "i_x", 17 0, v0000020066b24990_0;  alias, 1 drivers
v0000020066b8c030_0 .net "i_x_ext", 17 0, L_0000020066bf9950;  1 drivers
v0000020066b8c530_0 .net "o_y", 17 0, v0000020066b8be50_0;  alias, 1 drivers
v0000020066b8b590_0 .net "x_int", 17 0, L_0000020066bf8cd0;  1 drivers
L_0000020066bf8af0 .part v0000020066b24990_0, 17, 1;
L_0000020066bf9950 .concat [ 18 0 0 0], v0000020066b24990_0;
L_0000020066bf9590 .concat [ 1 31 0 0], v0000020066b8ebf0_0, L_0000020066ba0238;
L_0000020066bf8c30 .cmp/eq 32, L_0000020066bf9590, L_0000020066ba0280;
L_0000020066bf84b0 .arith/sum 18, L_0000020066bf9950, v0000020066b8be50_0;
L_0000020066bf8cd0 .functor MUXZ 18, L_0000020066bf9950, L_0000020066bf84b0, L_0000020066bf8c30, C4<>;
S_0000020066af12c0 .scope module, "zinv" "dff" 4 31, 5 17 0, S_0000020066af1130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 18 "i_d";
    .port_info 3 /OUTPUT 18 "o_q";
P_0000020066b296c0 .param/l "WIDTH" 0 5 18, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b8ba90_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b8b770_0 .net "i_d", 17 0, L_0000020066bf8cd0;  alias, 1 drivers
v0000020066b8cb70_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b8c850_0 .net "o_q", 17 0, v0000020066b8be50_0;  alias, 1 drivers
v0000020066b8be50_0 .var "q", 17 0;
S_0000020066af1450 .scope generate, "genblk1[4]" "genblk1[4]" 3 53, 3 53 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b29200 .param/l "i" 0 3 53, +C4<0100>;
S_0000020066b8d050 .scope module, "int" "int" 3 58, 4 21 0, S_0000020066af1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_x";
    .port_info 4 /OUTPUT 18 "o_y";
P_00000200652fada0 .param/l "EXTEND" 0 4 23, +C4<00000000000000000000000000000000>;
P_00000200652fadd8 .param/l "I_WIDTH" 0 4 22, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b8b3b0_0 .net *"_ivl_1", 0 0, L_0000020066bf8410;  1 drivers
v0000020066b8b6d0_0 .net *"_ivl_10", 0 0, L_0000020066bf8eb0;  1 drivers
v0000020066b8bc70_0 .net *"_ivl_12", 17 0, L_0000020066bf8f50;  1 drivers
v0000020066b8c990_0 .net *"_ivl_4", 31 0, L_0000020066bf9450;  1 drivers
L_0000020066ba02c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020066b8c8f0_0 .net *"_ivl_7", 30 0, L_0000020066ba02c8;  1 drivers
L_0000020066ba0310 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020066b8c0d0_0 .net/2u *"_ivl_8", 31 0, L_0000020066ba0310;  1 drivers
v0000020066b8c170_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b8c350_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b8c210_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b8c5d0_0 .net "i_x", 17 0, v0000020066b8be50_0;  alias, 1 drivers
v0000020066b8c670_0 .net "i_x_ext", 17 0, L_0000020066bf9db0;  1 drivers
v0000020066b8ce90_0 .net "o_y", 17 0, v0000020066b8bf90_0;  alias, 1 drivers
v0000020066b8cc10_0 .net "x_int", 17 0, L_0000020066bf9f90;  1 drivers
L_0000020066bf8410 .part v0000020066b8be50_0, 17, 1;
L_0000020066bf9db0 .concat [ 18 0 0 0], v0000020066b8be50_0;
L_0000020066bf9450 .concat [ 1 31 0 0], v0000020066b8ebf0_0, L_0000020066ba02c8;
L_0000020066bf8eb0 .cmp/eq 32, L_0000020066bf9450, L_0000020066ba0310;
L_0000020066bf8f50 .arith/sum 18, L_0000020066bf9db0, v0000020066b8bf90_0;
L_0000020066bf9f90 .functor MUXZ 18, L_0000020066bf9db0, L_0000020066bf8f50, L_0000020066bf8eb0, C4<>;
S_0000020066b8d1e0 .scope module, "zinv" "dff" 4 31, 5 17 0, S_0000020066b8d050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 18 "i_d";
    .port_info 3 /OUTPUT 18 "o_q";
P_0000020066b29700 .param/l "WIDTH" 0 5 18, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b8b270_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
v0000020066b8b630_0 .net "i_d", 17 0, L_0000020066bf9f90;  alias, 1 drivers
v0000020066b8cad0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b8c710_0 .net "o_q", 17 0, v0000020066b8bf90_0;  alias, 1 drivers
v0000020066b8bf90_0 .var "q", 17 0;
S_0000020066b8db90 .scope generate, "genblk3" "genblk3" 3 68, 3 68 0, S_0000020066ae9990;
 .timescale -9 -9;
S_0000020066b8d6e0 .scope module, "dec_cnt" "counter_mod2" 3 76, 6 20 0, S_0000020066b8db90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 1 "i_ld";
    .port_info 4 /INPUT 1 "i_up";
    .port_info 5 /INPUT 2 "i_data";
    .port_info 6 /OUTPUT 2 "o_data";
P_00000200652fae20 .param/l "STEP" 0 6 22, +C4<00000000000000000000000000000001>;
P_00000200652fae58 .param/l "WIDTH" 0 6 21, +C4<00000000000000000000000000000010>;
v0000020066b8bdb0_0 .net "i_clk", 0 0, v0000020066b8eb50_0;  alias, 1 drivers
o0000020066b33878 .functor BUFZ 2, C4<zz>; HiZ drive
v0000020066b8b450_0 .net "i_data", 1 0, o0000020066b33878;  0 drivers
v0000020066b8ccb0_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
L_0000020066ba0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020066b8cd50_0 .net "i_ld", 0 0, L_0000020066ba0358;  1 drivers
v0000020066b8b810_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
L_0000020066ba03a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020066b8cdf0_0 .net "i_up", 0 0, L_0000020066ba03a0;  1 drivers
v0000020066b8b8b0_0 .var "next", 1 0;
v0000020066b8cf30_0 .net "o_data", 1 0, v0000020066b8b8b0_0;  alias, 1 drivers
S_0000020066b8d870 .scope generate, "genblk4[0]" "genblk4[0]" 3 96, 3 96 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b29900 .param/l "j" 0 3 96, +C4<00>;
S_0000020066b8e040 .scope module, "comb" "cic_comb" 3 100, 7 5 0, S_0000020066b8d870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_data";
    .port_info 4 /OUTPUT 18 "o_data";
P_0000020066b28dc0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b8b950_0 .var/s "delay", 17 0;
v0000020066b8b090_0 .net "i_clk", 0 0, L_0000020066bf9e50;  alias, 1 drivers
v0000020066b8b9f0_0 .net "i_data", 17 0, L_0000020066bf8ff0;  alias, 1 drivers
v0000020066b8b1d0_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b90130_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b8ea10_0 .var "o_data", 17 0;
E_0000020066b293c0 .event posedge, v0000020066b8b090_0;
S_0000020066b8dd20 .scope generate, "genblk4[1]" "genblk4[1]" 3 96, 3 96 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b29400 .param/l "j" 0 3 96, +C4<01>;
S_0000020066b8d550 .scope module, "comb" "cic_comb" 3 100, 7 5 0, S_0000020066b8dd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_data";
    .port_info 4 /OUTPUT 18 "o_data";
P_0000020066b29740 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b8e970_0 .var/s "delay", 17 0;
v0000020066b8fb90_0 .net "i_clk", 0 0, L_0000020066bf9e50;  alias, 1 drivers
v0000020066b8e8d0_0 .net "i_data", 17 0, v0000020066b8ea10_0;  alias, 1 drivers
v0000020066b8fff0_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b8f0f0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b90270_0 .var "o_data", 17 0;
S_0000020066b8e1d0 .scope generate, "genblk4[2]" "genblk4[2]" 3 96, 3 96 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b29580 .param/l "j" 0 3 96, +C4<010>;
S_0000020066b8da00 .scope module, "comb" "cic_comb" 3 100, 7 5 0, S_0000020066b8e1d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_data";
    .port_info 4 /OUTPUT 18 "o_data";
P_0000020066b28c80 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b8f230_0 .var/s "delay", 17 0;
v0000020066b8faf0_0 .net "i_clk", 0 0, L_0000020066bf9e50;  alias, 1 drivers
v0000020066b8f690_0 .net "i_data", 17 0, v0000020066b90270_0;  alias, 1 drivers
v0000020066b90090_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b8e3d0_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b8fcd0_0 .var "o_data", 17 0;
S_0000020066b8d3c0 .scope generate, "genblk4[3]" "genblk4[3]" 3 96, 3 96 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b297c0 .param/l "j" 0 3 96, +C4<011>;
S_0000020066b8deb0 .scope module, "comb" "cic_comb" 3 100, 7 5 0, S_0000020066b8d3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_data";
    .port_info 4 /OUTPUT 18 "o_data";
P_0000020066b294c0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b8fc30_0 .var/s "delay", 17 0;
v0000020066b8f550_0 .net "i_clk", 0 0, L_0000020066bf9e50;  alias, 1 drivers
v0000020066b8f910_0 .net "i_data", 17 0, v0000020066b8fcd0_0;  alias, 1 drivers
v0000020066b8f2d0_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b8f190_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b8f370_0 .var "o_data", 17 0;
S_0000020066b92bc0 .scope generate, "genblk4[4]" "genblk4[4]" 3 96, 3 96 0, S_0000020066ae9990;
 .timescale -9 -9;
P_0000020066b29840 .param/l "j" 0 3 96, +C4<0100>;
S_0000020066b93070 .scope module, "comb" "cic_comb" 3 100, 7 5 0, S_0000020066b92bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 18 "i_data";
    .port_info 4 /OUTPUT 18 "o_data";
P_0000020066b28d00 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000000000000000000000000000000000000010010>;
v0000020066b901d0_0 .var/s "delay", 17 0;
v0000020066b8f9b0_0 .net "i_clk", 0 0, L_0000020066bf9e50;  alias, 1 drivers
v0000020066b8f4b0_0 .net "i_data", 17 0, v0000020066b8f370_0;  alias, 1 drivers
v0000020066b8e510_0 .net "i_en", 0 0, v0000020066b8ebf0_0;  alias, 1 drivers
v0000020066b8f410_0 .net "i_rst", 0 0, v0000020066b8ec90_0;  alias, 1 drivers
v0000020066b8f7d0_0 .var "o_data", 17 0;
    .scope S_0000020066ae6160;
T_0 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b25110_0, 0;
    %end;
    .thread T_0;
    .scope S_0000020066ae6160;
T_1 ;
    %wait E_0000020066b29040;
    %load/vec4 v0000020066b25cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b25110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020066b25890_0;
    %assign/vec4 v0000020066b25110_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020066afd040;
T_2 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b24c10_0, 0;
    %end;
    .thread T_2;
    .scope S_0000020066afd040;
T_3 ;
    %wait E_0000020066b29040;
    %load/vec4 v0000020066b24b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b24c10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020066b259d0_0;
    %assign/vec4 v0000020066b24c10_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020066aece80;
T_4 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b24990_0, 0;
    %end;
    .thread T_4;
    .scope S_0000020066aece80;
T_5 ;
    %wait E_0000020066b29040;
    %load/vec4 v0000020066b257f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b24990_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020066b24df0_0;
    %assign/vec4 v0000020066b24990_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020066af12c0;
T_6 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8be50_0, 0;
    %end;
    .thread T_6;
    .scope S_0000020066af12c0;
T_7 ;
    %wait E_0000020066b29040;
    %load/vec4 v0000020066b8cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8be50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020066b8b770_0;
    %assign/vec4 v0000020066b8be50_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020066b8d1e0;
T_8 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8bf90_0, 0;
    %end;
    .thread T_8;
    .scope S_0000020066b8d1e0;
T_9 ;
    %wait E_0000020066b29040;
    %load/vec4 v0000020066b8cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8bf90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020066b8b630_0;
    %assign/vec4 v0000020066b8bf90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020066b8d6e0;
T_10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020066b8b8b0_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0000020066b8d6e0;
T_11 ;
    %wait E_0000020066b29040;
    %load/vec4 v0000020066b8ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000020066b8b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020066b8b8b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000020066b8cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000020066b8b450_0;
    %assign/vec4 v0000020066b8b8b0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000020066b8cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0000020066b8b8b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 2;
    %assign/vec4 v0000020066b8b8b0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0000020066b8b8b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 2;
    %assign/vec4 v0000020066b8b8b0_0, 0;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020066b8e040;
T_12 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8b950_0, 0;
    %end;
    .thread T_12;
    .scope S_0000020066b8e040;
T_13 ;
    %wait E_0000020066b293c0;
    %load/vec4 v0000020066b8b1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000020066b90130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8b950_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000020066b8b9f0_0;
    %load/vec4 v0000020066b8b950_0;
    %sub;
    %assign/vec4 v0000020066b8ea10_0, 0;
    %load/vec4 v0000020066b8b9f0_0;
    %assign/vec4 v0000020066b8b950_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020066b8d550;
T_14 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8e970_0, 0;
    %end;
    .thread T_14;
    .scope S_0000020066b8d550;
T_15 ;
    %wait E_0000020066b293c0;
    %load/vec4 v0000020066b8fff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000020066b8f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8e970_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000020066b8e8d0_0;
    %load/vec4 v0000020066b8e970_0;
    %sub;
    %assign/vec4 v0000020066b90270_0, 0;
    %load/vec4 v0000020066b8e8d0_0;
    %assign/vec4 v0000020066b8e970_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020066b8da00;
T_16 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8f230_0, 0;
    %end;
    .thread T_16;
    .scope S_0000020066b8da00;
T_17 ;
    %wait E_0000020066b293c0;
    %load/vec4 v0000020066b90090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000020066b8e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8f230_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000020066b8f690_0;
    %load/vec4 v0000020066b8f230_0;
    %sub;
    %assign/vec4 v0000020066b8fcd0_0, 0;
    %load/vec4 v0000020066b8f690_0;
    %assign/vec4 v0000020066b8f230_0, 0;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020066b8deb0;
T_18 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8fc30_0, 0;
    %end;
    .thread T_18;
    .scope S_0000020066b8deb0;
T_19 ;
    %wait E_0000020066b293c0;
    %load/vec4 v0000020066b8f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000020066b8f190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b8fc30_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000020066b8f910_0;
    %load/vec4 v0000020066b8fc30_0;
    %sub;
    %assign/vec4 v0000020066b8f370_0, 0;
    %load/vec4 v0000020066b8f910_0;
    %assign/vec4 v0000020066b8fc30_0, 0;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000020066b93070;
T_20 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b901d0_0, 0;
    %end;
    .thread T_20;
    .scope S_0000020066b93070;
T_21 ;
    %wait E_0000020066b293c0;
    %load/vec4 v0000020066b8e510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000020066b8f410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000020066b901d0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0000020066b8f4b0_0;
    %load/vec4 v0000020066b901d0_0;
    %sub;
    %assign/vec4 v0000020066b8f7d0_0, 0;
    %load/vec4 v0000020066b8f4b0_0;
    %assign/vec4 v0000020066b901d0_0, 0;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020066ae9990;
T_22 ;
    %wait E_0000020066b293c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020066b8e5b0, 4;
    %pad/u 19;
    %assign/vec4 v0000020066b8e790_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0000020066ae9800;
T_23 ;
    %delay 10, 0;
    %load/vec4 v0000020066b8eb50_0;
    %inv;
    %store/vec4 v0000020066b8eb50_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020066ae9800;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020066b8eb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020066b8ec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020066b8ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020066b8edd0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020066b8ec90_0, 0, 1;
    %delay 990, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020066b8edd0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020066b8edd0_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020066b8edd0_0, 0, 8;
    %end;
    .thread T_24;
    .scope S_0000020066ae9800;
T_25 ;
    %delay 6000, 0;
    %vpi_call 2 74 "$stop" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0000020066ae9800;
T_26 ;
    %vpi_call 2 79 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020066ae9990 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000020066ae9800;
T_27 ;
    %vpi_call 2 84 "$monitor", $stime, " ", v0000020066b8ec90_0, " ", v0000020066b8ebf0_0, " ", v0000020066b8eb50_0, " ", v0000020066b8f870_0, " ", v0000020066b8edd0_0 {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cic_tb.v";
    "./cic.v";
    "./../int/int.v";
    "./../dff/dff.v";
    "./../counter_mod2/counter_mod2.v";
    "./cic_comb.v";
