# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../rtl/RAM_256X21.v" \
"../../../../../../rtl/RAM_256X32.v" \
"../../../../../../rtl/Regfile_256X1.v" \
"../../../../../../rtl/uncache.v" \
"../../../../../../rtl/ysyx_23060024_ICACHE.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
