Report file after 90000000 simulations:

1.) Summary of most leaking (and already active) probing sets per clock cycle: 

Cycle 1: @[\first_module/wire_output_acd_stage1_share1(1), \secon_module/c0d0_stage1_share1(1)] ==> [\rand_bit_cycle1[49](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1), \first_module/a0c0_stage1_share1_reg(1), \first_module/a0d0_stage1_share1_reg(1), \first_module/c0d0_stage1_share1_reg(1), \first_module/a0c0d0_stage1_share1_reg(1), \first_module/output_a_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[13](1)] -log10(p) = 5.72719 --> LEAKAGE
Cycle 2: @[\secon_module/wire_output_cd_stage1_share1(1), \output_sbox_share1[1](2)] ==> [sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2), \secon_module/c0d0_stage1_share1_reg(1), \secon_module/output_c_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[40](1)] -log10(p) = 5.51789 --> LEAKAGE
Cycle 3: @[N26(2), \secon_module/wire_output_abcd_stage1_share3(3)] ==> [\rand_bit_cycle2[45](3), \rand_bit_cycle2[60](3), \rand_bit_cycle3[13](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 5.35817 --> LEAKAGE
Cycle 4: @[\output_sbox_share1[4](2), \first_module/wire_output_ab_stage1_share2(4)] ==> [\first_module/a0b0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \rand_bit_cycle2[20](4), sbox_out_num4_domain_3_reg(2), sbox_out_num4_domain_2_reg(2), sbox_out_num4_domain_1_reg(2)] -log10(p) = 5.33309 --> LEAKAGE
Cycle 5: @[\secon_module/wire_output_ac_stage1_share3(3), \secon_module/wire_output_a_stage1_share1(5)] ==> [\secon_module/output_a_stage1_share1(5), \rand_bit_cycle2[31](5), \rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3)] -log10(p) = 4.72505 --> OKAY

2.) Summary of the most leakging (and already active) probing sets: 

@[\first_module/wire_output_acd_stage1_share1(1), \secon_module/c0d0_stage1_share1(1)] ==> [\rand_bit_cycle1[49](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1), \first_module/a0c0_stage1_share1_reg(1), \first_module/a0d0_stage1_share1_reg(1), \first_module/c0d0_stage1_share1_reg(1), \first_module/a0c0d0_stage1_share1_reg(1), \first_module/output_a_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/a_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[13](1)] -log10(p) = 5.72719 --> LEAKAGE
@[\secon_module/wire_output_cd_stage1_share1(1), \output_sbox_share1[1](2)] ==> [sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2), \secon_module/c0d0_stage1_share1_reg(1), \secon_module/output_c_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[40](1)] -log10(p) = 5.51789 --> LEAKAGE
@[N26(2), \secon_module/wire_output_abcd_stage1_share3(3)] ==> [\rand_bit_cycle2[45](3), \rand_bit_cycle2[60](3), \rand_bit_cycle3[13](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 5.35817 --> LEAKAGE
@[\output_sbox_share1[4](2), \first_module/wire_output_ab_stage1_share2(4)] ==> [\first_module/a0b0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \rand_bit_cycle2[20](4), sbox_out_num4_domain_3_reg(2), sbox_out_num4_domain_2_reg(2), sbox_out_num4_domain_1_reg(2)] -log10(p) = 5.33309 --> LEAKAGE
@[\secon_module/wire_output_abc_stage1_share1(3), \first_module/wire_output_abc_stage1_share1(4)] ==> [\first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[11](4), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[41](3)] -log10(p) = 4.75879 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(3), \secon_module/wire_output_a_stage1_share1(5)] ==> [\secon_module/output_a_stage1_share1(5), \rand_bit_cycle2[31](5), \rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3)] -log10(p) = 4.72505 --> OKAY
@[inner_plus_cross_module_equation_num7_domain_9(5), \first_module/wire_output_abc_stage1_share3(5)] ==> [\rand_bit_cycle2[11](5), \rand_bit_cycle2[26](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5)] -log10(p) = 4.71126 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(2), N43(3)] ==> [\rand_bit_cycle3[21](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \first_module/a0b0_stage1_share2_reg(2), \first_module/a0d0_stage1_share2_reg(2), \first_module/b0d0_stage1_share2_reg(2), \first_module/a0b0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_b_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[27](2)] -log10(p) = 4.63496 --> OKAY
@[\output_sbox_share2[5](2), \first_module/d_share2(4)] ==> [\sbox_input_share3[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[4](4), sbox_out_num5_domain_6_reg(2), sbox_out_num5_domain_5_reg(2), sbox_out_num5_domain_4_reg(2)] -log10(p) = 4.5642 --> OKAY
@[\output_sbox_share1[6](2), \output_sbox_share2[1](2)] ==> [sbox_out_num1_domain_6_reg(2), sbox_out_num1_domain_5_reg(2), sbox_out_num1_domain_4_reg(2), sbox_out_num6_domain_3_reg(2), sbox_out_num6_domain_2_reg(2), sbox_out_num6_domain_1_reg(2)] -log10(p) = 4.55632 --> OKAY
@[\first_module/wire_output_bcd_stage1_share1(1), \first_module/c_share2(5)] ==> [\sbox_input_share3[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[3](5), \first_module/b0c0_stage1_share1_reg(1), \first_module/b0d0_stage1_share1_reg(1), \first_module/c0d0_stage1_share1_reg(1), \first_module/b0c0d0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[14](1)] -log10(p) = 4.54067 --> OKAY
@[N40(2), N47(4)] ==> [\rand_bit_cycle3[23](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[19](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 4.50815 --> OKAY
@[\secon_module/a_share1(2), \output_sbox_share1[7](3)] ==> [sbox_out_num7_domain_3_reg(3), sbox_out_num7_domain_2_reg(3), sbox_out_num7_domain_1_reg(3), \sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2)] -log10(p) = 4.44135 --> OKAY
@[\secon_module/wire_output_acd_stage1_share1(2), \first_module/wire_output_bcd_stage1_share1(4)] ==> [\first_module/b0c0_stage1_share1_reg(4), \first_module/b0d0_stage1_share1_reg(4), \first_module/c0d0_stage1_share1_reg(4), \first_module/b0c0d0_stage1_share1_reg(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[14](4), \secon_module/a0c0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/a0c0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[43](2)] -log10(p) = 4.43624 --> OKAY
@[N17(4), \output_sbox_share3[1](5)] ==> [sbox_out_num1_domain_9_reg(5), sbox_out_num1_domain_8_reg(5), sbox_out_num1_domain_7_reg(5), \rand_bit_cycle3[9](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 4.40417 --> OKAY
@[\secon_module/a_share1(2), \secon_module/c_pipelined_share2_reg(3)] ==> [\secon_module/c_pipelined_share2_reg(3), \sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2)] -log10(p) = 4.38027 --> OKAY
@[\secon_module/wire_output_cd_stage1_share1(2), \secon_module/a_share1(4)] ==> [\sbox_input_share2[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[36](4), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[40](2)] -log10(p) = 4.28115 --> OKAY
@[\first_module/wire_output_bcd_stage1_share2(1), \output_sbox_share1[3](4)] ==> [sbox_out_num3_domain_3_reg(4), sbox_out_num3_domain_2_reg(4), sbox_out_num3_domain_1_reg(4), \first_module/b0c0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/c0d0_stage1_share2_reg(1), \first_module/b0c0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[29](1)] -log10(p) = 4.22424 --> OKAY
@[\first_module/a0c0_stage1_share1(3), \secon_module/d_pipelined_share2_reg(5)] ==> [\secon_module/d_pipelined_share2_reg(5), \rand_bit_cycle1[18](3), \sbox_input_share1[0](3), \sbox_input_share1[2](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[9](3), \rand_bit_cycle1[11](3)] -log10(p) = 4.2165 --> OKAY
@[\first_module/a_share2(1), N6(4)] ==> [\rand_bit_cycle3[3](4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \sbox_input_share3[0](1), \rand_bit_cycle1[5](1), \rand_bit_cycle1[1](1)] -log10(p) = 4.17521 --> OKAY
@[N31(2), N17(3)] ==> [\rand_bit_cycle3[9](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 4.12443 --> OKAY
@[N20(2), N43(2)] ==> [\rand_bit_cycle3[21](2), \rand_bit_cycle3[10](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 4.12376 --> OKAY
@[\first_module/d_share2(1), \output_sbox_share1[2](2)] ==> [sbox_out_num2_domain_3_reg(2), sbox_out_num2_domain_2_reg(2), sbox_out_num2_domain_1_reg(2), \sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1)] -log10(p) = 4.1159 --> OKAY
@[\secon_module/c_share1(1), \first_module/a0b0_stage1_share1(2)] ==> [\rand_bit_cycle1[17](2), \sbox_input_share1[0](2), \sbox_input_share1[1](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[10](2), \sbox_input_share2[6](1), \rand_bit_cycle1[34](1), \rand_bit_cycle1[38](1)] -log10(p) = 4.10219 --> OKAY
@[N15(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.10073 --> OKAY
@[N18(1), \secon_module/wire_output_b_stage1_share1(3)] ==> [\secon_module/output_b_stage1_share1(3), \rand_bit_cycle2[32](3), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.10073 --> OKAY
@[N9(1), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.09424 --> OKAY
@[N12(1), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.09424 --> OKAY
@[N45(2), N43(3)] ==> [\rand_bit_cycle3[21](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \rand_bit_cycle3[21](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 4.09225 --> OKAY
@[\first_module/wire_output_bcd_stage1_share3(2), \output_sbox_share3[6](4)] ==> [sbox_out_num6_domain_9_reg(4), sbox_out_num6_domain_8_reg(4), sbox_out_num6_domain_7_reg(4), \rand_bit_cycle2[14](2), \rand_bit_cycle2[29](2)] -log10(p) = 4.08322 --> OKAY
@[N36(2), \first_module/wire_output_abcd_stage1_share1(5)] ==> [\first_module/a0b0_stage1_share1_reg(5), \first_module/a0c0_stage1_share1_reg(5), \first_module/a0d0_stage1_share1_reg(5), \first_module/b0c0_stage1_share1_reg(5), \first_module/b0d0_stage1_share1_reg(5), \first_module/c0d0_stage1_share1_reg(5), \first_module/a0b0c0_stage1_share1_reg(5), \first_module/a0b0d0_stage1_share1_reg(5), \first_module/a0c0d0_stage1_share1_reg(5), \first_module/b0c0d0_stage1_share1_reg(5), \first_module/a0b0c0d0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_b_stage1_share1(5), \first_module/output_c_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[15](5), \rand_bit_cycle3[18](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 4.07954 --> OKAY
@[\secon_module/b0c0_stage1_share1(1), N37(4)] ==> [\rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle1[47](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1)] -log10(p) = 4.07366 --> OKAY
@[\secon_module/wire_output_c_stage1_share3(2), \secon_module/d_share2(4)] ==> [\sbox_input_share3[7](4), \rand_bit_cycle1[35](4), \rand_bit_cycle1[31](4), \rand_bit_cycle2[33](2), \rand_bit_cycle2[48](2)] -log10(p) = 4.06007 --> OKAY
@[\secon_module/wire_output_ad_stage1_share2(4), \secon_module/wire_output_bcd_stage1_share1(4)] ==> [\secon_module/b0c0_stage1_share1_reg(4), \secon_module/b0d0_stage1_share1_reg(4), \secon_module/c0d0_stage1_share1_reg(4), \secon_module/b0c0d0_stage1_share1_reg(4), \secon_module/output_b_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/a0d0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[52](4), \rand_bit_cycle2[44](4)] -log10(p) = 4.0531 --> OKAY
@[N16(4), \first_module/b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[20](4), \sbox_input_share1[1](4), \sbox_input_share1[2](4), \rand_bit_cycle1[2](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[10](4), \rand_bit_cycle1[11](4), \rand_bit_cycle3[7](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 4.01618 --> OKAY
@[\first_module/a0b0c0d0_stage1_share1(1), \secon_module/a0b0c0d0_stage1_share1(4)] ==> [\sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4), \rand_bit_cycle1[54](4), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1), \rand_bit_cycle1[27](1)] -log10(p) = 3.9873 --> OKAY
@[\first_module/a_share2(4), \first_module/wire_output_b_stage1_share1(5)] ==> [\first_module/output_b_stage1_share1(5), \rand_bit_cycle2[2](5), \sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4)] -log10(p) = 3.94785 --> OKAY
@[\secon_module/wire_output_cd_stage1_share2(1), \first_module/wire_output_c_stage1_share2(4)] ==> [\first_module/c_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \rand_bit_cycle2[18](4), \secon_module/c0d0_stage1_share2_reg(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \secon_module/output_c_stage1_share2(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[55](1)] -log10(p) = 3.92927 --> OKAY
@[\first_module/wire_output_ad_stage1_share3(3), N33(4)] ==> [\rand_bit_cycle3[16](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \rand_bit_cycle2[7](3), \rand_bit_cycle2[22](3)] -log10(p) = 3.92894 --> OKAY
@[\secon_module/wire_output_abc_stage1_share1(2), \secon_module/wire_output_bcd_stage1_share2(3)] ==> [\secon_module/b0c0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/b0c0d0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[59](3), \secon_module/a0b0_stage1_share1_reg(2), \secon_module/a0c0_stage1_share1_reg(2), \secon_module/b0c0_stage1_share1_reg(2), \secon_module/a0b0c0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[41](2)] -log10(p) = 3.9029 --> OKAY
@[N15(1), \first_module/wire_output_b_stage1_share1(1)] ==> [\first_module/output_b_stage1_share1(1), \rand_bit_cycle2[2](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.89949 --> OKAY
@[N18(1), \first_module/wire_output_b_stage1_share1(1)] ==> [\first_module/output_b_stage1_share1(1), \rand_bit_cycle2[2](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.89949 --> OKAY
@[N9(1), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.89246 --> OKAY
@[N12(1), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.89246 --> OKAY
@[N24(3), \secon_module/c0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[49](3), \sbox_input_share1[6](3), \sbox_input_share1[7](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[38](3), \rand_bit_cycle1[39](3), \rand_bit_cycle3[11](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.88249 --> OKAY
@[\secon_module/c_share1(1), \secon_module/wire_output_abc_stage1_share3(2)] ==> [\rand_bit_cycle2[41](2), \rand_bit_cycle2[56](2), \sbox_input_share2[6](1), \rand_bit_cycle1[34](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.87447 --> OKAY
@[N15(1), \first_module/wire_output_abd_stage1_share2(1)] ==> [\first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[27](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.86679 --> OKAY
@[N18(1), \first_module/wire_output_abd_stage1_share2(1)] ==> [\first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[27](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.86679 --> OKAY
@[\secon_module/b_share2(2), \first_module/c0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[22](4), \sbox_input_share1[2](4), \sbox_input_share1[3](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[4](4), \rand_bit_cycle1[11](4), \rand_bit_cycle1[12](4), \sbox_input_share3[5](2), \rand_bit_cycle1[33](2), \rand_bit_cycle1[29](2)] -log10(p) = 3.86592 --> OKAY
@[N15(1), \first_module/d_share2(1)] ==> [\sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.84002 --> OKAY
@[N18(1), \first_module/d_share2(1)] ==> [\sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.84002 --> OKAY
@[\secon_module/d_share2(1), N24(3)] ==> [\rand_bit_cycle3[11](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \sbox_input_share3[7](1), \rand_bit_cycle1[35](1), \rand_bit_cycle1[31](1)] -log10(p) = 3.8244 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(1), \first_module/wire_output_cd_stage1_share2(2)] ==> [\first_module/c0d0_stage1_share2_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[25](2), \first_module/b0c0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[8](1)] -log10(p) = 3.81493 --> OKAY
@[\first_module/b_share1(1), \first_module/wire_output_bd_stage1_share1(5)] ==> [\first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5), \sbox_input_share2[1](1), \rand_bit_cycle1[6](1), \rand_bit_cycle1[10](1)] -log10(p) = 3.81227 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(3), \first_module/wire_output_ad_stage1_share2(4)] ==> [\first_module/a0d0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[22](4), \rand_bit_cycle2[36](3), \rand_bit_cycle2[51](3)] -log10(p) = 3.78457 --> OKAY
@[\output_sbox_share1[4](3), \secon_module/wire_output_abcd_stage1_share3(3)] ==> [\rand_bit_cycle2[45](3), \rand_bit_cycle2[60](3), sbox_out_num4_domain_3_reg(3), sbox_out_num4_domain_2_reg(3), sbox_out_num4_domain_1_reg(3)] -log10(p) = 3.7822 --> OKAY
@[\first_module/c0d0_stage1_share1(1), \secon_module/wire_output_ad_stage1_share1(2)] ==> [\secon_module/a0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[37](2), \rand_bit_cycle1[22](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.78083 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share2(5), \secon_module/d_share1(5)] ==> [\sbox_input_share2[7](5), \rand_bit_cycle1[35](5), \rand_bit_cycle1[39](5), \secon_module/b0c0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/b0c0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[59](5)] -log10(p) = 3.77708 --> OKAY
@[\secon_module/a_pipelined_share2_reg(5), \secon_module/a0b0_stage1_share1(5)] ==> [\rand_bit_cycle1[44](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \secon_module/a_pipelined_share2_reg(5)] -log10(p) = 3.7723 --> OKAY
@[\output_sbox_share1[6](3), \secon_module/wire_output_ac_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[51](3), sbox_out_num6_domain_3_reg(3), sbox_out_num6_domain_2_reg(3), sbox_out_num6_domain_1_reg(3)] -log10(p) = 3.77156 --> OKAY
@[N24(2), \secon_module/wire_output_bcd_stage1_share3(4)] ==> [\rand_bit_cycle2[44](4), \rand_bit_cycle2[59](4), \rand_bit_cycle3[11](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.76846 --> OKAY
@[N36(4), \output_sbox_share3[1](5)] ==> [sbox_out_num1_domain_9_reg(5), sbox_out_num1_domain_8_reg(5), sbox_out_num1_domain_7_reg(5), \rand_bit_cycle3[18](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.76772 --> OKAY
@[\secon_module/wire_output_a_stage1_share2(2), N18(3)] ==> [\rand_bit_cycle3[8](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \secon_module/a_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \rand_bit_cycle2[46](2)] -log10(p) = 3.7636 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share3(2), \first_module/d0_stage1_share1(5)] ==> [\rand_bit_cycle1[16](5), \sbox_input_share1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[12](5), \rand_bit_cycle2[45](2), \rand_bit_cycle2[60](2)] -log10(p) = 3.75989 --> OKAY
@[N44(4), \first_module/a0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[18](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4), \rand_bit_cycle3[20](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.7573 --> OKAY
@[\secon_module/a0c0_stage1_share1(3), \first_module/wire_output_bd_stage1_share2(5)] ==> [\first_module/b0d0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[24](5), \rand_bit_cycle1[45](3), \sbox_input_share1[4](3), \sbox_input_share1[6](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[38](3)] -log10(p) = 3.75074 --> OKAY
@[N5(3), \first_module/b0c0d0_stage1_share1(3)] ==> [\rand_bit_cycle1[26](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \sbox_input_share1[3](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[12](3), \rand_bit_cycle3[2](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.74362 --> OKAY
@[N25(2), N43(3)] ==> [\rand_bit_cycle3[21](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \rand_bit_cycle3[12](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.73848 --> OKAY
@[N45(2), \secon_module/wire_output_a_stage1_share3(2)] ==> [\rand_bit_cycle2[31](2), \rand_bit_cycle2[46](2), \rand_bit_cycle3[21](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.73638 --> OKAY
@[\first_module/d_share2(4), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \sbox_input_share3[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[4](4)] -log10(p) = 3.73581 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(2), \first_module/c0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[22](4), \sbox_input_share1[2](4), \sbox_input_share1[3](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[4](4), \rand_bit_cycle1[11](4), \rand_bit_cycle1[12](4), \first_module/b0c0_stage1_share1_reg(2), \first_module/output_b_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[8](2)] -log10(p) = 3.72426 --> OKAY
@[\first_module/wire_output_bcd_stage1_share3(1), \secon_module/wire_output_bc_stage1_share2(5)] ==> [\secon_module/b0c0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \rand_bit_cycle2[53](5), \rand_bit_cycle2[14](1), \rand_bit_cycle2[29](1)] -log10(p) = 3.71182 --> OKAY
@[\first_module/a0b0d0_stage1_share1(2), \secon_module/d_share2(4)] ==> [\sbox_input_share3[7](4), \rand_bit_cycle1[35](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[24](2), \sbox_input_share1[0](2), \sbox_input_share1[1](2), \sbox_input_share1[3](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.69788 --> OKAY
@[N44(3), \secon_module/wire_output_ac_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[51](3), \rand_bit_cycle3[20](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.69277 --> OKAY
@[N29(4), \first_module/d_share2(5)] ==> [\sbox_input_share3[3](5), \rand_bit_cycle1[8](5), \rand_bit_cycle1[4](5), \rand_bit_cycle3[15](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.69097 --> OKAY
@[\first_module/b0_stage1_share1(2), \secon_module/wire_output_acd_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/a0c0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[58](3), \rand_bit_cycle1[14](2), \sbox_input_share1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[10](2)] -log10(p) = 3.68765 --> OKAY
@[\first_module/wire_output_c_stage1_share2(4), \secon_module/c_share2(5)] ==> [\sbox_input_share3[6](5), \rand_bit_cycle1[34](5), \rand_bit_cycle1[30](5), \first_module/c_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \rand_bit_cycle2[18](4)] -log10(p) = 3.68563 --> OKAY
@[\output_sbox_share3[1](2), N33(4)] ==> [\rand_bit_cycle3[16](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), sbox_out_num1_domain_9_reg(2), sbox_out_num1_domain_8_reg(2), sbox_out_num1_domain_7_reg(2)] -log10(p) = 3.6808 --> OKAY
@[\first_module/wire_output_abd_stage1_share3(3), \first_module/wire_output_bd_stage1_share1(5)] ==> [\first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5), \rand_bit_cycle2[12](3), \rand_bit_cycle2[27](3)] -log10(p) = 3.67583 --> OKAY
@[\secon_module/b0c0_stage1_share1(2), \secon_module/wire_output_abcd_stage1_share1(5)] ==> [\secon_module/a0b0_stage1_share1_reg(5), \secon_module/a0c0_stage1_share1_reg(5), \secon_module/a0d0_stage1_share1_reg(5), \secon_module/b0c0_stage1_share1_reg(5), \secon_module/b0d0_stage1_share1_reg(5), \secon_module/c0d0_stage1_share1_reg(5), \secon_module/a0b0c0_stage1_share1_reg(5), \secon_module/a0b0d0_stage1_share1_reg(5), \secon_module/a0c0d0_stage1_share1_reg(5), \secon_module/b0c0d0_stage1_share1_reg(5), \secon_module/a0b0c0d0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_b_stage1_share1(5), \secon_module/output_c_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[45](5), \rand_bit_cycle1[47](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2)] -log10(p) = 3.67482 --> OKAY
@[\output_sbox_share1[7](4), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), sbox_out_num7_domain_3_reg(4), sbox_out_num7_domain_2_reg(4), sbox_out_num7_domain_1_reg(4)] -log10(p) = 3.67073 --> OKAY
@[\first_module/wire_output_bcd_stage1_share2(2), \output_sbox_share2[6](4)] ==> [sbox_out_num6_domain_6_reg(4), sbox_out_num6_domain_5_reg(4), sbox_out_num6_domain_4_reg(4), \first_module/b0c0_stage1_share2_reg(2), \first_module/b0d0_stage1_share2_reg(2), \first_module/c0d0_stage1_share2_reg(2), \first_module/b0c0d0_stage1_share2_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_b_stage1_share2(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[29](2)] -log10(p) = 3.666 --> OKAY
@[\first_module/a0b0d0_stage1_share1(1), \output_sbox_share2[0](3)] ==> [sbox_out_num0_domain_6_reg(3), sbox_out_num0_domain_5_reg(3), sbox_out_num0_domain_4_reg(3), \rand_bit_cycle1[24](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.66541 --> OKAY
@[\first_module/wire_output_d_stage1_share1(4), \first_module/wire_output_ab_stage1_share3(5)] ==> [\rand_bit_cycle2[5](5), \rand_bit_cycle2[20](5), \first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4)] -log10(p) = 3.66326 --> OKAY
@[N8(3), \output_sbox_share3[5](5)] ==> [sbox_out_num5_domain_9_reg(5), sbox_out_num5_domain_8_reg(5), sbox_out_num5_domain_7_reg(5), \rand_bit_cycle3[4](3), \first_module/n158(3), \first_module/reg_output_ab_stage1_share1(3), \first_module/reg_output_ac_stage1_share1(3), \first_module/reg_output_ad_stage1_share1(3), \first_module/reg_output_bc_stage1_share1(3), \first_module/reg_output_bd_stage1_share1(3), \first_module/reg_output_cd_stage1_share1(3), \first_module/reg_output_abc_stage1_share1(3), \first_module/reg_output_abd_stage1_share1(3), \first_module/reg_output_acd_stage1_share1(3), \first_module/reg_output_bcd_stage1_share1(3), \first_module/reg_output_abcd_stage1_share1(3), output_x3_share1(3), output_x1_share1(3), output_x0_share1(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 3.6567 --> OKAY
@[N9(1), N29(1)] ==> [\rand_bit_cycle3[15](1), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.65597 --> OKAY
@[N9(1), N31(1)] ==> [\rand_bit_cycle3[15](1), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.65597 --> OKAY
@[N12(1), N31(1)] ==> [\rand_bit_cycle3[15](1), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.65597 --> OKAY
@[N12(1), N29(1)] ==> [\rand_bit_cycle3[15](1), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.65597 --> OKAY
@[\secon_module/wire_output_bc_stage1_share3(3), \secon_module/wire_output_ab_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[50](3), \rand_bit_cycle2[38](3), \rand_bit_cycle2[53](3)] -log10(p) = 3.6546 --> OKAY
@[\output_sbox_share2[1](2), \output_sbox_share3[6](2)] ==> [sbox_out_num6_domain_9_reg(2), sbox_out_num6_domain_8_reg(2), sbox_out_num6_domain_7_reg(2), sbox_out_num1_domain_6_reg(2), sbox_out_num1_domain_5_reg(2), sbox_out_num1_domain_4_reg(2)] -log10(p) = 3.64598 --> OKAY
@[\secon_module/wire_output_c_stage1_share2(3), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[48](3)] -log10(p) = 3.642 --> OKAY
@[N2(4), \secon_module/a0b0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[51](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[39](4), \rand_bit_cycle3[2](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.64044 --> OKAY
@[\secon_module/wire_output_d_stage1_share3(1), \secon_module/a0b0_stage1_share1(2)] ==> [\rand_bit_cycle1[44](2), \sbox_input_share1[4](2), \sbox_input_share1[5](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[37](2), \rand_bit_cycle2[34](1), \rand_bit_cycle2[49](1)] -log10(p) = 3.63438 --> OKAY
@[\output_sbox_share1[1](2), \output_sbox_share3[1](2)] ==> [sbox_out_num1_domain_9_reg(2), sbox_out_num1_domain_8_reg(2), sbox_out_num1_domain_7_reg(2), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.63052 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(2), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \first_module/a0b0_stage1_share2_reg(2), \first_module/a0c0_stage1_share2_reg(2), \first_module/a0d0_stage1_share2_reg(2), \first_module/b0c0_stage1_share2_reg(2), \first_module/b0d0_stage1_share2_reg(2), \first_module/c0d0_stage1_share2_reg(2), \first_module/a0b0c0_stage1_share2_reg(2), \first_module/a0b0d0_stage1_share2_reg(2), \first_module/a0c0d0_stage1_share2_reg(2), \first_module/b0c0d0_stage1_share2_reg(2), \first_module/a0b0c0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_b_stage1_share2(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[30](2)] -log10(p) = 3.62109 --> OKAY
@[N15(1), \first_module/a_share2(4)] ==> [\sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.62033 --> OKAY
@[N18(1), \first_module/a_share2(4)] ==> [\sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.62033 --> OKAY
@[\output_sbox_share2[2](3), \secon_module/wire_output_bd_stage1_share3(4)] ==> [\rand_bit_cycle2[39](4), \rand_bit_cycle2[54](4), sbox_out_num2_domain_6_reg(3), sbox_out_num2_domain_5_reg(3), sbox_out_num2_domain_4_reg(3)] -log10(p) = 3.61977 --> OKAY
@[\secon_module/wire_output_bd_stage1_share2(1), \first_module/wire_output_abcd_stage1_share3(3)] ==> [\rand_bit_cycle2[15](3), \rand_bit_cycle2[30](3), \secon_module/b0d0_stage1_share2_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \secon_module/output_b_stage1_share2(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[54](1)] -log10(p) = 3.61793 --> OKAY
@[\output_sbox_share3[3](4), N34(5)] ==> [\rand_bit_cycle3[17](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), sbox_out_num3_domain_9_reg(4), sbox_out_num3_domain_8_reg(4), sbox_out_num3_domain_7_reg(4)] -log10(p) = 3.61451 --> OKAY
@[\first_module/wire_output_a_stage1_share3(3), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), \rand_bit_cycle2[1](3), \rand_bit_cycle2[16](3)] -log10(p) = 3.61231 --> OKAY
@[N9(1), \secon_module/wire_output_ad_stage1_share3(3)] ==> [\rand_bit_cycle2[37](3), \rand_bit_cycle2[52](3), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.61185 --> OKAY
@[N12(1), \secon_module/wire_output_ad_stage1_share3(3)] ==> [\rand_bit_cycle2[37](3), \rand_bit_cycle2[52](3), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.61185 --> OKAY
@[\first_module/wire_output_ad_stage1_share2(1), N38(2)] ==> [\rand_bit_cycle3[18](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2), \first_module/a0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[22](1)] -log10(p) = 3.60834 --> OKAY
@[\output_sbox_share3[6](2), \secon_module/wire_output_ab_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[50](3), sbox_out_num6_domain_9_reg(2), sbox_out_num6_domain_8_reg(2), sbox_out_num6_domain_7_reg(2)] -log10(p) = 3.60676 --> OKAY
@[\secon_module/b0c0_stage1_share1(2), \secon_module/b0_stage1_share1(2)] ==> [\rand_bit_cycle1[41](2), \rand_bit_cycle1[47](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2)] -log10(p) = 3.60321 --> OKAY
@[\secon_module/wire_output_ab_stage1_share3(2), \first_module/d_share2(4)] ==> [\sbox_input_share3[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[4](4), \rand_bit_cycle2[35](2), \rand_bit_cycle2[50](2)] -log10(p) = 3.58964 --> OKAY
@[\first_module/b_pipelined_share2_reg(3), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \first_module/b_pipelined_share2_reg(3)] -log10(p) = 3.58964 --> OKAY
@[N34(4), \first_module/wire_output_ad_stage1_share2(5)] ==> [\first_module/a0d0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[22](5), \rand_bit_cycle3[17](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.58103 --> OKAY
@[\output_sbox_share3[2](2), \secon_module/wire_output_bd_stage1_share3(3)] ==> [\rand_bit_cycle2[39](3), \rand_bit_cycle2[54](3), sbox_out_num2_domain_9_reg(2), sbox_out_num2_domain_8_reg(2), sbox_out_num2_domain_7_reg(2)] -log10(p) = 3.57785 --> OKAY
@[\secon_module/a0d0_stage1_share1(3), \output_sbox_share3[2](4)] ==> [sbox_out_num2_domain_9_reg(4), sbox_out_num2_domain_8_reg(4), sbox_out_num2_domain_7_reg(4), \rand_bit_cycle1[46](3), \sbox_input_share1[4](3), \sbox_input_share1[7](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[39](3)] -log10(p) = 3.57338 --> OKAY
@[\secon_module/a_share1(3), \first_module/d_share1(4)] ==> [\sbox_input_share2[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[12](4), \sbox_input_share2[4](3), \rand_bit_cycle1[32](3), \rand_bit_cycle1[36](3)] -log10(p) = 3.57154 --> OKAY
@[N51(3), \secon_module/a0c0_stage1_share1(3)] ==> [\rand_bit_cycle1[45](3), \sbox_input_share1[4](3), \sbox_input_share1[6](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[30](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[38](3), \rand_bit_cycle3[24](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 3.57049 --> OKAY
@[\first_module/a0c0_stage1_share1(4), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[18](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4)] -log10(p) = 3.56905 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(1), \first_module/wire_output_bd_stage1_share2(1)] ==> [\first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1), \rand_bit_cycle2[27](1)] -log10(p) = 3.56255 --> OKAY
@[N37(4), \first_module/wire_output_bd_stage1_share1(5)] ==> [\first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5), \rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.56232 --> OKAY
@[\secon_module/wire_output_bd_stage1_share2(1), \secon_module/wire_output_c_stage1_share3(2)] ==> [\rand_bit_cycle2[33](2), \rand_bit_cycle2[48](2), \secon_module/b0d0_stage1_share2_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \secon_module/output_b_stage1_share2(1), \secon_module/output_d_stage1_share2(1), \rand_bit_cycle2[54](1)] -log10(p) = 3.55902 --> OKAY
@[N14(4), \first_module/wire_output_b_stage1_share3(5)] ==> [\rand_bit_cycle2[2](5), \rand_bit_cycle2[17](5), \rand_bit_cycle3[7](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 3.55728 --> OKAY
@[\secon_module/a_share1(3), \first_module/wire_output_ad_stage1_share1(5)] ==> [\first_module/a0d0_stage1_share1_reg(5), \first_module/output_a_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/a_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[7](5), \sbox_input_share2[4](3), \rand_bit_cycle1[32](3), \rand_bit_cycle1[36](3)] -log10(p) = 3.55641 --> OKAY
@[N6(3), \first_module/wire_output_ad_stage1_share1(4)] ==> [\first_module/a0d0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_d_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[7](4), \rand_bit_cycle3[3](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 3.55174 --> OKAY
@[inner_plus_cross_module_equation_num3_domain_9(3), \secon_module/a0c0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[52](4), \sbox_input_share1[4](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.53852 --> OKAY
@[\first_module/wire_output_ac_stage1_share3(1), N29(2)] ==> [\rand_bit_cycle3[15](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2), \rand_bit_cycle2[6](1), \rand_bit_cycle2[21](1)] -log10(p) = 3.53577 --> OKAY
@[N38(3), \secon_module/wire_output_bc_stage1_share1(3)] ==> [\secon_module/b0c0_stage1_share1_reg(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[38](3), \rand_bit_cycle3[18](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 3.53092 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(3), \output_sbox_share2[4](5)] ==> [sbox_out_num4_domain_6_reg(5), sbox_out_num4_domain_5_reg(5), sbox_out_num4_domain_4_reg(5), \first_module/b0c0_stage1_share1_reg(3), \first_module/output_b_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[8](3)] -log10(p) = 3.53019 --> OKAY
@[\first_module/d_share2(1), \output_sbox_share2[2](3)] ==> [sbox_out_num2_domain_6_reg(3), sbox_out_num2_domain_5_reg(3), sbox_out_num2_domain_4_reg(3), \sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1)] -log10(p) = 3.51031 --> OKAY
@[\first_module/wire_output_abd_stage1_share1(2), \secon_module/wire_output_acd_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[43](3), \first_module/a0b0_stage1_share1_reg(2), \first_module/a0d0_stage1_share1_reg(2), \first_module/b0d0_stage1_share1_reg(2), \first_module/a0b0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_b_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[12](2)] -log10(p) = 3.50905 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(3), N50(4)] ==> [\rand_bit_cycle3[23](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3)] -log10(p) = 3.50832 --> OKAY
@[\first_module/wire_output_a_stage1_share1(3), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \first_module/output_a_stage1_share1(3), \rand_bit_cycle2[1](3)] -log10(p) = 3.50776 --> OKAY
@[\first_module/wire_output_b_stage1_share2(4), \first_module/wire_output_d_stage1_share2(5)] ==> [\first_module/d_pipelined_share1_reg(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[19](5), \first_module/b_pipelined_share1_reg(4), \first_module/output_b_stage1_share2(4), \rand_bit_cycle2[17](4)] -log10(p) = 3.50467 --> OKAY
@[\secon_module/a_share2(4), \output_sbox_share1[0](5)] ==> [sbox_out_num0_domain_3_reg(5), sbox_out_num0_domain_2_reg(5), sbox_out_num0_domain_1_reg(5), \sbox_input_share3[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[28](4)] -log10(p) = 3.50444 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(2), \first_module/c_share2(5)] ==> [\sbox_input_share3[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[3](5), \first_module/a0b0_stage1_share2_reg(2), \first_module/a0c0_stage1_share2_reg(2), \first_module/a0d0_stage1_share2_reg(2), \first_module/b0c0_stage1_share2_reg(2), \first_module/b0d0_stage1_share2_reg(2), \first_module/c0d0_stage1_share2_reg(2), \first_module/a0b0c0_stage1_share2_reg(2), \first_module/a0b0d0_stage1_share2_reg(2), \first_module/a0c0d0_stage1_share2_reg(2), \first_module/b0c0d0_stage1_share2_reg(2), \first_module/a0b0c0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/b_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_b_stage1_share2(2), \first_module/output_c_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[30](2)] -log10(p) = 3.50354 --> OKAY
@[\output_sbox_share3[3](2), \first_module/wire_output_bcd_stage1_share1(3)] ==> [\first_module/b0c0_stage1_share1_reg(3), \first_module/b0d0_stage1_share1_reg(3), \first_module/c0d0_stage1_share1_reg(3), \first_module/b0c0d0_stage1_share1_reg(3), \first_module/output_b_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[14](3), sbox_out_num3_domain_9_reg(2), sbox_out_num3_domain_8_reg(2), sbox_out_num3_domain_7_reg(2)] -log10(p) = 3.50173 --> OKAY
@[\first_module/a_share2(1), inner_plus_cross_module_equation_num2_domain_1(2)] ==> [\secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), \sbox_input_share3[0](1), \rand_bit_cycle1[5](1), \rand_bit_cycle1[1](1)] -log10(p) = 3.50055 --> OKAY
@[\secon_module/a0d0_stage1_share1(3), \first_module/wire_output_ab_stage1_share3(5)] ==> [\rand_bit_cycle2[5](5), \rand_bit_cycle2[20](5), \rand_bit_cycle1[46](3), \sbox_input_share1[4](3), \sbox_input_share1[7](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[31](3), \rand_bit_cycle1[36](3), \rand_bit_cycle1[39](3)] -log10(p) = 3.49922 --> OKAY
@[\secon_module/a0d0_stage1_share1(1), \first_module/wire_output_c_stage1_share1(3)] ==> [\first_module/output_c_stage1_share1(3), \rand_bit_cycle2[3](3), \rand_bit_cycle1[46](1), \sbox_input_share1[4](1), \sbox_input_share1[7](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[36](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.49773 --> OKAY
@[N9(1), \secon_module/wire_output_abd_stage1_share1(1)] ==> [\secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[42](1), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.49558 --> OKAY
@[N12(1), \secon_module/wire_output_abd_stage1_share1(1)] ==> [\secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[42](1), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.49558 --> OKAY
@[\first_module/b0c0d0_stage1_share1(1), \secon_module/wire_output_abd_stage1_share2(5)] ==> [\secon_module/a0b0_stage1_share2_reg(5), \secon_module/a0d0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/a0b0d0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[57](5), \rand_bit_cycle1[26](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \sbox_input_share1[3](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.49187 --> OKAY
@[\first_module/wire_output_ad_stage1_share1(2), \secon_module/wire_output_ab_stage1_share3(4)] ==> [\rand_bit_cycle2[35](4), \rand_bit_cycle2[50](4), \first_module/a0d0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_d_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[7](2)] -log10(p) = 3.48531 --> OKAY
@[N9(1), \first_module/d_pipelined_share2_reg(2)] ==> [\first_module/d_pipelined_share2_reg(2), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.47673 --> OKAY
@[N12(1), \first_module/d_pipelined_share2_reg(2)] ==> [\first_module/d_pipelined_share2_reg(2), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.47673 --> OKAY
@[\secon_module/wire_output_abc_stage1_share1(1), \output_sbox_share1[4](5)] ==> [sbox_out_num4_domain_3_reg(5), sbox_out_num4_domain_2_reg(5), sbox_out_num4_domain_1_reg(5), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0c0_stage1_share1_reg(1), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/a0b0c0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[41](1)] -log10(p) = 3.47597 --> OKAY
@[\output_sbox_share3[6](2), \secon_module/wire_output_abc_stage1_share1(2)] ==> [\secon_module/a0b0_stage1_share1_reg(2), \secon_module/a0c0_stage1_share1_reg(2), \secon_module/b0c0_stage1_share1_reg(2), \secon_module/a0b0c0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[41](2), sbox_out_num6_domain_9_reg(2), sbox_out_num6_domain_8_reg(2), sbox_out_num6_domain_7_reg(2)] -log10(p) = 3.47407 --> OKAY
@[N38(2), \first_module/wire_output_d_stage1_share3(5)] ==> [\rand_bit_cycle2[4](5), \rand_bit_cycle2[19](5), \rand_bit_cycle3[18](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.47227 --> OKAY
@[\secon_module/wire_output_bd_stage1_share3(1), \first_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[6](5), \rand_bit_cycle2[21](5), \rand_bit_cycle2[39](1), \rand_bit_cycle2[54](1)] -log10(p) = 3.47194 --> OKAY
@[\secon_module/wire_output_ab_stage1_share2(3), \first_module/d_pipelined_share2_reg(5)] ==> [\first_module/d_pipelined_share2_reg(5), \secon_module/a0b0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[50](3)] -log10(p) = 3.46448 --> OKAY
@[\first_module/wire_output_c_stage1_share3(4), \first_module/d_share2(4)] ==> [\sbox_input_share3[3](4), \rand_bit_cycle1[8](4), \rand_bit_cycle1[4](4), \rand_bit_cycle2[3](4), \rand_bit_cycle2[18](4)] -log10(p) = 3.46071 --> OKAY
@[\output_sbox_share1[1](5), N9(5)] ==> [\rand_bit_cycle3[5](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), sbox_out_num1_domain_3_reg(5), sbox_out_num1_domain_2_reg(5), sbox_out_num1_domain_1_reg(5)] -log10(p) = 3.4566 --> OKAY
@[\first_module/b0c0_stage1_share1(3), \secon_module/a_share2(3)] ==> [\sbox_input_share3[4](3), \rand_bit_cycle1[32](3), \rand_bit_cycle1[28](3), \rand_bit_cycle1[20](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3)] -log10(p) = 3.44896 --> OKAY
@[\first_module/b_pipelined_share2_reg(2), \secon_module/wire_output_bcd_stage1_share2(5)] ==> [\secon_module/b0c0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/b0c0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[59](5), \first_module/b_pipelined_share2_reg(2)] -log10(p) = 3.44875 --> OKAY
@[\output_sbox_share1[2](3), \first_module/wire_output_abd_stage1_share3(3)] ==> [\rand_bit_cycle2[12](3), \rand_bit_cycle2[27](3), sbox_out_num2_domain_3_reg(3), sbox_out_num2_domain_2_reg(3), sbox_out_num2_domain_1_reg(3)] -log10(p) = 3.44822 --> OKAY
@[\secon_module/wire_output_ac_stage1_share2(3), \first_module/b0c0_stage1_share1(5)] ==> [\rand_bit_cycle1[20](5), \sbox_input_share1[1](5), \sbox_input_share1[2](5), \rand_bit_cycle1[2](5), \rand_bit_cycle1[3](5), \rand_bit_cycle1[10](5), \rand_bit_cycle1[11](5), \secon_module/a0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[51](3)] -log10(p) = 3.44402 --> OKAY
@[\secon_module/wire_output_d_stage1_share1(4), \output_sbox_share1[4](5)] ==> [sbox_out_num4_domain_3_reg(5), sbox_out_num4_domain_2_reg(5), sbox_out_num4_domain_1_reg(5), \secon_module/output_d_stage1_share1(4), \rand_bit_cycle2[34](4)] -log10(p) = 3.44028 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(1), N15(4)] ==> [\rand_bit_cycle3[8](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle1[53](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.4401 --> OKAY
@[\secon_module/wire_output_abd_stage1_share3(1), inner_plus_cross_module_equation_num1_domain_5(4)] ==> [\secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle2[42](1), \rand_bit_cycle2[57](1)] -log10(p) = 3.43455 --> OKAY
@[N19(2), N43(3)] ==> [\rand_bit_cycle3[21](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \rand_bit_cycle3[9](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.43417 --> OKAY
@[\first_module/wire_output_bd_stage1_share2(1), \first_module/wire_output_d_stage1_share3(3)] ==> [\rand_bit_cycle2[4](3), \rand_bit_cycle2[19](3), \first_module/b0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1)] -log10(p) = 3.4307 --> OKAY
@[N47(1), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \rand_bit_cycle3[23](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.42495 --> OKAY
@[N50(1), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \rand_bit_cycle3[23](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.42495 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share2(3), \secon_module/a_share2(4)] ==> [\sbox_input_share3[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[28](4), \secon_module/b0c0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/b0c0d0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[59](3)] -log10(p) = 3.42453 --> OKAY
@[\first_module/wire_output_a_stage1_share3(3), N50(4)] ==> [\rand_bit_cycle3[23](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle2[1](3), \rand_bit_cycle2[16](3)] -log10(p) = 3.41697 --> OKAY
@[\first_module/b_share1(2), \secon_module/wire_output_cd_stage1_share3(4)] ==> [\rand_bit_cycle2[40](4), \rand_bit_cycle2[55](4), \sbox_input_share2[1](2), \rand_bit_cycle1[6](2), \rand_bit_cycle1[10](2)] -log10(p) = 3.4149 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(1), \secon_module/c_pipelined_share2_reg(2)] ==> [\secon_module/c_pipelined_share2_reg(2), \first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[27](1)] -log10(p) = 3.41071 --> OKAY
@[\first_module/wire_output_b_stage1_share2(1), \first_module/wire_output_abcd_stage1_share1(1)] ==> [\first_module/a0b0_stage1_share1_reg(1), \first_module/a0c0_stage1_share1_reg(1), \first_module/a0d0_stage1_share1_reg(1), \first_module/b0c0_stage1_share1_reg(1), \first_module/b0d0_stage1_share1_reg(1), \first_module/c0d0_stage1_share1_reg(1), \first_module/a0b0c0_stage1_share1_reg(1), \first_module/a0b0d0_stage1_share1_reg(1), \first_module/a0c0d0_stage1_share1_reg(1), \first_module/b0c0d0_stage1_share1_reg(1), \first_module/a0b0c0d0_stage1_share1_reg(1), \first_module/output_a_stage1_share1(1), \first_module/output_b_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \rand_bit_cycle2[17](1), \rand_bit_cycle2[15](1)] -log10(p) = 3.41025 --> OKAY
@[N47(2), \output_sbox_share2[4](4)] ==> [sbox_out_num4_domain_6_reg(4), sbox_out_num4_domain_5_reg(4), sbox_out_num4_domain_4_reg(4), \rand_bit_cycle3[23](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.4002 --> OKAY
@[\secon_module/c_share1(1), \first_module/b0c0_stage1_share1(2)] ==> [\rand_bit_cycle1[20](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2), \sbox_input_share2[6](1), \rand_bit_cycle1[34](1), \rand_bit_cycle1[38](1)] -log10(p) = 3.39936 --> OKAY
@[\first_module/wire_output_bc_stage1_share2(1), N50(3)] ==> [\rand_bit_cycle3[23](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \first_module/b0c0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \rand_bit_cycle2[23](1)] -log10(p) = 3.39496 --> OKAY
@[\first_module/a0b0d0_stage1_share1(2), \secon_module/wire_output_a_stage1_share3(5)] ==> [\rand_bit_cycle2[31](5), \rand_bit_cycle2[46](5), \rand_bit_cycle1[24](2), \sbox_input_share1[0](2), \sbox_input_share1[1](2), \sbox_input_share1[3](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.39157 --> OKAY
@[N9(1), \secon_module/wire_output_abc_stage1_share1(1)] ==> [\secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0c0_stage1_share1_reg(1), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/a0b0c0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[41](1), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.38656 --> OKAY
@[N12(1), \secon_module/wire_output_abc_stage1_share1(1)] ==> [\secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0c0_stage1_share1_reg(1), \secon_module/b0c0_stage1_share1_reg(1), \secon_module/a0b0c0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_c_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[41](1), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.38656 --> OKAY
@[\secon_module/wire_output_abd_stage1_share2(2), N43(3)] ==> [\rand_bit_cycle3[21](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \secon_module/a0b0_stage1_share2_reg(2), \secon_module/a0d0_stage1_share2_reg(2), \secon_module/b0d0_stage1_share2_reg(2), \secon_module/a0b0d0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[57](2)] -log10(p) = 3.37878 --> OKAY
@[N10(3), N19(3)] ==> [\rand_bit_cycle3[9](3), \rand_bit_cycle3[4](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.37771 --> OKAY
@[\output_sbox_share1[6](2), \secon_module/wire_output_acd_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[43](3), sbox_out_num6_domain_3_reg(2), sbox_out_num6_domain_2_reg(2), sbox_out_num6_domain_1_reg(2)] -log10(p) = 3.3747 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \first_module/wire_output_bc_stage1_share3(3)] ==> [\rand_bit_cycle2[8](3), \rand_bit_cycle2[23](3), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.37117 --> OKAY
@[\output_sbox_share1[3](3), \secon_module/wire_output_abc_stage1_share1(3)] ==> [\secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[41](3), sbox_out_num3_domain_3_reg(3), sbox_out_num3_domain_2_reg(3), sbox_out_num3_domain_1_reg(3)] -log10(p) = 3.37072 --> OKAY
@[\secon_module/wire_output_bc_stage1_share1(3), \secon_module/wire_output_bd_stage1_share3(4)] ==> [\rand_bit_cycle2[39](4), \rand_bit_cycle2[54](4), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[38](3)] -log10(p) = 3.3655 --> OKAY
@[\first_module/a0c0_stage1_share1(3), \first_module/wire_output_c_stage1_share3(4)] ==> [\rand_bit_cycle2[3](4), \rand_bit_cycle2[18](4), \rand_bit_cycle1[18](3), \sbox_input_share1[0](3), \sbox_input_share1[2](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[9](3), \rand_bit_cycle1[11](3)] -log10(p) = 3.36206 --> OKAY
@[\output_sbox_share1[1](2), \first_module/wire_output_d_stage1_share1(4)] ==> [\first_module/output_d_stage1_share1(4), \rand_bit_cycle2[4](4), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.36174 --> OKAY
@[N0(2), \output_sbox_share1[6](4)] ==> [sbox_out_num6_domain_3_reg(4), sbox_out_num6_domain_2_reg(4), sbox_out_num6_domain_1_reg(4), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.361 --> OKAY
@[\output_sbox_share1[7](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num7_domain_3_reg(1), sbox_out_num7_domain_2_reg(1), sbox_out_num7_domain_1_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share1[6](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num6_domain_3_reg(1), sbox_out_num6_domain_2_reg(1), sbox_out_num6_domain_1_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share1[5](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num5_domain_3_reg(1), sbox_out_num5_domain_2_reg(1), sbox_out_num5_domain_1_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share1[4](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num4_domain_3_reg(1), sbox_out_num4_domain_2_reg(1), sbox_out_num4_domain_1_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share1[3](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num3_domain_3_reg(1), sbox_out_num3_domain_2_reg(1), sbox_out_num3_domain_1_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share1[2](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num2_domain_3_reg(1), sbox_out_num2_domain_2_reg(1), sbox_out_num2_domain_1_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share1[1](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num1_domain_3_reg(1), sbox_out_num1_domain_2_reg(1), sbox_out_num1_domain_1_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share1[0](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num0_domain_3_reg(1), sbox_out_num0_domain_2_reg(1), sbox_out_num0_domain_1_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share2[7](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num7_domain_6_reg(1), sbox_out_num7_domain_5_reg(1), sbox_out_num7_domain_4_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share2[6](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num6_domain_6_reg(1), sbox_out_num6_domain_5_reg(1), sbox_out_num6_domain_4_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share2[5](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num5_domain_6_reg(1), sbox_out_num5_domain_5_reg(1), sbox_out_num5_domain_4_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share2[4](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num4_domain_6_reg(1), sbox_out_num4_domain_5_reg(1), sbox_out_num4_domain_4_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share2[3](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num3_domain_6_reg(1), sbox_out_num3_domain_5_reg(1), sbox_out_num3_domain_4_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share2[2](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num2_domain_6_reg(1), sbox_out_num2_domain_5_reg(1), sbox_out_num2_domain_4_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share2[1](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num1_domain_6_reg(1), sbox_out_num1_domain_5_reg(1), sbox_out_num1_domain_4_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share2[0](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num0_domain_6_reg(1), sbox_out_num0_domain_5_reg(1), sbox_out_num0_domain_4_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share3[7](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num7_domain_9_reg(1), sbox_out_num7_domain_8_reg(1), sbox_out_num7_domain_7_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share3[6](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num6_domain_9_reg(1), sbox_out_num6_domain_8_reg(1), sbox_out_num6_domain_7_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share3[5](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num5_domain_9_reg(1), sbox_out_num5_domain_8_reg(1), sbox_out_num5_domain_7_reg(1)] -log10(p) = 3.35777 --> OKAY
@[\output_sbox_share3[4](1), N9(1)] ==> [\rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), sbox_out_num4_domain_9_reg(1), sbox_out_num4_domain_8_reg(1), sbox_out_num4_domain_7_reg(1)] -log10(p) = 3.35777 --> OKAY
