INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SQREAM/Desktop/sem4/DigitalDesign/BCD_ADDER_SUBTRACTOR/BCD_ADDER_SUBTRACTOR.srcs/sources_1/new/bcd_adder_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Addition_Subtraction
INFO: [VRFC 10-311] analyzing module add_sub
