Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_default
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Registros_default
Compiling module xil_defaultlib.Instruction_decode
Compiling module xil_defaultlib.latch_idex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.etapa_ex
Compiling module xil_defaultlib.latch_exmem
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.Etapa_MEM
Compiling module xil_defaultlib.latch_memwb
Compiling module xil_defaultlib.etapa_wb
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.Data_hazard_detection_unit
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
