# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 2.0 [s]
# SLP: Finished : 2.2 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 29 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 2.9 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=1280 elab2=4112 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont\src\wave.asdb
#  18:34, wtorek, 3 grudnia 2019
#  Simulation has been initialized
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
# 1 signal(s) traced.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP5133 SPI_cont_tb.v : (66, 12): Undeclared identifier: MI (`default_nettype is "none").
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 SPI_cont_tb.v : (60, 22): Undeclared identifier: SCK.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.9 [s]
# SLP: Finished : 1.0 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 30 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.1 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=1280 elab2=4112 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont\src\wave.asdb
#  18:39, wtorek, 3 grudnia 2019
#  Simulation has been initialized
# 10 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
# 1 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.9 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 30 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=1280 elab2=4112 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont\src\wave.asdb
#  18:41, wtorek, 3 grudnia 2019
#  Simulation has been initialized
run 500 ns
# KERNEL: stopped at time: 500 ns
# 10 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
# 1 signal(s) traced.
run 500 ns
# KERNEL: stopped at time: 1 us
run 500 ns
# KERNEL: stopped at time: 1500 ns
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/RST' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/CLK' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/W_READY' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/W_STB' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/R_STB' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/SCLK' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/MOSI' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/MISO' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/W_DATA' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/R_DATA' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/SPI_cont_tb/TICK' has already been traced.
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
run 500 ns
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 30 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=1280 elab2=4112 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont\src\wave.asdb
#  18:44, wtorek, 3 grudnia 2019
#  Simulation has been initialized
# 10 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
# 1 signal(s) traced.
run 500 ns
# KERNEL: stopped at time: 500 ns
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 30 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=1280 elab2=4112 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont\src\wave.asdb
#  18:50, wtorek, 3 grudnia 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
run 500 ns
# KERNEL: stopped at time: 500 ns
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.4 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 30 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=1280 elab2=4112 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont\src\wave.asdb
#  19:00, wtorek, 3 grudnia 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
run 500 ns
# KERNEL: stopped at time: 500 ns
run 500 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.4 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 30 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=1280 elab2=4112 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont\src\wave.asdb
#  19:03, wtorek, 3 grudnia 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
run 500 ns
# KERNEL: stopped at time: 500 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work SPI_cont $dsn/src/SPI_cont.v $dsn/src/SPI_cont_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SPI_cont_tb.
# $root top modules: microSD_tb SPI_cont_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r SPI_cont_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.4 [s]
# SLP: 0 primitives and 11 (100.00%) other processes in SLP
# SLP: 30 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5525 kB (elbread=1280 elab2=4112 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location e:\GIT\my_projects\FPGA\Verilog\SPI_cont\SPI_cont\src\wave.asdb
#  19:05, wtorek, 3 grudnia 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/wave.asdb'.
run 500 ns
# KERNEL: stopped at time: 500 ns
endsim
# VSIM: Simulation has finished.
