// Seed: 3313899006
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output supply1 id_12;
  input wire id_11;
  assign module_1.id_1 = 0;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16;
  assign id_12 = {id_16, -1};
endmodule
module module_1 #(
    parameter id_1 = 32'd75,
    parameter id_7 = 32'd88
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output logic [7:0] id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_6,
      id_4,
      id_3,
      id_20,
      id_3,
      id_13,
      id_20,
      id_20,
      id_9,
      id_17,
      id_12,
      id_12,
      id_3
  );
  input wire id_9;
  output wire id_8;
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  assign id_16[-1'b0] = -1;
  logic [id_1 : -1] id_22 = 1;
  logic [id_7 : -1] id_23 = id_22 > 1;
  wire id_24, id_25;
endmodule
