

================================================================
== Vivado HLS Report for 'combine'
================================================================
* Date:           Wed Dec 10 22:44:37 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         1|          -|          -|  1024|    no    |
        |- Loop 2  |  1024|  1024|         1|          -|          -|  1024|    no    |
        |- Loop 3  |  1029|  1029|         7|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7)
	2  / (!exitcond7)
3 --> 
	4  / (exitcond6)
	3  / (!exitcond6)
4 --> 
	11  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: currentFrameWindowed_V [1/1] 2.39ns
entry:0  %currentFrameWindowed_V = alloca [1024 x i32], align 4 ; <[1024 x i32]*> [#uses=4]

ST_1: imag_V [1/1] 2.39ns
entry:1  %imag_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=3]

ST_1: magFrame_V [1/1] 2.39ns
entry:2  %magFrame_V = alloca [1024 x i32], align 4      ; <[1024 x i32]*> [#uses=2]

ST_1: phaseFrame_V [1/1] 2.39ns
entry:3  %phaseFrame_V = alloca [1024 x i11], align 2    ; <[1024 x i11]*> [#uses=2]

ST_1: stg_21 [1/1] 1.39ns
entry:4  br label %bb1


 <State 2>: 3.50ns
ST_2: p_036_rec [1/1] 0.00ns
bb1:0  %p_036_rec = phi i11 [ 0, %entry ], [ %p_rec1, %bb ] ; <i11> [#uses=3]

ST_2: p_036_rec_cast [1/1] 0.00ns
bb1:1  %p_036_rec_cast = zext i11 %p_036_rec to i64    ; <i64> [#uses=1]

ST_2: empty [1/1] 0.00ns
bb1:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_2: exitcond7 [1/1] 2.11ns
bb1:3  %exitcond7 = icmp eq i11 %p_036_rec, -1024      ; <i1> [#uses=1]

ST_2: p_rec1 [1/1] 1.84ns
bb1:4  %p_rec1 = add i11 %p_036_rec, 1                 ; <i11> [#uses=1]

ST_2: stg_27 [1/1] 1.39ns
bb1:5  br i1 %exitcond7, label %bb4, label %bb

ST_2: currentFrameWindowed_V_addr [1/1] 0.00ns
bb:0  %currentFrameWindowed_V_addr = getelementptr [1024 x i32]* %currentFrameWindowed_V, i64 0, i64 %p_036_rec_cast ; <i32*> [#uses=1]

ST_2: stg_29 [1/1] 2.39ns
bb:1  store i32 0, i32* %currentFrameWindowed_V_addr, align 4

ST_2: stg_30 [1/1] 0.00ns
bb:2  br label %bb1


 <State 3>: 3.50ns
ST_3: p_039_rec [1/1] 0.00ns
bb4:0  %p_039_rec = phi i11 [ %p_rec, %bb3 ], [ 0, %bb1 ] ; <i11> [#uses=3]

ST_3: p_039_rec_cast [1/1] 0.00ns
bb4:1  %p_039_rec_cast = zext i11 %p_039_rec to i64    ; <i64> [#uses=1]

ST_3: empty_82 [1/1] 0.00ns
bb4:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_3: exitcond6 [1/1] 2.11ns
bb4:3  %exitcond6 = icmp eq i11 %p_039_rec, -1024      ; <i1> [#uses=1]

ST_3: p_rec [1/1] 1.84ns
bb4:4  %p_rec = add i11 %p_039_rec, 1                  ; <i11> [#uses=1]

ST_3: stg_36 [1/1] 1.39ns
bb4:5  br i1 %exitcond6, label %bb8, label %bb3

ST_3: imag_V_addr [1/1] 0.00ns
bb3:0  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %p_039_rec_cast ; <i32*> [#uses=1]

ST_3: stg_38 [1/1] 2.39ns
bb3:1  store i32 0, i32* %imag_V_addr, align 4

ST_3: stg_39 [1/1] 0.00ns
bb3:2  br label %bb4


 <State 4>: 2.39ns
ST_4: i [1/1] 0.00ns
bb8:0  %i = phi i11 [ %i_1, %bb6 ], [ 0, %bb4 ]        ; <i11> [#uses=3]

ST_4: exitcond [1/1] 2.11ns
bb8:1  %exitcond = icmp eq i11 %i, -1024               ; <i1> [#uses=1]

ST_4: i_1 [1/1] 1.84ns
bb8:2  %i_1 = add i11 %i, 1                            ; <i11> [#uses=1]

ST_4: stg_43 [1/1] 0.00ns
bb8:3  br i1 %exitcond, label %bb9, label %bb6

ST_4: tmp [1/1] 0.00ns
bb6:3  %tmp = zext i11 %i to i64                       ; <i64> [#uses=3]

ST_4: input_array_V_addr [1/1] 0.00ns
bb6:4  %input_array_V_addr = getelementptr [1024 x i32]* @input_array_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_4: input_array_V_load [2/2] 2.39ns
bb6:5  %input_array_V_load = load i32* %input_array_V_addr, align 4 ; <i32> [#uses=1]

ST_4: wn_V_1_addr [1/1] 0.00ns
bb6:7  %wn_V_1_addr = getelementptr [1024 x i6]* @wn_V_1, i64 0, i64 %tmp ; <i6*> [#uses=1]

ST_4: wn_V_1_load [2/2] 2.39ns
bb6:8  %wn_V_1_load = load i6* %wn_V_1_addr            ; <i6> [#uses=1]


 <State 5>: 8.75ns
ST_5: input_array_V_load [1/2] 2.39ns
bb6:5  %input_array_V_load = load i32* %input_array_V_addr, align 4 ; <i32> [#uses=1]

ST_5: OP1_V_cast [1/1] 0.00ns
bb6:6  %OP1_V_cast = sext i32 %input_array_V_load to i38 ; <i38> [#uses=1]

ST_5: wn_V_1_load [1/2] 2.39ns
bb6:8  %wn_V_1_load = load i6* %wn_V_1_addr            ; <i6> [#uses=1]

ST_5: OP2_V_cast [1/1] 0.00ns
bb6:9  %OP2_V_cast = zext i6 %wn_V_1_load to i38       ; <i38> [#uses=1]

ST_5: r_V [3/3] 6.36ns
bb6:10  %r_V = mul i38 %OP2_V_cast, %OP1_V_cast         ; <i38> [#uses=1]


 <State 6>: 6.36ns
ST_6: r_V [2/3] 6.36ns
bb6:10  %r_V = mul i38 %OP2_V_cast, %OP1_V_cast         ; <i38> [#uses=1]


 <State 7>: 6.36ns
ST_7: r_V [1/3] 6.36ns
bb6:10  %r_V = mul i38 %OP2_V_cast, %OP1_V_cast         ; <i38> [#uses=1]


 <State 8>: 6.36ns
ST_8: OP1_V_64_cast [1/1] 0.00ns
bb6:11  %OP1_V_64_cast = sext i38 %r_V to i44           ; <i44> [#uses=1]

ST_8: r_V_129 [3/3] 6.36ns
bb6:12  %r_V_129 = mul i44 %OP1_V_64_cast, 45           ; <i44> [#uses=1]


 <State 9>: 6.36ns
ST_9: r_V_129 [2/3] 6.36ns
bb6:12  %r_V_129 = mul i44 %OP1_V_64_cast, 45           ; <i44> [#uses=1]


 <State 10>: 8.75ns
ST_10: empty_83 [1/1] 0.00ns
bb6:0  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_10: tmp_s [1/1] 0.00ns
bb6:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str268) nounwind ; <i32> [#uses=1]

ST_10: stg_61 [1/1] 0.00ns
bb6:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str48) nounwind

ST_10: r_V_129 [1/3] 6.36ns
bb6:12  %r_V_129 = mul i44 %OP1_V_64_cast, 45           ; <i44> [#uses=1]

ST_10: tmp_8 [1/1] 0.00ns
bb6:13  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %r_V_129, i32 12, i32 43) ; <i32> [#uses=1]

ST_10: currentFrameWindowed_V_addr_1 [1/1] 0.00ns
bb6:14  %currentFrameWindowed_V_addr_1 = getelementptr [1024 x i32]* %currentFrameWindowed_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_10: stg_65 [1/1] 2.39ns
bb6:15  store i32 %tmp_8, i32* %currentFrameWindowed_V_addr_1, align 4

ST_10: empty_84 [1/1] 0.00ns
bb6:16  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str268, i32 %tmp_s) nounwind ; <i32> [#uses=0]

ST_10: stg_67 [1/1] 0.00ns
bb6:17  br label %bb8


 <State 11>: 0.00ns
ST_11: stg_68 [2/2] 0.00ns
bb9:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 12>: 0.00ns
ST_12: stg_69 [1/2] 0.00ns
bb9:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 13>: 0.00ns
ST_13: stg_70 [2/2] 0.00ns
bb9:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i11]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind


 <State 14>: 0.00ns
ST_14: stg_71 [1/2] 0.00ns
bb9:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i11]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind


 <State 15>: 0.00ns
ST_15: stg_72 [2/2] 0.00ns
bb9:2  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i11]* %phaseFrame_V) nounwind


 <State 16>: 0.00ns
ST_16: stg_73 [1/2] 0.00ns
bb9:2  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i11]* %phaseFrame_V) nounwind

ST_16: stg_74 [1/1] 0.00ns
bb9:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ input_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=2; mode=0xd0b9990; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ wn_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=2; mode=0xdab0c50; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ previousPhase_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=2; mode=0x14dcdf40; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ phaseCumulative_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=2; mode=0xdab0a00; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ wn_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=2; mode=0xda207a0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=2; mode=0xdab0ea0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
currentFrameWindowed_V        (alloca           ) [ 00111111111111100]
imag_V                        (alloca           ) [ 00111111111111100]
magFrame_V                    (alloca           ) [ 00111111111111111]
phaseFrame_V                  (alloca           ) [ 00111111111111111]
stg_21                        (br               ) [ 01100000000000000]
p_036_rec                     (phi              ) [ 00100000000000000]
p_036_rec_cast                (zext             ) [ 00000000000000000]
empty                         (speclooptripcount) [ 00000000000000000]
exitcond7                     (icmp             ) [ 00100000000000000]
p_rec1                        (add              ) [ 01100000000000000]
stg_27                        (br               ) [ 00110000000000000]
currentFrameWindowed_V_addr   (getelementptr    ) [ 00000000000000000]
stg_29                        (store            ) [ 00000000000000000]
stg_30                        (br               ) [ 01100000000000000]
p_039_rec                     (phi              ) [ 00010000000000000]
p_039_rec_cast                (zext             ) [ 00000000000000000]
empty_82                      (speclooptripcount) [ 00000000000000000]
exitcond6                     (icmp             ) [ 00010000000000000]
p_rec                         (add              ) [ 00110000000000000]
stg_36                        (br               ) [ 00011111111000000]
imag_V_addr                   (getelementptr    ) [ 00000000000000000]
stg_38                        (store            ) [ 00000000000000000]
stg_39                        (br               ) [ 00110000000000000]
i                             (phi              ) [ 00001000000000000]
exitcond                      (icmp             ) [ 00001111111000000]
i_1                           (add              ) [ 00011111111000000]
stg_43                        (br               ) [ 00000000000000000]
tmp                           (zext             ) [ 00001111111000000]
input_array_V_addr            (getelementptr    ) [ 00001100000000000]
wn_V_1_addr                   (getelementptr    ) [ 00001100000000000]
input_array_V_load            (load             ) [ 00000000000000000]
OP1_V_cast                    (sext             ) [ 00001011000000000]
wn_V_1_load                   (load             ) [ 00000000000000000]
OP2_V_cast                    (zext             ) [ 00001011000000000]
r_V                           (mul              ) [ 00001000100000000]
OP1_V_64_cast                 (sext             ) [ 00001000011000000]
empty_83                      (speclooptripcount) [ 00000000000000000]
tmp_s                         (specregionbegin  ) [ 00000000000000000]
stg_61                        (specpipeline     ) [ 00000000000000000]
r_V_129                       (mul              ) [ 00000000000000000]
tmp_8                         (partselect       ) [ 00000000000000000]
currentFrameWindowed_V_addr_1 (getelementptr    ) [ 00000000000000000]
stg_65                        (store            ) [ 00000000000000000]
empty_84                      (specregionend    ) [ 00000000000000000]
stg_67                        (br               ) [ 00011111111000000]
stg_69                        (call             ) [ 00000000000000000]
stg_71                        (call             ) [ 00000000000000000]
stg_73                        (call             ) [ 00000000000000000]
stg_74                        (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wn_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wn_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="previousPhase_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previousPhase_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="phaseCumulative_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseCumulative_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wn_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wn_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_mag_phase"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pitchshifting"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="currentFrameWindowed_V_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="currentFrameWindowed_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="imag_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="magFrame_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="magFrame_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="phaseFrame_V_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phaseFrame_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="currentFrameWindowed_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentFrameWindowed_V_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_29/2 stg_65/10 "/>
</bind>
</comp>

<comp id="80" class="1004" name="imag_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="11" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_V_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_38_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_38/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_array_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="11" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_array_V_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_array_V_load/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="wn_V_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wn_V_1_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="114" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wn_V_1_load/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="currentFrameWindowed_V_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="6"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentFrameWindowed_V_addr_1/10 "/>
</bind>
</comp>

<comp id="123" class="1005" name="p_036_rec_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="1"/>
<pin id="125" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_036_rec (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_036_rec_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="p_036_rec/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="p_039_rec_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="1"/>
<pin id="136" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_039_rec (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_039_rec_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="p_039_rec/3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="1"/>
<pin id="147" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_pitchshifting_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="161" dir="0" index="3" bw="32" slack="0"/>
<pin id="162" dir="0" index="4" bw="32" slack="0"/>
<pin id="163" dir="0" index="5" bw="6" slack="0"/>
<pin id="164" dir="0" index="6" bw="32" slack="0"/>
<pin id="165" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_72/15 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_cal_mag_phase_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="175" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="177" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_70/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_FFT_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_68/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_036_rec_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_036_rec_cast/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_rec1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_039_rec_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_039_rec_cast/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="exitcond6_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_rec_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="11" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="OP1_V_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP1_V_cast/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="OP2_V_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="OP2_V_cast/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="OP1_V_64_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="38" slack="1"/>
<pin id="253" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP1_V_64_cast/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="38" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_129/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_8_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="44" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_rec1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_rec1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_rec_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="287" class="1005" name="exitcond_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="6"/>
<pin id="298" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="301" class="1005" name="input_array_V_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="1"/>
<pin id="303" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_array_V_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="wn_V_1_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="1"/>
<pin id="308" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="wn_V_1_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="OP1_V_cast_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="38" slack="1"/>
<pin id="313" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="316" class="1005" name="OP2_V_cast_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="38" slack="1"/>
<pin id="318" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="321" class="1005" name="r_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="38" slack="1"/>
<pin id="323" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="326" class="1005" name="OP1_V_64_cast_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="44" slack="1"/>
<pin id="328" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_64_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="116" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="157" pin=5"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="157" pin=6"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="127" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="194"><net_src comp="127" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="127" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="138" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="211"><net_src comp="138" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="138" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="149" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="149" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="149" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="240"><net_src comp="99" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="111" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="237" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="270"><net_src comp="260" pin="4"/><net_sink comp="74" pin=1"/></net>

<net id="277"><net_src comp="196" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="285"><net_src comp="213" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="290"><net_src comp="219" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="225" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="299"><net_src comp="231" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="304"><net_src comp="92" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="309"><net_src comp="104" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="314"><net_src comp="237" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="319"><net_src comp="241" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="324"><net_src comp="245" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="329"><net_src comp="251" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="254" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		p_036_rec_cast : 1
		exitcond7 : 1
		p_rec1 : 1
		stg_27 : 2
		currentFrameWindowed_V_addr : 2
		stg_29 : 3
	State 3
		p_039_rec_cast : 1
		exitcond6 : 1
		p_rec : 1
		stg_36 : 2
		imag_V_addr : 2
		stg_38 : 3
	State 4
		exitcond : 1
		i_1 : 1
		stg_43 : 2
		tmp : 1
		input_array_V_addr : 2
		input_array_V_load : 3
		wn_V_1_addr : 2
		wn_V_1_load : 3
	State 5
		OP1_V_cast : 1
		OP2_V_cast : 1
		r_V : 2
	State 6
	State 7
	State 8
		r_V_129 : 1
	State 9
	State 10
		tmp_8 : 1
		stg_65 : 2
		empty_84 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|---------|
|          | grp_pitchshifting_fu_157 |    6    |    46   | 66.9048 |   6028  |   9902  |
|   call   | grp_cal_mag_phase_fu_171 |    0    |    2    | 8.80125 |   2526  |   7957  |
|          |      grp_FFT_fu_179      |    2    |    20   |  40.367 |   3111  |   3286  |
|----------|--------------------------|---------|---------|---------|---------|---------|
|          |     exitcond7_fu_190     |    0    |    0    |    0    |    0    |    13   |
|   icmp   |     exitcond6_fu_207     |    0    |    0    |    0    |    0    |    13   |
|          |      exitcond_fu_219     |    0    |    0    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|---------|---------|
|          |       p_rec1_fu_196      |    0    |    0    |    0    |    0    |    11   |
|    add   |       p_rec_fu_213       |    0    |    0    |    0    |    0    |    11   |
|          |        i_1_fu_225        |    0    |    0    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|---------|---------|
|    mul   |        grp_fu_245        |    0    |    2    |    0    |    0    |    0    |
|          |        grp_fu_254        |    0    |    2    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|          |   p_036_rec_cast_fu_185  |    0    |    0    |    0    |    0    |    0    |
|   zext   |   p_039_rec_cast_fu_202  |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_fu_231        |    0    |    0    |    0    |    0    |    0    |
|          |     OP2_V_cast_fu_241    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   sext   |     OP1_V_cast_fu_237    |    0    |    0    |    0    |    0    |    0    |
|          |   OP1_V_64_cast_fu_251   |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|partselect|       tmp_8_fu_260       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   Total  |                          |    8    |    72   | 116.073 |  11665  |  21217  |
|----------|--------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|currentFrameWindowed_V|    2   |    0   |    0   |
|        imag_V        |    2   |    0   |    0   |
|      magFrame_V      |    2   |    0   |    0   |
|     phaseFrame_V     |    1   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |    7   |    0   |    0   |
+----------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   OP1_V_64_cast_reg_326  |   44   |
|    OP1_V_cast_reg_311    |   38   |
|    OP2_V_cast_reg_316    |   38   |
|     exitcond_reg_287     |    1   |
|        i_1_reg_291       |   11   |
|         i_reg_145        |   11   |
|input_array_V_addr_reg_301|   10   |
|     p_036_rec_reg_123    |   11   |
|     p_039_rec_reg_134    |   11   |
|      p_rec1_reg_274      |   11   |
|       p_rec_reg_282      |   11   |
|        r_V_reg_321       |   38   |
|        tmp_reg_296       |   64   |
|    wn_V_1_addr_reg_306   |   10   |
+--------------------------+--------+
|           Total          |   309  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_74 |  p0  |   2  |  10  |   20   ||    10   |
|  grp_access_fu_74 |  p1  |   2  |  32  |   64   ||    32   |
|  grp_access_fu_99 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_111 |  p0  |   2  |  10  |   20   ||    10   |
|     grp_fu_245    |  p0  |   2  |   6  |   12   ||    6    |
|     grp_fu_245    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_254    |  p0  |   2  |  38  |   76   ||    38   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   276  || 10.2057 ||   138   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   72   |   116  |  11665 |  21217 |
|   Memory  |    7   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   138  |
|  Register |    -   |    -   |    -   |   309  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   15   |   72   |   126  |  11974 |  21355 |
+-----------+--------+--------+--------+--------+--------+
