set NETLIST_CACHE(InstructionDecoder,cells) {{schematic decoder_2_1_enable} {schematic decoder_2_4} {schematic Mux} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(InstructionDecoder,globals) vcc
set NETLIST_CACHE(InstructionDecoder,version) MMI_SUE4.4.0
set NETLIST_CACHE(InstructionDecoder) {{module InstructionDecoder (ALU_UNIT_ACTIVATOR, BRANCH_UNIT_ACTIVATOR, } {		IR_OUT_27, IR_OUT_29, IR_OUT_30, IR_OUT_31, LOAD_UNIT_ACTIVATOR, } {		STORE_UNIT_ACTIVATOR);} {	input		IR_OUT_27;} {	input		IR_OUT_29;} {	input		IR_OUT_30;} {	input		IR_OUT_31;} {	output		ALU_UNIT_ACTIVATOR;} {	output		BRANCH_UNIT_ACTIVATOR;} {	output		LOAD_UNIT_ACTIVATOR;} {	output		STORE_UNIT_ACTIVATOR;} { } {	wire	[3:0]	out;} {	wire	[1:0]	t;} {	wire		net_1;} {	wire		net_2;} {	wire		net_3;} {	wire		net_4;} { } {	Mux Mux(.y(t[0]), .b(IR_OUT_29), .a(IR_OUT_30), .s(IR_OUT_31));} {	decoder_2_4 decoder_2_4(.out(out[3:0]), .a(t[1:0]), .E(vcc));} {	decoder_2_1_enable decoder_2_1_enable(.e(out[2]), .a(IR_OUT_27), } {		.out1(STORE_UNIT_ACTIVATOR), .out0(LOAD_UNIT_ACTIVATOR));} {	not #0 inv(t[1], net_4);} {	not #0 inv_1(net_4, IR_OUT_31);} {	not #0 inv_2(1'b0, net_3);} {	not #0 inv_3(net_3, out[1]);} {	not #0 inv_4(ALU_UNIT_ACTIVATOR, net_1);} {	not #0 inv_5(net_1, out[0]);} {	not #0 inv_6(BRANCH_UNIT_ACTIVATOR, net_2);} {	not #0 inv_7(net_2, out[3]);} {} {endmodule		// InstructionDecoder} {}}
set NETLIST_CACHE(InstructionDecoder,names) {{240 380 {0 inv}} {840 -10 {1 out[1]}} {40 250 {1 IR_OUT_31}} {210 380 {0 net_4} {1 net_4}} {1150 270 {1 BRANCH_UNIT_ACTIVATOR} {2 BRANCH_UNIT_ACTIVATOR}} {930 490 {1 STORE_UNIT_ACTIVATOR}} {1150 190 {1 ALU_UNIT_ACTIVATOR} {2 ALU_UNIT_ACTIVATOR}} {930 -10 {0 inv_3}} {990 270 {0 out[3]}} {990 190 {0 out[0]}} {840 270 {1 out[3]}} {840 190 {1 out[0]}} {290 380 {0 t[1]}} {900 -10 {0 out[1]}} {230 290 {0 Mux}} {430 500 {0 out[2]}} {1140 -10 {1 1'b0}} {130 210 {0 IR_OUT_30}} {980 -10 {0 net_3} {1 net_3}} {630 460 {0 LOAD_UNIT_ACTIVATOR}} {1020 270 {0 inv_7}} {630 380 {1 t[1]}} {1020 190 {0 inv_5}} {360 500 {1 out[2]}} {40 210 {1 IR_OUT_30}} {160 380 {0 inv_1}} {470 10 {0 t[1:0]}} {130 380 {0 IR_OUT_31}} {1010 -10 {0 inv_2}} {130 230 {0 IR_OUT_29}} {1070 270 {0 net_2} {1 net_2}} {430 210 {1 t[0]}} {1070 190 {0 net_1} {1 net_1}} {930 460 {1 LOAD_UNIT_ACTIVATOR}} {40 460 {1 IR_OUT_27}} {40 230 {1 IR_OUT_29}} {310 10 {1 t[1:0]}} {1060 -10 {0 1'b0}} {670 10 {0 out[3:0]}} {470 30 {0 vcc}} {630 490 {0 STORE_UNIT_ACTIVATOR}} {300 50 {1 vcc}} {330 210 {0 t[0]}} {430 460 {0 IR_OUT_27}} {1100 270 {0 inv_6}} {130 250 {0 IR_OUT_31}} {740 10 {1 out[3:0]}} {530 480 {0 decoder_2_1_enable}} {1100 190 {0 inv_4}} {560 30 {0 decoder_2_4}}}
set NETLIST_CACHE(InstructionDecoder,wires) {{670 10 740 10 out[3:0]} {40 230 130 230 IR_OUT_29} {40 210 130 210 IR_OUT_30} {310 10 470 10 t[1:0]} {300 30 300 50 vcc} {300 30 470 30 vcc} {330 210 430 210 t[0]} {630 490 930 490 STORE_UNIT_ACTIVATOR} {630 460 930 460 LOAD_UNIT_ACTIVATOR} {40 460 430 460 IR_OUT_27} {360 500 430 500 out[2]} {290 380 630 380 t[1]} {70 250 70 380 IR_OUT_31} {70 380 130 380 IR_OUT_31} {70 250 130 250 IR_OUT_31} {40 250 70 250 IR_OUT_31} {840 -10 900 -10 out[1]} {1060 -10 1140 -10 1'b0} {840 190 990 190 out[0]} {840 270 990 270 out[3]}}
