# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../AD9851_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AD9851_test.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../AD9851_test.srcs/sources_1/new/DivideBy2N.v" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
