# Xilinx CORE Generator 6.3.03i
# User = thh
Initializing default project...
Loading plug-ins...
All runtime messages will be recorded in F:\PT8612\Xilinx\vhdl\HD_Module\coregen.log
# busformat=BusFormatAngleBracketNotRipped
# designflow=VHDL
# expandedprojectpath=F:\PT8612\Xilinx\vhdl\HD_Module
# flowvendor=Foundation_iSE
# formalverification=None
# simulationoutputproducts=VHDL
# xilinxfamily=Virtex2
# outputoption=DesignFlow
# overwritefiles=Default
# simvendor=ModelSim
# expandedprojectpath=F:\PT8612\Xilinx\vhdl\HD_Module
SETPROJECT .
Set current Project to F:\PT8612\Xilinx\vhdl\HD_Module
SET BusFormat = BusFormatAngleBracketNotRipped
SETXIPCPORTHOST 1045
XIPCPJSENDCORES virtex4
