Model {
  Name			  "phaselock_demo"
  Version		  6.0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.294"
    NumTestPointedSignals   0
  }
  PreLoadFcn		  "load phaselock_demo"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Thu Dec 16 15:53:22 1999"
  Creator		  "ksubbara"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "rlandy"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Feb 17 14:32:17 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:294>"
  ConfigurationManager	  "none"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "oneshot"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  off
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  off
  ProdHWDeviceType	  "32-bit Generic"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.3"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.3"
	  StartTime		  "0.0"
	  StopTime		  "1e-4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1/(4*5e6)"
	  MinStep		  "auto"
	  RelTol		  "1e-1"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.0.3"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SaveTime		  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "LocalBlockOutputs"
	    Cell		    "BufferReuse"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  BlockReduction	  on
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  off
	  BufferReuse		  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  off
	  ParameterPooling	  off
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.3"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.3"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.3"
	  UpdateModelReferenceTargets "IfOutOfDate"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		8
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"LifeSpan"
		Cell			"NoFixptDivByZeroProtection"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "1.0.3"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      FrameConversion
      OutFrame		      "Frame based"
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SignalConversion
      OverrideOpt	      off
    }
    Block {
      BlockType		      InitialCondition
      Value		      "1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      ZeroCross		      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      StateSpace
      A			      "1"
      B			      "1"
      C			      "1"
      D			      "1"
      X0		      "0"
      AbsoluteTolerance	      "auto"
      Realization	      "auto"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      Realization	      "auto"
    }
    Block {
      BlockType		      TriggerPort
      TriggerType	      "rising"
      StatesWhenEnabling      "inherit"
      ShowOutputPort	      off
      OutputDataType	      "auto"
      SampleTimeType	      "triggered"
      SampleTime	      "1"
      ZeroCross		      on
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "phaselock_demo"
    Location		    [85, 131, 798, 565]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Analog\nFilter "
      Ports		      [1, 1]
      Position		      [230, 130, 290, 180]
      SourceBlock	      "dspddes2/Analog\nFilter Design"
      SourceType	      "Analog Filter Design"
      ShowPortLabels	      on
      method		      "Elliptic"
      filttype		      "Lowpass"
      N			      "4"
      Wlo		      "2*pi*350e3"
      Whi		      "80"
      Rp		      "3"
      Rs		      "80"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Display
      Name		      "Current value"
      Ports		      [1]
      Position		      [570, 306, 655, 404]
      BackgroundColor	      "yellow"
      Decimation	      "1"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Divide by N"
      Ports		      [1, 1, 0, 1]
      Position		      [160, 255, 260, 305]
      Orientation	      "left"
      AncestorBlock	      "rab_favorites/Divide by N"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Divide by N"
	Location		[111, 254, 712, 554]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "div #"
	  Position		  [140, 158, 170, 172]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  TriggerPort
	  Name			  "Clock In"
	  Ports			  []
	  Position		  [225, 20, 245, 40]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [135, 95, 165, 125]
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  Ports			  [2, 1]
	  Position		  [365, 102, 395, 133]
	  Operator		  "mod"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  Position		  [455, 97, 485, 128]
	  Operator		  "<"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [215, 100, 235, 120]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  Position		  [270, 90, 305, 130]
	  SampleTime		  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Clock Out"
	  Position		  [540, 108, 570, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25; 240, 0; 0, 20]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "div #"
	  SrcPort		  1
	  Points		  [175, 0]
	  DstBlock		  "Math\nFunction"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 90; -195, 0]
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Relational\nOperator"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Clock Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Fout=N*Fr=5MHz"
      Position		      [310, 265, 340, 295]
      Orientation	      "left"
      Value		      "5"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      Position		      [370, 155, 400, 185]
      BackgroundColor	      "green"
      Gain		      "3*1.558*k4"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Loop Compensator"
      Position		      [330, 68, 425, 112]
      BackgroundColor	      "green"
      Numerator		      "[1.7e4*k1 1e8]*0.0026*k0"
      Denominator	      "[1e-7*k2  1.2*k3  0]"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Loop Optimizer"
      Ports		      [1]
      Position		      [605, 29, 680, 101]
      BackgroundColor	      "green"
      DropShadow	      on
      SourceBlock	      "srolib/Signal Constraint"
      SourceType	      "Signal Constraint"
      ShowPortLabels	      on
      DialogPosition	      "[0.050625 0.2075 0.38625 0.245]"
      SaveIn		      "workspace"
      SaveAs		      "OptimProject"
      LogID		      "SRO_DataLog_1"
      Ylim		      "[-0.5 1.5]"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Make Square2"
      Ports		      [1, 1]
      Position		      [65, 130, 95, 180]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Make Square"
      MaskDescription	      "For input +ve values output is 1\nFor input -ve"
" values output is 0"
      MaskDisplay	      "plot(0,0,100,100,[90,70,70,50,50,30,30,10,10],["
"20,20,40,40,20,20,40,40,20],[90,87,84,80,76,73,70,67,63,60,57,53,50,47,44,40,"
"36,33,30,27,23,20,17,13,10],[70,65,63,62,63,65,70,75,77,78,77,75,70,65,63,62,"
"63,65,70,75,77,78,77,75,70])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Make Square2"
	Location		[459, 360, 767, 528]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [30, 80, 60, 110]
	  Value			  "0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  Position		  [135, 32, 165, 63]
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [270, 43, 300, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Make Square3"
      Ports		      [1, 1]
      Position		      [355, 215, 385, 265]
      Orientation	      "left"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Make Square"
      MaskDescription	      "For input +ve values output is 1\nFor input -ve"
" values output is 0"
      MaskDisplay	      "plot(0,0,100,100,[90,70,70,50,50,30,30,10,10],["
"20,20,40,40,20,20,40,40,20],[90,87,84,80,76,73,70,67,63,60,57,53,50,47,44,40,"
"36,33,30,27,23,20,17,13,10],[70,65,63,62,63,65,70,75,77,78,77,75,70,65,63,62,"
"63,65,70,75,77,78,77,75,70])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Make Square3"
	Location		[459, 360, 767, 528]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [30, 80, 60, 110]
	  Value			  "0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  Position		  [135, 32, 165, 63]
	  Operator		  ">"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [270, 43, 300, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [1]
      Position		      [630, 125, 660, 165]
      Location		      [810, 102, 1223, 583]
      Open		      on
      NumInputPorts	      "1"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      TimeRange		      "0.00012"
      YMin		      "-0.2"
      YMax		      "1.4"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      Ports		      [0, 1]
      Position		      [15, 140, 45, 170]
      ShowName		      off
      SineType		      "Time based"
      Frequency		      "2*pi*(1e6)"
      Phase		      "pi"
      SampleTime	      "0"
      Port {
	PortNumber		1
	Name			"Input"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum1"
      Ports		      [2, 1]
      Position		      [190, 145, 210, 165]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|-+"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum2"
      Ports		      [2, 1]
      Position		      [445, 80, 465, 100]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|++"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Tuned parameters\nk0, k1, k2, k3, k4"
      Position		      [480, 340, 520, 370]
      BackgroundColor	      "yellow"
      Value		      "[k0, k1,k2,k3 k4]'"
      VectorParams1D	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage-Controlled\nOscillator"
      Ports		      [1, 1]
      Position		      [495, 132, 540, 178]
      SourceBlock	      "commsynccomp2/Voltage-Controlled\nOscillator"
      SourceType	      "Voltage-Controlled Oscillator"
      ShowPortLabels	      on
      Ac		      "1"
      Fc		      "4.9e6"
      Kc		      "0.1e6"
      Ph		      "pi*0.6"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "phase/freq detector"
      Ports		      [2, 2]
      Position		      [130, 139, 170, 201]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"phase/freq detector"
	Location		[683, 223, 1057, 523]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ref"
	  Position		  [40, 58, 70, 72]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "var"
	  Position		  [40, 223, 70, 237]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [45, 140, 70, 160]
	}
	Block {
	  BlockType		  Reference
	  Name			  "D Flip-Flop"
	  Ports			  [3, 2]
	  Position		  [130, 27, 175, 103]
	  SourceBlock		  "simulink_extras/Flip Flops/D Flip-Flop"
	  SourceType		  "DFlipFlop"
	  ShowPortLabels	  on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "D Flip-Flop1"
	  Ports			  [3, 2]
	  Position		  [125, 192, 170, 268]
	  SourceBlock		  "simulink_extras/Flip Flops/D Flip-Flop"
	  SourceType		  "DFlipFlop"
	  ShowPortLabels	  on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [2, 1]
	  Position		  [195, 127, 225, 158]
	  Orientation		  "left"
	  Operator		  "NAND"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  Position		  [130, 130, 160, 160]
	  Orientation		  "left"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "T1"
	  Position		  [210, 75, 230, 95]
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "T2"
	  Position		  [195, 240, 215, 260]
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "U"
	  Position		  [280, 203, 310, 217]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "D"
	  Position		  [280, 38, 310, 52]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "ref"
	  SrcPort		  1
	  DstBlock		  "D Flip-Flop"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "var"
	  SrcPort		  1
	  DstBlock		  "D Flip-Flop1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -110]
	    DstBlock		    "D Flip-Flop"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "D Flip-Flop1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [0, 0; -20, 0]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "D Flip-Flop"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "D Flip-Flop1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "D Flip-Flop"
	  SrcPort		  1
	  Points		  [0, 0; 80, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Logical\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "D"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "D Flip-Flop1"
	  SrcPort		  1
	  Points		  [0, 0; 85, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "Logical\nOperator"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "U"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "D Flip-Flop"
	  SrcPort		  2
	  DstBlock		  "T1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D Flip-Flop1"
	  SrcPort		  2
	  DstBlock		  "T2"
	  DstPort		  1
	}
      }
    }
    Line {
      Name		      "Input"
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      DstBlock		      "Make Square2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Voltage-Controlled\nOscillator"
      SrcPort		      1
      Points		      [20, 0; 0, 85]
      DstBlock		      "Make Square3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Make Square2"
      SrcPort		      1
      DstBlock		      "phase/freq detector"
      DstPort		      1
    }
    Line {
      SrcBlock		      "phase/freq detector"
      SrcPort		      1
      DstBlock		      "Sum1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "phase/freq detector"
      SrcPort		      2
      Points		      [25, 0]
      DstBlock		      "Sum1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum1"
      SrcPort		      1
      DstBlock		      "Analog\nFilter "
      DstPort		      1
    }
    Line {
      SrcBlock		      "Make Square3"
      SrcPort		      1
      DstBlock		      "Divide by N"
      DstPort		      trigger
    }
    Line {
      SrcBlock		      "Fout=N*Fr=5MHz"
      SrcPort		      1
      DstBlock		      "Divide by N"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Divide by N"
      SrcPort		      1
      Points		      [-55, 0; 0, -95]
      DstBlock		      "phase/freq detector"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Tuned parameters\nk0, k1, k2, k3, k4"
      SrcPort		      1
      DstBlock		      "Current value"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Loop Compensator"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "Sum2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum2"
      SrcPort		      1
      Points		      [5, 0; 5, 0]
      Branch {
	DstBlock		"Voltage-Controlled\nOscillator"
	DstPort			1
      }
      Branch {
	Points			[100, 0]
	Branch {
	  Points		  [0, -25]
	  DstBlock		  "Loop Optimizer"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 55]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Analog\nFilter "
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	Points			[0, -65]
	DstBlock		"Loop Compensator"
	DstPort			1
      }
      Branch {
	Points			[0, 15]
	DstBlock		"Gain"
	DstPort			1
      }
    }
    Annotation {
      Position		      [58, 185]
    }
    Annotation {
      Name		      "Phase-Lock Loop Tuning Demo"
      Position		      [146, 53]
      BackgroundColor	      "yellow"
      DropShadow	      on
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Double-click on the Loop Optimizer block\nto op"
"timize the design parameters k0, k1, k2, k3, k4.\n\nThe red lower and upper c"
"onstraints specify\nthe desired response for the phase-lock loop."
      Position		      [165, 380]
    }
  }
}
