
---------- Begin Simulation Statistics ----------
final_tick                               2541685859500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748864                       # Number of bytes of host memory used
host_op_rate                                   191981                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.86                       # Real time elapsed on the host
host_tick_rate                              534048901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197305                       # Number of instructions simulated
sim_ops                                       4197305                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011676                       # Number of seconds simulated
sim_ticks                                 11676014500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.783026                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  328767                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               559289                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2645                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             57431                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            864868                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46540                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          195736                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           149196                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1036972                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       647917                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       141957                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1789                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          730                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       116775                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1        19171                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        13564                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        28164                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        19089                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        14370                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         3711                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         5485                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1273                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          247                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          185                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          264                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         3958                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4200                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2142                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       557869                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         7188                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        45097                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        36939                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        32633                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        32168                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        34510                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        13030                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        10385                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        14546                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1786                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          692                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          228                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          284                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       205128                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1831                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        11070                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   63011                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25898                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197305                       # Number of instructions committed
system.cpu.committedOps                       4197305                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.560332                       # CPI: cycles per instruction
system.cpu.discardedOps                        186168                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607774                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451067                       # DTB hits
system.cpu.dtb.data_misses                       7553                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406040                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848536                       # DTB read hits
system.cpu.dtb.read_misses                       6747                       # DTB read misses
system.cpu.dtb.write_accesses                  201734                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602531                       # DTB write hits
system.cpu.dtb.write_misses                       806                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18053                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3387679                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1022609                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           654130                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16663893                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179845                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  892203                       # ITB accesses
system.cpu.itb.fetch_acv                          677                       # ITB acv
system.cpu.itb.fetch_hits                      886322                       # ITB hits
system.cpu.itb.fetch_misses                      5881                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4203     69.29%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6066                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14409                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.40%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10773686000     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9296000      0.08%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18319500      0.16%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               879211500      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11680513000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902019                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946247                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7932828500     67.92%     67.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3747684500     32.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23338410                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85451      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542127     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839710     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592894     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197305                       # Class of committed instruction
system.cpu.quiesceCycles                        13619                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6674517                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          428                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22743456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22743456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22743456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22743456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116633.107692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116633.107692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116633.107692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116633.107692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12979491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12979491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12979491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12979491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66561.492308                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66561.492308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66561.492308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66561.492308                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22393959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22393959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116635.203125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116635.203125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12779994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12779994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66562.468750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66562.468750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.296208                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539279371000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.296208                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206013                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206013                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127276                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34842                       # Transaction distribution
system.membus.trans_dist::WritebackClean        85742                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34122                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28976                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40838                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       258343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       258343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11008704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11008704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6686400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6686833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17706801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156561                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002740                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052275                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156132     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     429      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156561                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           815737038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375566000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          457734500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5521216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4467776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9988992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5521216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5521216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         472868203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         382645636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             855513840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    472868203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        472868203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190980236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190980236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190980236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        472868203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        382645636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1046494076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000205476250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7285                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7285                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110994                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120373                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120373                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10310                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2155                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1998031250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  728840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4731181250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13706.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32456.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103317                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120373                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.713119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.486290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.066772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34125     42.17%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24196     29.90%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10023     12.38%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4495      5.55%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2353      2.91%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1434      1.77%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          945      1.17%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          557      0.69%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2801      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80929                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.008373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.387595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.761835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1305     17.91%     17.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5498     75.47%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.98%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.26%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            17      0.23%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.25%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.224296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.209610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6561     90.06%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.37%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              408      5.60%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              150      2.06%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.85%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7285                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9329152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7564416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9988992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7703872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       647.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    855.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    659.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11676009500                       # Total gap between requests
system.mem_ctrls.avgGap                      42235.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4892096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7564416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418986804.101690709591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380014601.729040324688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 647859421.551763296127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120373                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2488704500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2242476750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 287281539250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28848.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32123.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2386594.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313603080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166657425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557798220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308486340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     921345360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5094189750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193745760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7555825935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.123720                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    453646000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    389740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10832628500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            264322800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140468130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           482985300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          308486340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     921345360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5051424930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229758240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7398791100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.674367                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    545585000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    389740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10740689500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11668814500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1537087                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1537087                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1537087                       # number of overall hits
system.cpu.icache.overall_hits::total         1537087                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86333                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86333                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86333                       # number of overall misses
system.cpu.icache.overall_misses::total         86333                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5315082000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5315082000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5315082000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5315082000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1623420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1623420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1623420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1623420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053180                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053180                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053180                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053180                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61564.894073                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61564.894073                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61564.894073                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61564.894073                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        85742                       # number of writebacks
system.cpu.icache.writebacks::total             85742                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86333                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86333                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86333                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86333                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5228750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5228750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5228750000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5228750000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053180                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053180                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053180                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053180                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60564.905656                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60564.905656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60564.905656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60564.905656                       # average overall mshr miss latency
system.cpu.icache.replacements                  85742                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1537087                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1537087                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86333                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86333                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5315082000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5315082000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1623420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1623420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61564.894073                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61564.894073                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5228750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5228750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60564.905656                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60564.905656                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.809148                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1563004                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.212584                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.809148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3333172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3333172                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312164                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312164                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312164                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312164                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105652                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105652                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105652                       # number of overall misses
system.cpu.dcache.overall_misses::total        105652                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6776349500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6776349500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6776349500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6776349500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417816                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074517                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64138.393026                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64138.393026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64138.393026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64138.393026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34666                       # number of writebacks
system.cpu.dcache.writebacks::total             34666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36711                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36711                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4390419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4390419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4390419000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4390419000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048625                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048625                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048625                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63683.715061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63683.715061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63683.715061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63683.715061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68785                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292075500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292075500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66913.463688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66913.463688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39951                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39951                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2665150500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2665150500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66710.482841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66710.482841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61719.908597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61719.908597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725268500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725268500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59512.538806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59512.538806                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62236000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62236000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079234                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079234                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70243.792325                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70243.792325                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079234                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079234                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69243.792325                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69243.792325                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541685859500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.367134                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.047554                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.367134                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950037                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552089849500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 569137                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751936                       # Number of bytes of host memory used
host_op_rate                                   569131                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.00                       # Real time elapsed on the host
host_tick_rate                              629859663                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7399993                       # Number of instructions simulated
sim_ops                                       7399993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008190                       # Number of seconds simulated
sim_ticks                                  8189621000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.408094                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  171248                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               377131                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1699                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            518940                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              35540                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          172032                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           136492                       # Number of indirect misses.
system.cpu.branchPred.lookups                  644356                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       385833                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        98073                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          239                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          100                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        72701                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1         7874                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         6120                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        10444                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         7345                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5         9825                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         2476                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1272                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          953                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          269                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          448                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11           67                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          415                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         1632                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          197                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       361836                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1937                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        21383                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        22804                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        18845                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        14371                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        18305                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         8338                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         4162                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         8915                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1252                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          664                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          461                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          294                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       115461                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          195                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         3721                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   50158                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19387                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2463628                       # Number of instructions committed
system.cpu.committedOps                       2463628                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.602130                       # CPI: cycles per instruction
system.cpu.discardedOps                        109768                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165214                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       824693                       # DTB hits
system.cpu.dtb.data_misses                       2992                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   107910                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483070                       # DTB read hits
system.cpu.dtb.read_misses                       2530                       # DTB read misses
system.cpu.dtb.write_accesses                   57304                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341623                       # DTB write hits
system.cpu.dtb.write_misses                       462                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4668                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1945321                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            563232                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           367201                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12318860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.151466                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  328516                       # ITB accesses
system.cpu.itb.fetch_acv                          259                       # ITB acv
system.cpu.itb.fetch_hits                      325269                       # ITB hits
system.cpu.itb.fetch_misses                      3247                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.78%      4.78% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.01% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5111     80.08%     85.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     158      2.48%     87.57% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.61% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.64% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.24%     94.88% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.21% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6382                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9966                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2316     41.20%     41.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.69%     41.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3257     57.94%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5621                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2313     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2313     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4674                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5844746000     71.37%     71.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66704000      0.81%     72.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11326500      0.14%     72.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2266982500     27.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8189759000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998705                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.710163                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.831525                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 418                      
system.cpu.kern.mode_good::user                   418                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 418                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544980                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.705485                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6875642000     83.95%     83.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1314117000     16.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16265192                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43240      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1524074     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3576      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486122     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339501     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58949      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2463628                       # Class of committed instruction
system.cpu.quiesceCycles                       114050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3946332                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256689                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2666766714                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2666766714                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2666766714                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2666766714                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118428.222489                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118428.222489                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118428.222489                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118428.222489                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           206                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    41.200000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1539558085                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1539558085                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1539558085                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1539558085                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68370.107692                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68370.107692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68370.107692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68370.107692                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6224475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6224475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115268.055556                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115268.055556                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3524475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3524475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65268.055556                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65268.055556                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2660542239                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2660542239                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118435.819044                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118435.819044                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1536033610                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1536033610                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68377.564548                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68377.564548                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91552                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41816                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72078                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14379                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15415                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15415                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72090                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18317                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 366217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9226304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9226304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3393856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3396783                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14060783                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130241                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001674                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040878                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130023     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     218      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130241                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3104500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           725064643                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184580250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          382947250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4613312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2155328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6768640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4613312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4613312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2676224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2676224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41816                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41816                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         563312026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         263177991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826490017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    563312026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        563312026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      326782399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            326782399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      326782399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        563312026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        263177991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1153272416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244354500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106308                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105761                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113804                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105761                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1067                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5451                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1513749000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  502770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3399136500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15053.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33803.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       117                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71885                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105761                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    396                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.048592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.557972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.666846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25758     41.14%     41.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18640     29.77%     70.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7910     12.64%     83.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3409      5.45%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1938      3.10%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1079      1.72%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          658      1.05%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          456      0.73%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2755      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62603                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.487682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.757190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.333743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1467     21.14%     21.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            920     13.25%     34.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4170     60.08%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           211      3.04%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            83      1.20%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            45      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            19      0.27%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            10      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.226354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.777798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6099     87.88%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              322      4.64%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              327      4.71%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              130      1.87%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.48%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.13%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.13%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6435456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  333184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7215424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6768704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7283456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       881.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    889.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8189624000                       # Total gap between requests
system.mem_ctrls.avgGap                      37299.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4289536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2145920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7215424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 523777107.634162843227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 262029219.667186081409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 881044922.591655969620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113804                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2254515750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1144620750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 205553423500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31276.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33988.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1806205.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            258168120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137193045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401789220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          312573600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     646601280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3488156040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        210182400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5454663705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        666.045926                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    512016500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    273520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7411278750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            189331380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            100609245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           316916040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          276425100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     646601280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3451167600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241193760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5222244405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.666188                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    592660500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    273520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7330278000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               180000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117429714                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1150500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1634500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              108000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10343990000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       850593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           850593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       850593                       # number of overall hits
system.cpu.icache.overall_hits::total          850593                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72089                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72089                       # number of overall misses
system.cpu.icache.overall_misses::total         72089                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4662867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4662867500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4662867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4662867500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       922682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       922682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       922682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       922682                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.078130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.078130                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.078130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.078130                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64682.094356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64682.094356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64682.094356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64682.094356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72078                       # number of writebacks
system.cpu.icache.writebacks::total             72078                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72089                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72089                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72089                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72089                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4590778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4590778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4590778500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4590778500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.078130                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.078130                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.078130                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.078130                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63682.094356                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63682.094356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63682.094356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63682.094356                       # average overall mshr miss latency
system.cpu.icache.replacements                  72078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       850593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          850593                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72089                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72089                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4662867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4662867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       922682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       922682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.078130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.078130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64682.094356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64682.094356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4590778500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4590778500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.078130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.078130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63682.094356                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63682.094356                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980658                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              980920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.511295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.980658                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1917453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1917453                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       748914                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           748914                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       748914                       # number of overall hits
system.cpu.dcache.overall_hits::total          748914                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51353                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51353                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51353                       # number of overall misses
system.cpu.dcache.overall_misses::total         51353                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3361959500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3361959500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3361959500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3361959500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800267                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65467.635776                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65467.635776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65467.635776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65467.635776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19352                       # number of writebacks
system.cpu.dcache.writebacks::total             19352                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18242                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2171753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2171753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2171753000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2171753000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233705500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233705500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041375                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041375                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041375                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65590.075806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65590.075806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65590.075806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65590.075806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120342.687951                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120342.687951                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33677                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       448325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          448325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1510552500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1510552500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       469802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       469802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70333.496298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70333.496298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3793                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3793                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247231000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233705500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233705500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70528.783081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70528.783081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203753.705318                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203753.705318                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29876                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29876                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1851407000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1851407000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61969.708127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61969.708127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    924522000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    924522000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59928.826084                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59928.826084                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          580                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          580                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43096000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43096000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063569                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063569                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74303.448276                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74303.448276                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          580                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          580                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063569                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063569                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73303.448276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73303.448276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8808                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8808                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8808                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8808                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10403990000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              823050                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34701                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.718337                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670075                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670075                       # Number of data accesses

---------- End Simulation Statistics   ----------
