// Seed: 1713785406
module module_0 #(
    parameter id_3 = 32'd50
) (
    id_1,
    id_2
);
  inout wire id_2;
  module_3 modCall_1 ();
  inout wire id_1;
  parameter id_3 = 1;
  wire id_4;
  defparam id_3.id_3 = 1;
endmodule
module module_1;
  logic [1 : {  -1  ,  -1  >  -1  }] id_1;
  ;
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2;
  wire id_1;
  wire [1  ==  -1 : 1] id_2;
  wire id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign id_3 = id_1;
endmodule
module module_3;
  always @(negedge -1) #1;
endmodule
