Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Aug 23 23:18:27 2023
| Host         : Nathan_Macbook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file config_mpsoc_wrapper_control_sets_placed.rpt
| Design       : config_mpsoc_wrapper
| Device       : xcu55c
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1620 |
|    Minimum number of control sets                        |  1329 |
|    Addition due to synthesis replication                 |   291 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2310 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1620 |
| >= 0 to < 4        |   670 |
| >= 4 to < 6        |   621 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |   247 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7189 |         1715 |
| No           | No                    | Yes                    |              29 |            5 |
| No           | Yes                   | No                     |            1546 |         1001 |
| Yes          | No                    | No                     |             440 |          167 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            5231 |         1884 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                            Clock Signal                                                                           |                                                                                                 Enable Signal                                                                                                 |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_187                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_186                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_765                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_764                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_739                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_738                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_733                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_732                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_192                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_191                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_196                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_195                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_190                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_189                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_223                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_222                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_219                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_218                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_189                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_188                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_178                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_177                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_173                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_172                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_191                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_190                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_211                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_210                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_215                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_214                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_222                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_221                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_221                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_220                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_220                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_219                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_713                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_712                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_177                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_176                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_727                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_726                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_179                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_178                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_22                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_21                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_204                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_203                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                     | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_18                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_17                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_207                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_206                                                                            |                1 |              1 |         1.00 |
| ~config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                          |                1 |              1 |         1.00 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_751                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_750                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_205                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_204                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_767                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_766                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_769                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_768                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_218                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_217                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                        |                1 |              1 |         1.00 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                           |                1 |              1 |         1.00 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |         1.00 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |         1.00 |
| ~config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              |                                                                                                                                                                                                               | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_773                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_772                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_216                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_215                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_17                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_16                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_741                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_740                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_781                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_780                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_789                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_788                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_184                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_183                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_214                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_213                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_193                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_192                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_213                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_212                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                       |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_201                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_200                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_200                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_199                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_212                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_211                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_79                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_78                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                               |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_210                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_209                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_21                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_20                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_717                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_716                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_719                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_718                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_73                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_72                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_197                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_196                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_737                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_736                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_209                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_208                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_206                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_205                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_203                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_202                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_20                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_19                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_174                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_173                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_202                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_201                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_2                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_1                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_199                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_198                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_723                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_722                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_198                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_197                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_180                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_179                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_701                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_700                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_707                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_706                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_753                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_752                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_195                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_194                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_185                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_184                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_172                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_171                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_711                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_710                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_134                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_133                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_170                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_169                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_76                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_75                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_145                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_144                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_130                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_129                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_775                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_774                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_118                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_117                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_749                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_748                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_87                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_86                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_829                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_828                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_114                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_113                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_144                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_143                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_138                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_137                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_93                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_92                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_168                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_167                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_99                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_98                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0   |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0         |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0 |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_132                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_131                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_119                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_118                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_116                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_115                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_155                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_154                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_167                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_166                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_165                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_164                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_121                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_120                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_823                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_822                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_849                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_848                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_855                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_854                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_147                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_146                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_140                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_139                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_14                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_13                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_13                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_12                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_143                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_142                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_112                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_111                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_124                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_123                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_161                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_160                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_160                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_159                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_156                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_155                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_150                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_149                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_859                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_858                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_137                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_136                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_135                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_134                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_128                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_127                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_120                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_119                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_127                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_126                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_126                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_125                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_827                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_826                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_122                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_121                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_162                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_161                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_833                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_832                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_16                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_15                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_839                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_838                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_94                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_93                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_837                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_836                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_136                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_135                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_807                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_806                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_825                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_824                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_851                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_850                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_861                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_860                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_90                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_89                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_82                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_81                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_853                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_852                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_91                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_90                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_164                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_163                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_95                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_94                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_81                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_80                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_142                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_141                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_113                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_112                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_141                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_140                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_139                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_138                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_857                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_856                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_148                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_147                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_125                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_124                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_12                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_11                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_169                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_168                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_166                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_165                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_163                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_162                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_159                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_158                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_152                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_151                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_84                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_83                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_133                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_132                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_117                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_116                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_123                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_122                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_158                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_157                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_154                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_153                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_149                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_148                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_108                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_107                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_151                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_150                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_107                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_106                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_102                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_101                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_103                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_102                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_106                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_105                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out                                                            |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0                                                                                |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_105                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_104                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_104                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_103                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_153                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_152                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_101                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_100                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_110                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_109                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_11                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_10                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_109                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_108                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_100                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_99                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_10                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_9                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_1                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_0                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_813                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_812                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_817                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_816                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_88                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_87                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_98                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_97                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_845                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_844                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_97                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_96                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_843                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_842                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_85                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_84                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_9                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_8                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_83                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_82                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_129                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_128                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_57                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_56                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_847                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_846                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_96                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_95                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_111                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_110                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_821                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_820                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_86                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_85                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_805                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_804                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_811                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_810                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_89                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_88                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_131                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_130                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_115                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_114                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_815                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_814                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_157                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_156                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_146                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_145                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_841                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_840                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_92                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_91                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_15                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_14                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_819                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_818                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_809                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_808                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_835                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_834                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_831                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_830                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_224                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_223                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_217                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_216                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_182                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_181                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_225                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_224                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_226                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_225                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_19                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_18                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_183                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_182                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_188                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_187                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_208                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_207                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_181                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_180                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_194                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_193                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_175                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_174                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_176                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_175                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_186                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_185                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_171                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_170                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_240                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_239                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_237                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_236                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_251                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_250                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_227                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_226                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_232                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_231                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_23                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_22                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_238                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_237                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_248                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_247                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_257                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_256                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_260                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_259                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_250                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_249                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_262                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_261                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_263                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_262                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_253                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_252                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_264                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_263                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_229                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_228                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_233                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_232                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_265                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_264                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_247                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_246                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_230                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_229                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_228                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_227                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_231                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_230                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_261                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_260                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_259                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_258                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_24                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_23                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_243                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_242                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_266                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_265                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_245                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_244                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_268                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_267                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_269                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_268                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_27                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_26                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_272                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_271                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_274                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_273                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_276                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_275                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_236                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_235                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_239                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_238                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_244                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_243                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_255                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_254                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_271                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_270                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_246                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_245                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_277                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_276                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_278                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_277                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_252                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_251                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_28                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_27                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_235                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_234                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_25                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_24                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_242                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_241                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_267                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_266                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_270                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_269                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_234                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_233                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_280                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_279                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_241                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_240                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_26                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_25                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_281                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_280                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_254                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_253                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_279                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_278                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_282                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_281                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_283                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_282                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_273                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_272                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_249                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_248                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_258                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_257                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_256                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_255                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_275                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_274                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_284                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_283                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_285                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_284                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_349                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_348                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_286                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_285                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_287                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_286                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_29                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_28                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_307                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_306                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_313                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_312                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_351                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_350                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_355                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_354                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_335                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_334                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_357                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_356                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_359                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_358                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_36                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_35                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_288                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_287                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_321                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_320                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_297                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_296                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_363                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_362                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_353                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_352                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_369                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_368                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_33                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_32                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_329                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_328                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_35                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_34                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_37                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_36                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_311                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_310                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_365                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_364                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_371                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_370                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_339                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_338                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_301                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_300                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_289                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_288                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_293                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_292                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_305                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_304                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_3                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_2                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_315                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_314                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_317                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_316                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_31                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_30                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_323                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_322                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_309                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_308                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_343                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_342                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_345                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_344                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_361                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_360                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_333                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_332                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_367                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_366                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_299                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_298                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_373                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_372                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_375                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_374                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_303                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_302                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_295                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_294                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_377                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_376                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_379                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_378                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_381                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_380                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_383                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_382                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_385                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_384                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_38                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_37                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_291                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_290                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_30                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_29                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_331                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_330                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_337                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_336                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_341                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_340                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_34                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_33                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_319                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_318                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_32                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_31                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_327                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_326                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_325                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_324                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_347                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_346                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_429                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_428                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_435                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_434                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_461                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_460                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_467                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_466                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_457                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_456                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_455                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_454                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_41                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_40                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_471                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_470                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_469                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_468                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_399                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_398                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_44                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_43                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_479                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_478                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_475                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_474                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_481                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_480                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_407                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_406                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_403                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_402                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_439                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_438                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_487                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_486                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_489                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_488                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_49                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_48                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_453                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_452                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_46                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_45                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_45                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_44                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_473                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_472                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_389                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_388                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_48                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_47                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_477                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_476                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_393                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_392                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_397                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_396                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_40                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_39                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_411                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_410                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_39                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_38                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_427                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_426                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_413                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_412                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_43                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_42                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_441                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_440                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_42                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_41                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_425                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_424                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_463                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_462                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_433                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_432                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_447                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_446                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_465                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_464                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_405                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_404                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_419                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_418                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_431                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_430                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_395                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_394                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_401                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_400                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_409                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_408                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_445                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_444                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_449                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_448                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_483                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_482                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_485                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_484                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_421                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_420                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_4                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_3                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_391                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_390                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_423                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_422                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_459                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_458                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_47                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_46                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_443                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_442                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_415                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_414                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_417                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_416                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_451                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_450                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_437                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_436                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_387                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_386                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_55                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_54                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_589                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_588                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_493                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_492                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_5                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_4                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_50                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_49                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_517                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_516                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_59                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_58                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_547                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_546                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_571                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_570                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_527                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_526                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_519                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_518                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_549                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_548                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_491                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_490                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_545                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_544                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_553                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_552                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_509                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_508                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_577                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_576                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_591                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_590                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_593                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_592                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_505                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_504                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_595                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_594                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_551                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_550                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_499                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_498                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_503                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_502                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_53                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_52                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_563                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_562                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_565                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_564                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_507                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_506                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_567                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_566                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_575                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_574                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_587                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_586                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_543                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_542                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_559                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_558                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_495                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_494                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_56                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_55                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_513                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_512                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_541                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_540                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_569                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_568                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_555                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_554                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_525                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_524                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_537                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_536                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_573                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_572                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_561                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_560                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_52                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_51                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_579                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_578                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_51                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_50                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_521                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_520                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_581                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_580                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_557                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_556                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_533                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_532                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_58                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_57                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_583                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_582                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_585                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_584                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_497                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_496                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_511                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_510                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_523                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_522                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_529                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_528                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_54                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_53                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_501                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_500                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_531                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_530                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_515                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_514                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_535                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_534                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_539                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_538                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_677                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_676                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_679                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_678                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_687                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_686                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_689                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_688                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_651                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_650                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_671                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_670                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_693                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_692                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_599                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_598                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_661                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_660                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_695                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_694                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_691                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_690                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_641                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_640                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_697                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_696                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_629                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_628                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_699                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_698                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_681                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_680                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_7                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_6                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_601                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_600                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_603                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_602                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_621                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_620                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_623                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_622                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_635                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_634                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_637                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_636                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_647                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_646                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_60                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_59                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_633                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_632                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_643                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_642                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_607                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_606                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_655                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_654                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_659                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_658                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_611                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_610                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_62                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_61                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_639                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_638                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_61                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_60                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_617                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_616                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_63                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_62                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_64                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_63                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_65                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_64                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_653                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_652                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_657                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_656                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_615                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_614                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_665                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_664                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_667                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_666                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_631                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_630                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_625                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_624                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_609                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_608                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_627                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_626                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_669                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_668                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_619                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_618                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_67                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_66                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_675                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_674                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_68                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_67                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_683                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_682                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_613                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_612                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_605                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_604                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_649                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_648                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_685                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_684                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_69                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_68                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_597                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_596                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_6                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_5                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_645                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_644                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_66                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_65                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_663                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_662                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_673                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_672                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_787                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_786                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_791                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_790                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_771                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_770                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_793                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_792                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_70                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_69                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_703                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_702                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_785                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_784                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_795                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_794                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_797                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_796                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_799                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_798                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_77                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_76                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_8                                                          |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_7                                                                              |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_757                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_756                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_779                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_778                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_80                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_79                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_71                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_70                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_801                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_800                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_745                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_744                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_783                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_782                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_725                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_724                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_803                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_802                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_729                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_728                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_755                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_754                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_761                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_760                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_763                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_762                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_777                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_776                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_759                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_758                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_78                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_77                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_721                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_720                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_731                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_730                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_735                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_734                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_743                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_742                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_747                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_746                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_75                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_74                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_705                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_704                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_709                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_708                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_715                                                        |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_714                                                                            |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_72                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_71                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos04_out_74                                                         |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/pos0_73                                                                             |                1 |              1 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                  | config_mpsoc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                    |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/E[0]                                                                                    | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              2 |         2.00 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                  |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/quadlet_i                                                    |                1 |              2 |         2.00 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                               |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                    | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                1 |              2 |         2.00 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                              |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                            |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                                                   |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/state[1]_i_1__3_n_0                                                                                                                  |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/state[1]_i_1__0_n_0                                                                                               |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                       |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/state[1]_i_1_n_0                                                                                                  |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/state[1]_i_1__1_n_0                                                                                               |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/state[1]_i_1__2_n_0                                                                                               |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/state_reg[2]_i_2__24_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/state_reg[2]_i_2__25_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__10_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/state_reg[2]_i_2__26_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/state_reg[2]_i_2__28_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                  |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/state_reg[2]_i_2__31_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.hw_intr[0]_i_1_n_0                                                                       |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/state_reg[2]_i_2__32_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/state_reg[2]_i_2__33_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                        | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                1 |              3 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/is_swx_I                                                                      |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/state_reg[2]_i_2__34_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i00_in                                                                                                                              | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i0                                                                                                    |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/state_reg[2]_i_2__35_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/state_reg[2]_i_2__36_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/state_reg[2]_i_2__46_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/state_reg[2]_i_2__37_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/state_reg[2]_i_2__38_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/state_reg[2]_i_2__39_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/state_reg[2]_i_2__40_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/state_reg[2]_i_2__41_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/state_reg[2]_i_2__42_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/state_reg[2]_i_2__43_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              3 |         1.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              3 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/state_reg[2]_i_2__27_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/state_reg[2]_i_2__45_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              3 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/state_reg[2]_i_2__30_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/state_reg[2]_i_2__29_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__7_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__8_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__0_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__2_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7_0[0]     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__1_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__5_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__6_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__4_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__9_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__3_0[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__14_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__13_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__12_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/state_reg[2]_i_7__11_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__18_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__17_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__16_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/state_reg[2]_i_7__15_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/state_reg[2]_i_2__44_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__22_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__21_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__20_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/state_reg[2]_i_7__19_0[0] |                                                                                                                                                                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/state_reg[2]_i_2__23_n_0                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                     | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                1 |              4 |         4.00 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                    | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                      |                1 |              4 |         4.00 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                         | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                      |                1 |              4 |         4.00 |
| ~config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              |                                                                                                                                                                                                               | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                      |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                     |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                        |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | config_mpsoc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/rd_ptr[9]_i_1__0_n_0                                                                                              | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/rd_ptr[4]_i_1__0_n_0                                                                |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[157]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[127]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[132]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[135]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[145]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[128]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[139]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[141]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[131]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[129]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[143]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[146]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[144]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[147]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[152]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[153]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[150]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[151]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[148]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[154]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[155]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[156]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[149]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/rs1_ptr[9]_i_1__3_n_0                                                                                                                | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/rs1_ptr[4]_i_1_n_0                                                                                     |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[132]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[133]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[143]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[145]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[138]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[127]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[148]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[149]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[134]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[136]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[139]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[142]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[141]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[130]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[135]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[144]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[146]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[126]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[137]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[147]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[150]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[151]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[152]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[153]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[140]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[128]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[131]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[129]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[156]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[155]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[157]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[154]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[133]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[144]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[126]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[134]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[135]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[136]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[137]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[138]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[143]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[130]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[132]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[127]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[141]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[145]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[147]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[140]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[131]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[142]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[146]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[148]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[149]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[150]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[128]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[129]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[139]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[157]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[153]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[156]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[155]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[154]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[151]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[152]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[136]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[131]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[137]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[138]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[139]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[126]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[128]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[129]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[133]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[130]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[134]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[135]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[127]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[132]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[149]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[147]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[156]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[150]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[157]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[152]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[140]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[144]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[143]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[153]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[148]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[151]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[154]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[155]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[142]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[145]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[146]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[141]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[126]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[144]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[151]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[156]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[137]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[138]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[139]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[142]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[131]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[145]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[150]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[128]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[129]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[132]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[140]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[136]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[141]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[143]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[146]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[148]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[130]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[135]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[147]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[149]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[152]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[127]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[153]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[133]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[134]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[154]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[155]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[157]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[126]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[128]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[130]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[131]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[127]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[129]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[134]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[143]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[150]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[152]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[156]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[146]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[149]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[147]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[138]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[136]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[140]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[139]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[145]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[153]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[154]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[155]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[135]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[137]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[141]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[142]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[144]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[148]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[157]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[133]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[151]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/parallel_regs[132]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/rd_ptr[9]_i_1__2_n_0                                                                                              | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/rd_ptr[4]_i_1__2_n_0                                                                |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/slv_reg0_reg[27]_rep                                                                                              |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[133]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[134]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[135]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[130]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[136]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[127]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[137]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[132]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[138]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[129]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[126]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[128]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[131]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[150]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[154]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[148]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[152]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[146]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[140]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[142]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[156]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[155]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[139]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[151]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[147]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[144]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[149]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[141]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[157]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[153]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[143]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/parallel_regs[145]_i_1_n_0                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/rd_ptr[9]_i_1_n_0                                                                                                 | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/rd_ptr[4]_i_1_n_0                                                                   |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                     | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                1 |              4 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/rd_ptr[9]_i_1__1_n_0                                                                                              | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/rd_ptr[4]_i_1__1_n_0                                                                |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[133]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[134]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[130]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[136]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[142]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[126]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[138]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                4 |              4 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[137]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                3 |              4 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/parallel_regs[140]_i_1_n_0                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |                2 |              4 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/q_ptr[9]_i_1__3_n_0                                                                                                                  | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/q_ptr[4]_i_1__3_n_0                                                                                    |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/q_ptr[9]_i_1__3_n_0                                                                                                                  |                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___2_n_0                                                                                                             |                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___2_n_0                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/rd_up_ptr[4]_i_1__0_n_0                                                             |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/counter[4]_i_1_n_0                                                    | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/counter[4]_i_1_n_0                                                    | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___2_n_0                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/rd_up_ptr[4]_i_1_n_0                                                                |                4 |              5 |         1.25 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___2_n_0                                                                                                             |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/rs2_ptr[9]_i_1__3_n_0                                                                                                                | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/rs2_ptr[4]_i_1_n_0                                                                                     |                1 |              5 |         5.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/rs2_ptr[9]_i_1__3_n_0                                                                                                                |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___2_n_0                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/rd_up_ptr[4]_i_1__2_n_0                                                             |                1 |              5 |         5.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___2_n_0                                                                                                             |                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___2_n_0                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/rd_up_ptr[4]_i_1__1_n_0                                                             |                1 |              5 |         5.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/counter[4]_i_1_n_0                                                    | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/counter[4]_i_1_n_0                                                    | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[0].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[1].ps_convert_tile/psc_block[1].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/WEST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[2].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                4 |              5 |         1.25 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/counter[4]_i_1_n_0                                                    | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[1].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___2_n_0                                                                                                             |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/NORTH_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/counter[4]_i_1_n_0                                                    | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[0].ps_convert_tile/psc_block[0].ps_convert_block/counter[4]_i_1_n_0                                                     | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              5 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/rd_ptr[9]_i_1__1_n_0                                                                                              |                                                                                                                                                                                 |                5 |              6 |         1.20 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/rd_ptr[9]_i_1__2_n_0                                                                                              |                                                                                                                                                                                 |                6 |              6 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/rd_ptr[9]_i_1_n_0                                                                                                 |                                                                                                                                                                                 |                6 |              6 |         1.00 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                    |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                     |                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | config_mpsoc_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                |                1 |              6 |         6.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/rd_ptr[9]_i_1__0_n_0                                                                                              |                                                                                                                                                                                 |                6 |              6 |         1.00 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                   |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/rs1_ptr[9]_i_1__3_n_0                                                                                                                |                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | config_mpsoc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                1 |              7 |         7.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                1 |              7 |         7.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/wea119_out                                                                                                        | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              8 |         2.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/wea119_out                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                4 |              8 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/wea119_out                                                                                                        | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                2 |              8 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/wea119_out                                                                                                        | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              8 |         2.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                              | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                5 |              8 |         1.60 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                       | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                4 |              8 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                3 |              8 |         2.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                              | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                3 |              8 |         2.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                5 |              8 |         1.60 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                6 |              8 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                4 |              8 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                4 |              8 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                6 |              8 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                3 |              8 |         2.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                5 |              8 |         1.60 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                2 |              8 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                5 |              8 |         1.60 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                       | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                4 |              8 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                        | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                7 |              8 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                              | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                5 |              8 |         1.60 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                7 |              8 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                7 |              8 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                7 |              8 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                6 |              8 |         1.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                5 |              8 |         1.60 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                4 |              8 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                6 |              8 |         1.33 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                 |                                                                                                                                                                                 |                2 |              8 |         4.00 |
| ~config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                              | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |              8 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                           | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                3 |              8 |         2.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | config_mpsoc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |              8 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/wea119_out                                                                                                        | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |              8 |         2.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                         |                5 |              9 |         1.80 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                2 |              9 |         4.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___0_n_0                                                                                                             |                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/addra[9]_i_1__3_n_0                                                                                                                  | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                6 |             10 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/addrb[9]_i_1__3_n_0                                                                                                                  | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                6 |             10 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/rd_up_ptr[9]_i_1__3_n_0                                                                                                              |                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___1_n_0                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                6 |             10 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___3_n_0                                                                                                             |                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___1_n_0                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                5 |             10 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/addra[9]_i_1_n_0                                                                                                  | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                4 |             10 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___4_n_0                                                                                                             |                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                         |                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___0_n_0                                                                                                             |                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___4_n_0                                                                                                             |                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/addra[9]_i_1__0_n_0                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                5 |             10 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/addra[9]_i_1__2_n_0                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                6 |             10 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/rd_ptr[9]_i_1__3_n_0                                                                                                                 |                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___1_n_0                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                6 |             10 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___3_n_0                                                                                                             |                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___0_n_0                                                                                                             |                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/addra[9]_i_1__1_n_0                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                5 |             10 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___4_n_0                                                                                                             |                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___3_n_0                                                                                                             |                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___4_n_0                                                                                                             |                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___3_n_0                                                                                                             |                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___1_n_0                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                5 |             10 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___0_n_0                                                                                                             |                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                              | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |               11 |             12 |         1.09 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                             |                5 |             13 |         2.60 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                             | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                6 |             13 |         2.17 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                       | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                5 |             15 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54__7_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54__2_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54__0_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/q_ptr_0                                                                                                                              | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                4 |             16 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54__7_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54_n_0                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54__1_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54__5_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54__5_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               14 |             16 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54__6_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               14 |             16 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54__0_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               14 |             16 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54__3_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54_n_0                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54__2_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54__4_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54__6_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ram_reg_bram_0_i_54__5_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___67_n_0                                                                              |               14 |             16 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54__4_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/FSM/q_ptr                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                4 |             16 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/FSM/q_ptr                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                4 |             16 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54__7_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               14 |             16 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54__2_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54__0_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54__2_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54_n_0                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54__0_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               14 |             16 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54__7_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54__3_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               14 |             16 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54__1_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54__5_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_1[0]                                                                                   | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                8 |             16 |         2.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54__6_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/FSM/q_ptr                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                3 |             16 |         5.33 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54__1_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54__3_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               13 |             16 |         1.23 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/FSM/q_ptr                                                                                                             | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |                4 |             16 |         4.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/ram_reg_bram_0_i_54__1_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54_n_0                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               16 |             16 |         1.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ram_reg_bram_0_i_54__4_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54__6_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               14 |             16 |         1.14 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54__3_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ram_reg_bram_0_i_54__4_n_0                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___67_n_0                                                                              |               15 |             16 |         1.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                               |                8 |             17 |         2.12 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                              | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |               11 |             18 |         1.64 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                             | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                5 |             19 |         3.80 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    |                                                                                                                                                                                                               | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                       |                2 |             23 |        11.50 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                             |                4 |             23 |         5.75 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                7 |             28 |         4.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             30 |         2.73 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             30 |         2.73 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/state_reg[2]_0[0]                                                             |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             30 |         2.31 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             30 |         2.31 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             30 |         2.73 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               12 |             30 |         2.50 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/state_reg[2]_0[0]                                                             |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             30 |         2.31 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             30 |         2.73 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             30 |         2.31 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             30 |         2.73 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/state_reg[2]_0[0]                                                             |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             30 |         2.14 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/state_reg[2]_0[0]                                                            |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             30 |         2.73 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_tmp_reg[30]_i_2__39_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/out_tmp_reg[30]_i_2__18_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             31 |         2.38 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_tmp_reg[30]_i_2__40_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             31 |         2.38 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/out_tmp_reg[30]_i_2__27_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/sig_out_reg[30]_i_2__3_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/out_reg[31]_i_2__40_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/out_reg[31]_i_2__45_n_0                                                      |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/out_tmp_reg[30]_i_2__45_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/sig_out_reg[30]_i_2__21_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/sig_out_reg[30]_i_2__15_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/out_reg[31]_i_2__30_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/out_tmp_reg[30]_i_2__30_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/sig_out_reg[30]_i_2__6_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/sig_out_reg[30]_i_2__17_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/out_reg[31]_i_2__29_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/out_tmp_reg[30]_i_2__29_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/sig_out_reg[30]_i_2__5_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/out_tmp_reg[30]_i_2__26_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/out_reg[31]_i_2__26_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/out_tmp_reg[30]_i_2__25_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_tmp_reg[30]_i_2__41_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             31 |         2.21 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/sig_out_reg[30]_i_2__4_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/out_tmp_reg[30]_i_2__28_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/out_reg[31]_i_2__28_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/out_reg[31]_i_2__27_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/out_reg[31]_i_2__41_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/sig_out_reg[30]_i_2__18_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_tmp_reg[30]_i_2__42_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/out_reg[31]_i_2__42_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/out_tmp_reg[30]_i_2__31_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               12 |             31 |         2.58 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/sig_out_reg[30]_i_2__19_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_tmp_reg[30]_i_2__43_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/out_reg[31]_i_2__43_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/out_tmp_reg[30]_i_2__9_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/out_tmp_reg[30]_i_2__8_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             31 |         2.38 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/out_reg[31]_i_2__31_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/sig_out_reg[30]_i_2__20_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/out_tmp_reg[30]_i_2__10_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/out_tmp_reg[30]_i_2__20_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             31 |         2.21 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/out_tmp_reg[30]_i_2__44_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/sig_out_reg[30]_i_2__8_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/out_tmp_reg[30]_i_2__32_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/out_reg[31]_i_2__32_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/sig_out_reg[30]_i_2__7_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/sig_out_reg[30]_i_2__9_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/out_tmp_reg[30]_i_2__33_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             31 |         2.21 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/out_reg[31]_i_2__33_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/out_tmp_reg[30]_i_2__7_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/out_reg[31]_i_2__44_n_0                                                      |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/out_tmp_reg[30]_i_2__6_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             31 |         2.38 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/out_tmp_reg[30]_i_2__5_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/sig_out_reg[30]_i_2_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/out_tmp_reg[30]_i_2__4_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/out_tmp_reg[30]_i_2__23_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/sig_out_reg[30]_i_2__10_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/out_tmp_reg[30]_i_2__3_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/out_reg[31]_i_2__23_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/out_tmp_reg[30]_i_2__21_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/out_tmp_reg[30]_i_2__2_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/out_tmp_reg[30]_i_2__34_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/out_reg[31]_i_2__34_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/sig_out_reg[30]_i_2__0_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/sig_out_reg[30]_i_2__11_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/out_tmp_reg[30]_i_2__35_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/out_tmp_reg[30]_i_2__1_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               12 |             31 |         2.58 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/out_reg[31]_i_2__35_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/out_tmp_reg[30]_i_2__0_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/sig_out_reg[30]_i_2__12_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/out_tmp_reg[30]_i_2_n_0                                                      |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/out_tmp_reg[30]_i_2__36_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/out_reg[31]_i_2__24_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/out_reg[31]_i_2__36_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/out_tmp_reg[30]_i_2__14_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/sig_out_reg[30]_i_2__22_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/out_tmp_reg[30]_i_2__46_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/out_reg[31]_i_2__46_n_0                                                      |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/out_tmp_reg[30]_i_2__13_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |               12 |             31 |         2.58 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/out_tmp_reg[30]_i_2__16_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/sig_out_reg[30]_i_2__1_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/out_tmp_reg[30]_i_2__11_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/out_tmp_reg[30]_i_2__15_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/out_reg[31]_i_2__25_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/out_tmp_reg[30]_i_2__12_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/out_tmp_reg[30]_i_2__17_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/sig_out_reg[30]_i_2__2_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/out_tmp_reg[30]_i_2__19_n_0                                                  |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/out_tmp_reg[30]_i_2__22_n_0                                                   |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/out_tmp_reg[30]_i_2__24_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               12 |             31 |         2.58 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/sig_out_reg[30]_i_2__13_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_tmp_reg[30]_i_2__37_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/out_reg[31]_i_2__37_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/sig_out_reg[30]_i_2__14_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_tmp_reg[30]_i_2__38_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/out_reg[31]_i_2__38_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/out_reg[31]_i_2__39_n_0                                                     |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/sig_out_reg[30]_i_2__16_n_0                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             31 |         7.75 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[159].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[447].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[191].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[575].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[255].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[543].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[127].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                   | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             32 |         3.20 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[607].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               13 |             32 |         2.46 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[287].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[31].g1/E[0]                                                                          |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[511].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[767].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         |                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[351].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                5 |             32 |         6.40 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[223].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |               12 |             32 |         2.67 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[735].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[95].g1/E[0]                                                                          |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[703].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[671].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[319].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[63].g1/E[0]                                                                          |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[415].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[639].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[383].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/sig/genbit[479].g1/E[0]                                                                         |                                                                                                                                                                                                               |                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                     | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |                7 |             32 |         4.57 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                           |               13 |             33 |         2.54 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               13 |             35 |         2.69 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/east_mode[0]_i_1_n_0                                                                                                                 | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |               15 |             37 |         2.47 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                              | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |               39 |             42 |         1.08 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    | config_mpsoc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                     |                                                                                                                                                                                 |               12 |             47 |         3.92 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                      |               16 |             53 |         3.31 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/FSM/offset                                                                                                 |               46 |             59 |         1.28 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               13 |             59 |         4.54 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[415].g1/x_reg[31]_i_2__10_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               17 |             61 |         3.59 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[575].g1/x_reg[31]_i_2__5_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             61 |         4.69 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[383].g1/x_reg[31]_i_2__11_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             61 |         4.69 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[319].g1/x_reg[31]_i_2__13_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               16 |             61 |         3.81 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[31].g1/x_reg[31]_i_1__22_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             61 |         4.69 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[351].g1/x_reg[31]_i_2__12_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               12 |             61 |         5.08 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[511].g1/x_reg[31]_i_2__7_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               12 |             61 |         5.08 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[767].g1/x_reg[31]_i_2_n_0                                                           |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             61 |         4.36 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[287].g1/x_reg[31]_i_1__14_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             61 |         4.69 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[607].g1/x_reg[31]_i_2__4_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             61 |         4.36 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[543].g1/x_reg[31]_i_2__6_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               17 |             61 |         3.59 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[735].g1/x_reg[31]_i_2__0_n_0                                                        |                                                                                                                                                                                                               |                                                                                                                                                                                 |               16 |             61 |         3.81 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[191].g1/x_reg[31]_i_1__17_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               15 |             61 |         4.07 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[671].g1/x_reg[31]_i_2__2_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               15 |             61 |         4.07 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[127].g1/x_reg[31]_i_1__19_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               16 |             61 |         3.81 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[63].g1/x_reg[31]_i_1__21_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             61 |         4.69 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[639].g1/x_reg[31]_i_2__3_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               13 |             61 |         4.69 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[159].g1/x_reg[31]_i_1__18_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               15 |             61 |         4.07 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[223].g1/x_reg[31]_i_1__16_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               15 |             61 |         4.07 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[95].g1/x_reg[31]_i_1__20_n_0                                                        |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             61 |         4.36 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[447].g1/x_reg[31]_i_2__9_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             61 |         4.36 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[479].g1/x_reg[31]_i_2__8_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               14 |             61 |         4.36 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[255].g1/x_reg[31]_i_1__15_n_0_BUFGCE                                                |                                                                                                                                                                                                               |                                                                                                                                                                                 |               18 |             61 |         3.39 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/tanh/genbit[703].g1/x_reg[31]_i_2__1_n_0_BUFGCE                                                 |                                                                                                                                                                                                               |                                                                                                                                                                                 |               15 |             61 |         4.07 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                         |               25 |             63 |         2.52 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                           |                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               24 |             76 |         3.17 |
|  config_mpsoc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                    |                                                                                                                                                                                                               |                                                                                                                                                                                 |               25 |             79 |         3.16 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               35 |             96 |         2.74 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                                 |                8 |            128 |        16.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               |                                                                                                                                                                                 |              118 |            287 |         2.43 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/i___73_n_0                                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |               92 |            288 |         3.13 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[1].tile/i___73_n_0                                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |               86 |            288 |         3.35 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/i___73_n_0                                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |               98 |            288 |         2.94 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/i___73_n_0                                                                                                            | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |               96 |            288 |         3.00 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1[0]                                                                                                        |              169 |            291 |         1.72 |
|  config_mpsoc_i/clk_wiz_1/inst/clk_out1                                                                                                                           |                                                                                                                                                                                                               | config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep_n_0                                                                                            |              175 |            303 |         1.73 |
|  config_mpsoc_i/mySPAR_v1_0/inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/EAST_IO/psc_tile[1].ps_convert_tile/psc_block[2].ps_convert_block/slv_reg0_reg[31]_BUFG[0]  |                                                                                                                                                                                                               |                                                                                                                                                                                 |              345 |            768 |         2.23 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


