# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mips_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/Quartus\ Projects/EE705_Unit23_MIPS_Verilog {D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:45 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog" D:/Documents/Quartus Projects/EE705_Unit23_MIPS_Verilog/modified_mips.v 
# -- Compiling module log_barrel_shifter_left
# -- Compiling module data_memory
# -- Compiling module ALUControl
# -- Compiling module JR_Control
# -- Compiling module control
# -- Compiling module alu
# -- Compiling module register_file
# -- Compiling module instr_mem
# -- Compiling module mips_16
# -- Compiling module tb_mips16
# 
# Top level modules:
# 	tb_mips16
# End time: 12:23:45 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.log_barrel_shifter_left
# vsim work.log_barrel_shifter_left 
# Start time: 12:24:25 on Mar 31,2022
# Loading work.log_barrel_shifter_left
add wave -position insertpoint  \
sim:/log_barrel_shifter_left/ip \
sim:/log_barrel_shifter_left/shift \
sim:/log_barrel_shifter_left/op \
sim:/log_barrel_shifter_left/st1 \
sim:/log_barrel_shifter_left/st2 \
sim:/log_barrel_shifter_left/st3
force -freeze sim:/log_barrel_shifter_left/ip 0000000000000100 0
force -freeze sim:/log_barrel_shifter_left/shift 0011 0
run
vsim work.alu
# End time: 12:28:04 on Mar 31,2022, Elapsed time: 0:03:39
# Errors: 0, Warnings: 0
# vsim work.alu 
# Start time: 12:28:04 on Mar 31,2022
# Loading work.alu
# Loading work.log_barrel_shifter_left
add wave -position insertpoint  \
sim:/alu/a \
sim:/alu/b \
sim:/alu/alu_control \
sim:/alu/result \
sim:/alu/zero \
sim:/alu/t1 \
sim:/alu/t2
force -freeze sim:/alu/a 0000000000000100 0
force -freeze sim:/alu/b 0000000000000010 0
force -freeze sim:/alu/alu_control 101 0
run
force -freeze sim:/alu/alu_control 110 0
run
force -freeze sim:/alu/alu_control 111 0
force -freeze sim:/alu/alu_control 111 0
run
# End time: 12:33:14 on Mar 31,2022, Elapsed time: 0:05:10
# Errors: 0, Warnings: 0
