// Seed: 3957520820
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri id_7,
    input wire id_8,
    output uwire id_9
    , id_25,
    input wand id_10,
    input tri0 id_11,
    output tri0 id_12,
    output tri0 id_13,
    input wor id_14,
    input wand id_15,
    output wand id_16,
    input tri0 id_17,
    input wand id_18,
    input tri id_19,
    input wire id_20,
    output uwire id_21,
    input wor id_22,
    input uwire module_0
);
  assign id_3 = 1 ^ 1;
  always @(negedge 1) begin
    $display;
  end
  tri0 id_26 = 1;
  wire id_27;
  assign id_13 = id_14;
  tri id_28;
  assign id_28 = 1;
  wire id_29;
  assign id_9 = id_18;
  wire id_30;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri id_7,
    input supply1 id_8,
    output wand id_9,
    output logic id_10,
    input wor id_11,
    input logic id_12,
    input supply0 id_13,
    output wand id_14
);
  wire id_16;
  module_0(
      id_5,
      id_5,
      id_14,
      id_3,
      id_5,
      id_2,
      id_14,
      id_4,
      id_0,
      id_14,
      id_2,
      id_8,
      id_6,
      id_1,
      id_2,
      id_11,
      id_3,
      id_13,
      id_8,
      id_7,
      id_8,
      id_14,
      id_8,
      id_7
  );
  wire id_17;
  always id_10 = @(1) id_12;
endmodule
