[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1    384       tick       3154527       1469210       1417492       3154527 
      2    384       tick       4382919       2145443       2129948       4382919 
      3    384       tick       4381209       2144869       2129379       4381209 
      4    384       tick       4377360       2142893       2123858       4377360 
      5    384       tick       4379465       2143250       2125337       4379465 
      6    384       tick       4392657       2149454       2115537       4392657 
      7    384       tick       4403200       2154427       2104655       4403200 
      8    384       tick       4395086       2150521       2124863       4395086 
      9    384       tick       4384851       2145966       2122761       4384851 
     10    384       tick       4374452       2141197       2125879       4374452 
     11    384       tick       4375296       2140413       2119332       4375296 
     12    384       tick       4372457       2141026       2125813       4372457 
     13    384       tick       4379223       2143283       2127744       4379223 
     14    384       tick       4403272       2154973       2116363       4403272 
     15    384       tick       4397838       2153191       2110436       4397838 
     16    384       tick       4378875       2142835       2123520       4378875 
     17    384       tick       4387680       2146955       2119002       4387680 
     18    384       tick       4409985       2158219       2108517       4409985 
     19    384       exit       4000219       1958021       1919831       4000219 
