

================================================================
== Vivado HLS Report for 'doHist'
================================================================
* Date:           Mon Jun 20 20:42:16 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        image_histogram
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.86|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524546|  524546|  524547|  524547|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |     256|     256|         1|          1|          1|     256|    yes   |
        |- Loop 2  |  524288|  524288|         2|          -|          -|  262144|    no    |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / (!exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !20

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !24

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !28

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !32

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !36

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !40

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !44

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %histo), !map !48

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @doHist_str) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %histo, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 1.57ns
:12  br label %1


 <State 2>: 3.60ns
ST_2: idxHist [1/1] 0.00ns
:0  %idxHist = phi i9 [ 0, %0 ], [ %idxHist_1, %2 ]

ST_2: exitcond2 [1/1] 2.03ns
:1  %exitcond2 = icmp eq i9 %idxHist, -256

ST_2: idxHist_1 [1/1] 1.84ns
:2  %idxHist_1 = add i9 %idxHist, 1

ST_2: stg_21 [1/1] 1.57ns
:3  br i1 %exitcond2, label %.preheader, label %2

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_2: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = zext i9 %idxHist to i64

ST_2: histo_addr [1/1] 0.00ns
:4  %histo_addr = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp

ST_2: stg_27 [1/1] 2.71ns
:5  store i32 0, i32* %histo_addr, align 4

ST_2: empty_2 [1/1] 0.00ns
:6  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

ST_2: stg_29 [1/1] 0.00ns
:7  br label %1


 <State 3>: 3.70ns
ST_3: idxPixel [1/1] 0.00ns
.preheader:0  %idxPixel = phi i19 [ %idxPixel_1, %3 ], [ 0, %1 ]

ST_3: exitcond [1/1] 2.33ns
.preheader:1  %exitcond = icmp eq i19 %idxPixel, -262144

ST_3: empty_3 [1/1] 0.00ns
.preheader:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)

ST_3: idxPixel_1 [1/1] 2.08ns
.preheader:3  %idxPixel_1 = add i19 %idxPixel, 1

ST_3: stg_34 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %4, label %3

ST_3: empty_4 [1/1] 0.00ns
:0  %empty_4 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_4, 0

ST_3: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = zext i8 %tmp_data_V to i64

ST_3: histo_addr_1 [1/1] 0.00ns
:3  %histo_addr_1 = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp_3

ST_3: histo_load [2/2] 2.71ns
:4  %histo_load = load i32* %histo_addr_1, align 4

ST_3: stg_40 [1/1] 0.00ns
:0  ret void


 <State 4>: 7.86ns
ST_4: histo_load [1/2] 2.71ns
:4  %histo_load = load i32* %histo_addr_1, align 4

ST_4: tmp_4 [1/1] 2.44ns
:5  %tmp_4 = add nsw i32 %histo_load, 1

ST_4: stg_43 [1/1] 2.71ns
:6  store i32 %tmp_4, i32* %histo_addr_1, align 4

ST_4: stg_44 [1/1] 0.00ns
:7  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
