/home/YuChengWang/Verilog_pratice/HW7/build/jgproject/work/proofMaster