// Seed: 3097337026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  always @(1 or posedge 1) begin
    begin
      if (id_1) assert (id_1);
      wait (~id_2);
    end
  end
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
