# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:30:19 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# ** Error: ../tb/testbench.sv(595): (vlog-2163) Macro `FRM_ADDR is undefined.
# ** Error: ../tb/testbench.sv(596): (vlog-2163) Macro `FRM_DYN is undefined.
# ** Error: ../tb/testbench.sv(597): (vlog-2163) Macro `FFLAGS_ADDR is undefined.
# ** Error: ../tb/testbench.sv(598): (vlog-2163) Macro `FFLAGS_ADDR is undefined.
# ** Error: ../tb/testbench.sv(599): (vlog-2163) Macro `FRM_ADDR is undefined.
# ** Error: ../tb/testbench.sv(602): (vlog-2163) Macro `FRM_RUP is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(602): near ")": syntax error, unexpected ')'.
# ** Error: ../tb/testbench.sv(627): (vlog-2163) Macro `FRM_RNE is undefined.
# ** Error: ../tb/testbench.sv(628): (vlog-2163) Macro `FRM_RTZ is undefined.
# ** Error: ../tb/testbench.sv(629): (vlog-2163) Macro `FRM_RNE is undefined.
# ** Error: ../tb/testbench.sv(630): (vlog-2163) Macro `FRM_RNE is undefined.
# ** Error: ../tb/testbench.sv(631): (vlog-2163) Macro `FRM_RUP is undefined.
# ** Error: ../tb/testbench.sv(632): (vlog-2163) Macro `FRM_RNE is undefined.
# ** Error: ../tb/testbench.sv(1477): (vlog-2163) Macro `OPCODE_I_FLOAD is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1477): near "}": syntax error, unexpected '}'.
# ** Error: ../tb/testbench.sv(1491): (vlog-2163) Macro `OPCODE_S_FSTORE is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1491): near "}": syntax error, unexpected '}'.
# ** Error: ../tb/testbench.sv(1507): (vlog-2163) Macro `OPCODE_R4_FMADD is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1507): near "}": syntax error, unexpected '}'.
# ** Error: ../tb/testbench.sv(1523): (vlog-2163) Macro `OPCODE_R4_FMSUB is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1523): near "}": syntax error, unexpected '}'.
# ** Error: ../tb/testbench.sv(1539): (vlog-2163) Macro `OPCODE_R4_FNMSUB is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1539): near "}": syntax error, unexpected '}'.
# ** Error: ../tb/testbench.sv(1555): (vlog-2163) Macro `OPCODE_R4_FNMADD is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1555): near "}": syntax error, unexpected '}'.
# ** Error: ../tb/testbench.sv(1570): (vlog-2163) Macro `ALU_OP_FADD is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1570): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1570): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1585): (vlog-2163) Macro `ALU_OP_FSUB is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1585): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1585): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1600): (vlog-2163) Macro `ALU_OP_FMUL is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1600): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1600): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1615): (vlog-2163) Macro `ALU_OP_FDIV is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1615): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1615): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1630): (vlog-2163) Macro `ALU_OP_FSQRT is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1630): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1630): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1644): (vlog-2163) Macro `ALU_OP_FSGNJ is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1644): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1644): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1658): (vlog-2163) Macro `ALU_OP_FSGNJ is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1658): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1658): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1672): (vlog-2163) Macro `ALU_OP_FSGNJ is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1672): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1672): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1686): (vlog-2163) Macro `ALU_OP_FMINMAX is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1686): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1686): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1700): (vlog-2163) Macro `ALU_OP_FMINMAX is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1700): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1700): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1714): (vlog-2163) Macro `ALU_OP_FCVT_W_S is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1714): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1714): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1728): (vlog-2163) Macro `ALU_OP_FCVT_W_S is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1728): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1728): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1741): (vlog-2163) Macro `ALU_OP_FMV_X_W is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1741): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1741): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1755): (vlog-2163) Macro `ALU_OP_FEQ is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1755): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1755): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1769): (vlog-2163) Macro `ALU_OP_FEQ is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1769): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1769): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1783): (vlog-2163) Macro `ALU_OP_FEQ is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1783): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1783): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1796): (vlog-2163) Macro `ALU_OP_FMV_X_W is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1796): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1796): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1810): (vlog-2163) Macro `ALU_OP_FCVT_F_W is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1810): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1810): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1824): (vlog-2163) Macro `ALU_OP_FCVT_F_W is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1824): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1824): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: ../tb/testbench.sv(1837): (vlog-2163) Macro `ALU_OP_FMV_W_X is undefined.
# ** Error: (vlog-13069) ../tb/testbench.sv(1837): near ",": syntax error, unexpected ','.
# ** Error: ../tb/testbench.sv(1837): (vlog-2163) Macro `OPCODE_R_FPU is undefined.
# ** Error: (vlog-7) Failed to open design unit file "../src/core/core_execution_unit/core_execution_unit_alu_m.v" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vlog-7) Failed to open design unit file "../src/core/core_execution_unit/core_execution_unit_alu_m2.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:30:19 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 87, Warnings: 0
# ** Error: /home/ffuentes/eda/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./.comp_sv line 8
# /home/ffuentes/eda/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv -f sv_files"
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:41:21 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# ** Error: (vlog-7) Failed to open design unit file "../src/core/core_execution_unit/core_execution_unit_alu_m.v" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vlog-7) Failed to open design unit file "../src/core/core_execution_unit/core_execution_unit_alu_m2.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:41:21 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/ffuentes/eda/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./.comp_sv line 8
# /home/ffuentes/eda/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv -f sv_files"
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:43:00 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 09:43:00 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_branch
# vsim -voptargs="+acc" work.tb_branch 
# Start time: 09:45:21 on Jan 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): ../tb/testbench.sv(354): (vopt-7063) Failed to find 'encodeMUL' in hierarchical name 'encodeMUL'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(375): (vopt-7063) Failed to find 'encodeMULH' in hierarchical name 'encodeMULH'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(396): (vopt-7063) Failed to find 'encodeMULHSU' in hierarchical name 'encodeMULHSU'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(417): (vopt-7063) Failed to find 'encodeMULHU' in hierarchical name 'encodeMULHU'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(438): (vopt-7063) Failed to find 'encodeDIV' in hierarchical name 'encodeDIV'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(441): (vopt-7063) Failed to find 'd_alu_busy_t' in hierarchical name 'top_CoreMem_inst.core_inst.d_alu_busy_t'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(460): (vopt-7063) Failed to find 'encodeDIVU' in hierarchical name 'encodeDIVU'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(483): (vopt-7063) Failed to find 'encodeREM' in hierarchical name 'encodeREM'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(505): (vopt-7063) Failed to find 'encodeREMU' in hierarchical name 'encodeREMU'.
#         Region: tb_branch.TB
# Optimization failed
# Error loading design
# End time: 09:45:21 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vsim -voptargs=+acc work.tb_branch
# vsim -voptargs="+acc" work.tb_branch 
# Start time: 09:46:35 on Jan 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): ../tb/testbench.sv(354): (vopt-7063) Failed to find 'encodeMUL' in hierarchical name 'encodeMUL'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(375): (vopt-7063) Failed to find 'encodeMULH' in hierarchical name 'encodeMULH'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(396): (vopt-7063) Failed to find 'encodeMULHSU' in hierarchical name 'encodeMULHSU'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(417): (vopt-7063) Failed to find 'encodeMULHU' in hierarchical name 'encodeMULHU'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(438): (vopt-7063) Failed to find 'encodeDIV' in hierarchical name 'encodeDIV'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(441): (vopt-7063) Failed to find 'd_alu_busy_t' in hierarchical name 'top_CoreMem_inst.core_inst.d_alu_busy_t'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(460): (vopt-7063) Failed to find 'encodeDIVU' in hierarchical name 'encodeDIVU'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(483): (vopt-7063) Failed to find 'encodeREM' in hierarchical name 'encodeREM'.
#         Region: tb_branch.TB
# ** Error (suppressible): ../tb/testbench.sv(505): (vopt-7063) Failed to find 'encodeREMU' in hierarchical name 'encodeREMU'.
#         Region: tb_branch.TB
# Optimization failed
# Error loading design
# End time: 09:46:35 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:46:43 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 09:46:43 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_branch
# vsim -voptargs="+acc" work.tb_branch 
# Start time: 09:46:46 on Jan 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../tb/testbench.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'top_CoreMem_inst'.  Expected 31, found 4.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_instr_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_instr_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_req'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_addr'.
# ** Note: (vopt-143) Recognized 1 FSM in module "core_mem_stage(fast)".
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
onerror {resume}
#  Warning: onerror command for use within macro
quietly WaveActivateNextPane {} 0
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/rst_n
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/rst_n'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/clk
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/clk'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/if_stage_inst/pc
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/if_stage_inst/pc'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/brj_pc_t
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/brj_pc_t'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/brj_t
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/brj_t'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/brj_o
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/brj_o'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/control_unit_inst/jump
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/control_unit_inst/jump'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/d_pc_i
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/d_pc_i'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/d_instruction_i
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/d_instruction_i'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i/mem
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i/mem'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regFile'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regfile_we_i
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regfile_we_i'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regfile_waddr_i
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regfile_waddr_i'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regfile_data_i
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/reg_file_inst/regfile_data_i'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/br_inst/imm_val_i
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/br_inst/imm_val_i'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/br_inst/base_pc
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/br_inst/base_pc'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/br_inst/brj_pc
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/br_inst/brj_pc'.
add wave -noupdate /branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/br_inst/branch_o
# (vish-4014) No objects found matching '/branch_test/TB/top_CoreMem_inst/core_inst/id_stage_inst/br_inst/branch_o'.
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {589623 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {1821393 ps} {2976393 ps}
do branch.do
# ** Error: (vish-4014) No objects found matching '/tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i/mem'.
# Executing ONERROR command at macro ./branch.do line 12
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 3251 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 3251 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do branch.do
# ** Error: (vish-4014) No objects found matching '/tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i/mem'.
# Executing ONERROR command at macro ./branch.do line 12
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 3251 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 12:23:49 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 12:23:49 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 3251 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:06:11 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:06:11 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../tb/testbench.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'top_CoreMem_inst'.  Expected 31, found 4.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_instr_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_instr_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_req'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_addr'.
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:07:31 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:07:31 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../tb/testbench.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'top_CoreMem_inst'.  Expected 31, found 4.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_instr_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_instr_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_req'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_addr'.
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:08:52 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:08:52 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -continue
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:12:17 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:12:17 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:13:16 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:13:16 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:13:53 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:13:53 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:17:25 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:17:25 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:21:59 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:21:59 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:41:29 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:41:30 on Jan 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:43:45 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:43:45 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 13:45:33 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 13:45:33 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
add wave -position end  sim:/tb_branch/TB/top_CoreMem_inst/core_inst/exe_stage_inst/m_regfile_rd_o
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
add wave -position end  sim:/tb_branch/TB/top_CoreMem_inst/core_inst/exe_stage_inst/e_brj_pc_i
# scratch: empty index list.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
add wave -position insertpoint  \
sim:/tb_branch/TB/top_CoreMem_inst/core_inst/id_stage_inst/e_brj_pc_o
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:02:15 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 14:02:15 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:35:09 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# 
# Top level modules:
# 	tb_load_store
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# End time: 14:35:09 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "../../data/programMem_h.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/mem/sp_ram_instr.sv(65)
#    Time: 0 ps  Iteration: 0  Instance: /tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
# End time: 14:35:28 on Jan 13,2022, Elapsed time: 4:48:42
# Errors: 26, Warnings: 1
