
*** Running vivado
    with args -log design_1_AlgM_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AlgM_0_0.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Dec  3 10:21:33 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_AlgM_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 526.703 ; gain = 136.781
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_AlgM_0_0 -part xc7a200tsbg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.293 ; gain = 445.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AlgM_0_0' [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_AlgM_0_0/synth/design_1_AlgM_0_0.vhd:75]
	Parameter c bound to: 10'b0101010111 
	Parameter scalingFactor bound to: 11'b01111101000 
INFO: [Synth 8-3491] module 'AlgM' declared at 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/new/Algm.vhd:29' bound to instance 'U0' of component 'AlgM' [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_AlgM_0_0/synth/design_1_AlgM_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'AlgM' [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/new/Algm.vhd:57]
INFO: [Synth 8-638] synthesizing module 'cordic_0' [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/design_1_AlgM_0_0_synth_1/.Xil/Vivado-16084-AxelsPC/realtime/cordic_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'AlgM' (0#1) [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/new/Algm.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_AlgM_0_0' (0#1) [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_AlgM_0_0/synth/design_1_AlgM_0_0.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1561.770 ; gain = 560.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1561.770 ; gain = 560.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1561.770 ; gain = 560.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1561.770 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.gen/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'U0/cordic_SqrtRoot'
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.gen/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'U0/cordic_SqrtRoot'
Parsing XDC File [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/design_1_AlgM_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/design_1_AlgM_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1663.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1663.727 ; gain = 0.043
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1663.727 ; gain = 662.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1663.727 ; gain = 662.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/cordic_SqrtRoot. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1663.727 ; gain = 662.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'calcStates_reg' in module 'AlgM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              calculate1 |                              001 |                              001
                    sqrt |                              010 |                              010
              calculate2 |                              011 |                              011
              data_ready |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'calcStates_reg' using encoding 'sequential' in module 'AlgM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1663.727 ; gain = 662.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   48 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 9     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 3     
+---Registers : 
	               48 Bit    Registers := 1     
	               22 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 12    
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   22 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ARG3, operation Mode is: A2*(B:0x3e8).
DSP Report: register vekt_x_reg is absorbed into DSP ARG3.
DSP Report: operator ARG3 is absorbed into DSP ARG3.
DSP Report: Generating DSP ARG1, operation Mode is: (A2*(B:0x3e8)) OR (-A2*(B:0x3e8)).
DSP Report: register vekt_x_reg is absorbed into DSP ARG1.
DSP Report: operator ARG3 is absorbed into DSP ARG1.
DSP Report: Generating DSP distance_reg, operation Mode is: (A*(B:0x157))'.
DSP Report: register distance_reg is absorbed into DSP distance_reg.
DSP Report: operator distance0 is absorbed into DSP distance_reg.
DSP Report: Generating DSP ARG3, operation Mode is: A*B.
DSP Report: operator ARG3 is absorbed into DSP ARG3.
DSP Report: Generating DSP ARG2, operation Mode is: (A*B) OR (-A*B).
DSP Report: operator ARG3 is absorbed into DSP ARG2.
DSP Report: Generating DSP ARG3, operation Mode is: A2*(B:0x3e8).
DSP Report: register vekt_y_reg is absorbed into DSP ARG3.
DSP Report: operator ARG3 is absorbed into DSP ARG3.
DSP Report: Generating DSP ARG1, operation Mode is: (A2*(B:0x3e8)) OR (-A2*(B:0x3e8)).
DSP Report: register vekt_y_reg is absorbed into DSP ARG1.
DSP Report: operator ARG3 is absorbed into DSP ARG1.
DSP Report: Generating DSP ARG3, operation Mode is: A*B.
DSP Report: operator ARG3 is absorbed into DSP ARG3.
DSP Report: Generating DSP ARG2, operation Mode is: (A*B) OR (-A*B).
DSP Report: operator ARG3 is absorbed into DSP ARG2.
DSP Report: Generating DSP ARG3, operation Mode is: A2*(B:0x3e8).
DSP Report: register vekt_z_reg is absorbed into DSP ARG3.
DSP Report: operator ARG3 is absorbed into DSP ARG3.
DSP Report: Generating DSP ARG1, operation Mode is: (A2*(B:0x3e8)) OR (-A2*(B:0x3e8)).
DSP Report: register vekt_z_reg is absorbed into DSP ARG1.
DSP Report: operator ARG3 is absorbed into DSP ARG1.
DSP Report: Generating DSP ARG3, operation Mode is: A*B.
DSP Report: operator ARG3 is absorbed into DSP ARG3.
DSP Report: Generating DSP ARG2, operation Mode is: (A*B) OR (-A*B).
DSP Report: operator ARG3 is absorbed into DSP ARG2.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1663.727 ; gain = 662.090
---------------------------------------------------------------------------------
 Sort Area is  ARG_12 : 0 0 : 3088 3088 : Used 1 time 0
 Sort Area is  ARG_14 : 0 0 : 3088 3088 : Used 1 time 0
 Sort Area is  ARG_15 : 0 0 : 3088 3088 : Used 1 time 0
 Sort Area is  ARG2_11 : 0 0 : 1783 1783 : Used 1 time 0
 Sort Area is  ARG2_8 : 0 0 : 1783 1783 : Used 1 time 0
 Sort Area is  ARG2_d : 0 0 : 1783 1783 : Used 1 time 0
 Sort Area is  ARG3_10 : 0 0 : 1619 1619 : Used 1 time 0
 Sort Area is  ARG3_6 : 0 0 : 1619 1619 : Used 1 time 0
 Sort Area is  ARG3_c : 0 0 : 1619 1619 : Used 1 time 0
 Sort Area is  ARG1_4 : 0 0 : 785 785 : Used 1 time 0
 Sort Area is  ARG1_b : 0 0 : 785 785 : Used 1 time 0
 Sort Area is  ARG1_f : 0 0 : 785 785 : Used 1 time 0
 Sort Area is  ARG3_2 : 0 0 : 621 621 : Used 1 time 0
 Sort Area is  ARG3_a : 0 0 : 621 621 : Used 1 time 0
 Sort Area is  ARG3_e : 0 0 : 621 621 : Used 1 time 0
 Sort Area is  distance_reg_0 : 0 0 : 402 402 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AlgM        | A2*(B:0x3e8)                      | 22     | 11     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | (A2*(B:0x3e8)) OR (-A2*(B:0x3e8)) | 22     | 11     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | (A*(B:0x157))'                    | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|AlgM        | A*B                               | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | (A*B) OR (-A*B)                   | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A2*(B:0x3e8)                      | 22     | 11     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | (A2*(B:0x3e8)) OR (-A2*(B:0x3e8)) | 22     | 11     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B                               | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | (A*B) OR (-A*B)                   | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A2*(B:0x3e8)                      | 22     | 11     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | (A2*(B:0x3e8)) OR (-A2*(B:0x3e8)) | 22     | 11     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B                               | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | (A*B) OR (-A*B)                   | 22     | 11     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B                               | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B                               | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B                               | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1663.727 ; gain = 662.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1663.727 ; gain = 662.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1675.930 ; gain = 674.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1689.574 ; gain = 687.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1689.574 ; gain = 687.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1689.574 ; gain = 687.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1689.574 ; gain = 687.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1689.574 ; gain = 687.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1689.574 ; gain = 687.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AlgM        | A'*B        | 30     | 10     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 0    | 
|AlgM        | (A*B)'      | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|AlgM        | A*B         | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 0    | 
|AlgM        | A'*B        | 30     | 10     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B         | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 0    | 
|AlgM        | A'*B        | 30     | 10     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B         | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | Dynamic     | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B         | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B         | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AlgM        | A*B         | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |cordic  |     1|
|2     |CARRY4  |  1268|
|3     |DSP48E1 |    16|
|6     |LUT1    |   167|
|7     |LUT2    |   630|
|8     |LUT3    |   745|
|9     |LUT4    |   389|
|10    |LUT5    |  3152|
|11    |LUT6    |   614|
|12    |FDRE    |   117|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1689.574 ; gain = 687.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1689.574 ; gain = 585.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1689.574 ; gain = 687.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1692.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_AlgM_0_0' is not ideal for floorplanning, since the cellview 'AlgM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1695.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4570e7ff
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 1695.832 ; gain = 1152.508
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1695.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/design_1_AlgM_0_0_synth_1/design_1_AlgM_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_AlgM_0_0_utilization_synth.rpt -pb design_1_AlgM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 10:22:55 2024...
