
*** Running vivado
    with args -log test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
Command: synth_design -top test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 699.945 ; gain = 178.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU_PL.v:33]
INFO: [Synth 8-6157] synthesizing module 'CPU_PL' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU_PL.v:3]
INFO: [Synth 8-6157] synthesizing module 'pdu_pl' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v:1]
WARNING: [Synth 8-6090] variable 'cnt_al_plr' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v:155]
INFO: [Synth 8-226] default block is never used [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_2r_reg' and it is trimmed from '5' to '2' bits. [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'pdu_pl' (1#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v:1]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'PCreg' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/PC.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/PC.v:15]
INFO: [Synth 8-6155] done synthesizing module 'PCreg' (2#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.runs/synth_1/.Xil/Vivado-4120-DESKTOP-PR8J8MG/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (3#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.runs/synth_1/.Xil/Vivado-4120-DESKTOP-PR8J8MG/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Add' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Add.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Add' (4#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Add.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment_register' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_register' (5#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:56]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:74]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:75]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:76]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:77]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:78]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:79]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU_control.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (6#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU_control.v:12]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:82]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:85]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:87]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:90]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:91]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:92]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:93]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:94]
INFO: [Synth 8-6155] done synthesizing module 'control' (7#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v:56]
INFO: [Synth 8-6157] synthesizing module 'XRegisters' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:15]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:15]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:15]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:16]
INFO: [Synth 8-6155] done synthesizing module 'XRegisters' (8#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'read_register3' does not match port width (5) of module 'XRegisters' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:156]
INFO: [Synth 8-6157] synthesizing module 'FRegisters' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:26]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:36]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:36]
INFO: [Synth 8-6155] done synthesizing module 'FRegisters' (9#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v:26]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ImmGen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (10#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ImmGen.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux2' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Mux2' (11#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment_register__parameterized0' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_register__parameterized0' (11#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment_register__parameterized1' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
	Parameter WIDTH bound to: 14 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_register__parameterized1' (11#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment_register__parameterized2' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
	Parameter WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_register__parameterized2' (11#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment_register__parameterized3' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_register__parameterized3' (11#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'segment_register__parameterized4' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
	Parameter WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:13]
INFO: [Synth 8-6155] done synthesizing module 'segment_register__parameterized4' (11#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'Branch_unit' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Branch_unit.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Branch_unit.v:22]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Branch_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Branch_unit' (12#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Branch_unit.v:11]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection_unit' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v:15]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v:15]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection_unit' (13#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Forwarding_unit' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:17]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:17]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:17]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:17]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:17]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:17]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:17]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding_unit' (14#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux3' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v:15]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Mux3' (15#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v:10]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (16#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'CompareF' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/compareF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CompareF' (17#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/compareF.v:3]
INFO: [Synth 8-6157] synthesizing module 'Shift_left' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Shift_left.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Shift_left' (18#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Shift_left.v:3]
INFO: [Synth 8-6157] synthesizing module 'Reg_offset' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/reg_offset.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/reg_offset.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Reg_offset' (19#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/reg_offset.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.runs/synth_1/.Xil/Vivado-4120-DESKTOP-PR8J8MG/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (20#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.runs/synth_1/.Xil/Vivado-4120-DESKTOP-PR8J8MG/realtime/dist_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'dist_mem_gen_0' [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:326]
WARNING: [Synth 8-3848] Net ctrl in module/entity CPU does not have driver. [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (21#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CPU_PL' (22#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU_PL.v:3]
INFO: [Synth 8-6155] done synthesizing module 'test' (23#1) [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU_PL.v:33]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[31]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[30]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[29]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[28]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[27]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[26]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[25]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[14]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[13]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[12]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[11]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[10]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[9]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[8]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[7]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[6]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[5]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[4]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[3]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[2]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[1]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port ir[0]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 764.359 ; gain = 242.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 764.359 ; gain = 242.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 764.359 ; gain = 242.414
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'cpu_pl/cpu/Instruction_memory'
Finished Parsing XDC File [c:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'cpu_pl/cpu/Instruction_memory'
Parsing XDC File [c:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'cpu_pl/cpu/Data_memory'
Finished Parsing XDC File [c:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'cpu_pl/cpu/Data_memory'
Parsing XDC File [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/constrs_1/imports/verilog/seg_fpgaol.xdc]
Finished Parsing XDC File [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/constrs_1/imports/verilog/seg_fpgaol.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/constrs_1/imports/verilog/seg_fpgaol.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 899.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 899.793 ; gain = 377.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 899.793 ; gain = 377.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_pl/cpu/Instruction_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_pl/cpu/Data_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 899.793 ; gain = 377.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU.v:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 899.793 ; gain = 377.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 48    
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 40    
	   3 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pdu_pl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module PCreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module segment_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU_control 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module XRegisters 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 31    
Module FRegisters 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module Mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module segment_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module segment_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module segment_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module segment_register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module segment_register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
Module Mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
Module CompareF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Reg_offset 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU.v:22]
DSP Report: Generating DSP temp0, operation Mode is: A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: Generating DSP temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: Generating DSP temp0, operation Mode is: A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: Generating DSP temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
WARNING: [Synth 8-3331] design control has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design control has unconnected port Instruction[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 899.793 ; gain = 377.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+-------------+-----------+----------------------+---------------+
|Module Name                 | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------+-------------+-----------+----------------------+---------------+
|\cpu_pl/cpu /fregister_file | regfile_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+----------------------------+-------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 916.109 ; gain = 394.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 964.000 ; gain = 442.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------------+-------------+-----------+----------------------+---------------+
|Module Name                 | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------+-------------+-----------+----------------------+---------------+
|\cpu_pl/cpu /fregister_file | regfile_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+----------------------------+-------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1006.926 ; gain = 484.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.695 ; gain = 489.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.695 ; gain = 489.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.695 ; gain = 489.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.695 ; gain = 489.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.695 ; gain = 489.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.695 ; gain = 489.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_1 |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |dist_mem_gen_1 |     1|
|3     |BUFG           |     2|
|4     |CARRY4         |   344|
|5     |DSP48E1        |     3|
|6     |LUT1           |    70|
|7     |LUT2           |   155|
|8     |LUT3           |  1238|
|9     |LUT4           |   128|
|10    |LUT5           |   429|
|11    |LUT6           |  1368|
|12    |MUXF7          |   483|
|13    |MUXF8          |    16|
|14    |RAM32M         |    12|
|15    |FDCE           |    87|
|16    |FDPE           |    21|
|17    |FDRE           |  1471|
|18    |FDSE           |    12|
|19    |IBUF           |    10|
|20    |OBUF           |    15|
+------+---------------+------+

Report Instance Areas: 
+------+---------------------+------------------------------------+------+
|      |Instance             |Module                              |Cells |
+------+---------------------+------------------------------------+------+
|1     |top                  |                                    |  5960|
|2     |  cpu_pl             |CPU_PL                              |  5933|
|3     |    cpu              |CPU                                 |  5689|
|4     |      A              |segment_register                    |    32|
|5     |      ALUMux1        |Mux2                                |    32|
|6     |      ALUMux2        |Mux2_0                              |    32|
|7     |      AMux           |Mux3                                |    32|
|8     |      B              |segment_register_1                  |    32|
|9     |      BM             |segment_register_2                  |    32|
|10    |      BMux           |Mux3_3                              |    20|
|11    |      EX             |segment_register__parameterized1    |   180|
|12    |      IO_Mem_Mux     |Mux2_4                              |     1|
|13    |      IR             |segment_register_5                  |   116|
|14    |      Imm            |segment_register_6                  |   231|
|15    |      J              |segment_register__parameterized4    |     5|
|16    |      M              |segment_register__parameterized2    |     2|
|17    |      MDR            |segment_register_7                  |    32|
|18    |      MM             |segment_register__parameterized2_8  |     6|
|19    |      PCD            |segment_register_9                  |   101|
|20    |      PCE            |segment_register_10                 |   230|
|21    |      PCM            |segment_register_11                 |    32|
|22    |      PCMux          |Mux2_12                             |    32|
|23    |      PCW            |segment_register_13                 |    32|
|24    |      PC_add_offset  |Add                                 |    40|
|25    |      PC_plus_4      |Add_14                              |     8|
|26    |      Rd             |segment_register__parameterized0    |     9|
|27    |      RdM            |segment_register__parameterized0_15 |   165|
|28    |      RdW            |segment_register__parameterized0_16 |    90|
|29    |      RegMux         |Mux3_17                             |    32|
|30    |      RegXF1         |Mux2_18                             |    32|
|31    |      RegXF2         |Mux2_19                             |    32|
|32    |      Rs1            |segment_register__parameterized0_20 |     5|
|33    |      Rs2            |segment_register__parameterized0_21 |     5|
|34    |      WB             |segment_register__parameterized3    |     4|
|35    |      WBM            |segment_register__parameterized3_22 |     4|
|36    |      WBW            |segment_register__parameterized3_23 |    44|
|37    |      Y              |segment_register_24                 |    71|
|38    |      YW             |segment_register_25                 |    86|
|39    |      alu            |ALU                                 |  1427|
|40    |      fregister_file |FRegisters                          |    12|
|41    |      pcreg          |PCreg                               |    32|
|42    |      register_file  |XRegisters                          |  2272|
|43    |      resultMux      |Mux2_26                             |     2|
|44    |    pdu              |pdu_pl                              |   231|
+------+---------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.695 ; gain = 489.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1011.695 ; gain = 354.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.695 ; gain = 489.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 858 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1011.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1011.695 ; gain = 724.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1011.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 23 08:50:35 2021...
