--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cron_basq_PI.twx cron_basq_PI.ncd -o cron_basq_PI.twr
cron_basq_PI.pcf -ucf cron_basq_PI.ucf

Design file:              cron_basq_PI.ncd
Physical constraint file: cron_basq_PI.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
c_minutos<0> |    0.778(R)|    0.632(R)|clock_BUFGP       |   0.000|
c_minutos<1> |    1.450(R)|    0.095(R)|clock_BUFGP       |   0.000|
c_minutos<2> |    1.587(R)|   -0.015(R)|clock_BUFGP       |   0.000|
c_minutos<3> |    1.289(R)|    0.223(R)|clock_BUFGP       |   0.000|
c_quarto<0>  |    2.164(R)|   -0.487(R)|clock_BUFGP       |   0.000|
c_quarto<1>  |    2.510(R)|   -0.764(R)|clock_BUFGP       |   0.000|
c_segundos<0>|    2.269(R)|    0.284(R)|clock_BUFGP       |   0.000|
c_segundos<1>|    3.881(R)|    0.122(R)|clock_BUFGP       |   0.000|
carga        |    1.084(F)|    0.377(F)|clock_BUFGP       |   0.000|
novo_quarto  |    2.282(F)|   -0.581(F)|clock_BUFGP       |   0.000|
para_continua|    1.493(F)|    0.047(F)|clock_BUFGP       |   0.000|
reset        |    7.840(R)|   -0.838(R)|clock_BUFGP       |   0.000|
             |    2.969(F)|   -0.625(F)|clock_BUFGP       |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
centesimos<0>|    9.018(R)|clock_BUFGP       |   0.000|
centesimos<1>|    9.231(R)|clock_BUFGP       |   0.000|
centesimos<2>|    8.902(R)|clock_BUFGP       |   0.000|
centesimos<3>|    9.242(R)|clock_BUFGP       |   0.000|
centesimos<4>|    9.578(R)|clock_BUFGP       |   0.000|
centesimos<5>|    9.297(R)|clock_BUFGP       |   0.000|
centesimos<6>|    8.735(R)|clock_BUFGP       |   0.000|
leds<0>      |    8.747(R)|clock_BUFGP       |   0.000|
leds<1>      |    8.677(R)|clock_BUFGP       |   0.000|
leds<2>      |    8.658(R)|clock_BUFGP       |   0.000|
leds<3>      |    9.622(R)|clock_BUFGP       |   0.000|
leds<4>      |    9.003(R)|clock_BUFGP       |   0.000|
leds<5>      |   10.851(R)|clock_BUFGP       |   0.000|
leds<6>      |   11.969(R)|clock_BUFGP       |   0.000|
leds<7>      |   13.801(R)|clock_BUFGP       |   0.000|
minutos<0>   |    8.749(R)|clock_BUFGP       |   0.000|
minutos<1>   |    7.890(R)|clock_BUFGP       |   0.000|
minutos<2>   |    8.427(R)|clock_BUFGP       |   0.000|
minutos<3>   |    8.822(R)|clock_BUFGP       |   0.000|
quarto<0>    |    8.060(R)|clock_BUFGP       |   0.000|
quarto<1>    |    8.015(R)|clock_BUFGP       |   0.000|
segundos<0>  |    9.386(R)|clock_BUFGP       |   0.000|
segundos<1>  |    8.994(R)|clock_BUFGP       |   0.000|
segundos<2>  |    8.732(R)|clock_BUFGP       |   0.000|
segundos<3>  |    9.262(R)|clock_BUFGP       |   0.000|
segundos<4>  |    9.010(R)|clock_BUFGP       |   0.000|
segundos<5>  |    9.310(R)|clock_BUFGP       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    8.116|    4.609|    3.509|    3.292|
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun  9 13:02:20 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



