Real time: Sep/28/2013 13:40:27

Profiler Stats
--------------
Elapsed_time_in_seconds: 115
Elapsed_time_in_minutes: 1.91667
Elapsed_time_in_hours: 0.0319444
Elapsed_time_in_days: 0.00133102

Virtual_time_in_seconds: 114.54
Virtual_time_in_minutes: 1.909
Virtual_time_in_hours:   0.0318167
Virtual_time_in_days:    0.0318167

Ruby_current_time: 169205
Ruby_start_time: 1
Ruby_cycles: 169204

mbytes_resident: 148.555
mbytes_total: 175.793
resident_ratio: 0.845055

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

instruction_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 169204 [ 169204 169204 169204 169204 169204 169204 169204 169204 169204 169204 169204 169204 169204 169204 169204 169204 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 98304
  L1D_cache_total_misses: 98304	(100%)
  L1D_cache_total_demand_misses: 98304
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 98304
  L1D_cache_misses_per_instruction: 98304
  L1D_cache_instructions_per_misses: 1.01725e-05

  L1D_cache_request_type_LD:   65536	(66.6667)%
  L1D_cache_request_type_ST:   32768	(33.3333)%

  L1D_cache_request_size: [binsize: log2 max: 128 count: 98304 average:   128 | standard deviation: 0 | 0 0 0 0 0 0 0 0 98304 ]

  L1D_cache_miss_type_LD:   65536	(66.6667)%
  L1D_cache_miss_type_ST:   32768	(33.3333)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L2_cache cache stats: 
  L2_cache_total_requests: 98304
  L2_cache_total_misses: 98304	(100%)
  L2_cache_total_demand_misses: 98304
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 98304
  L2_cache_misses_per_instruction: 98304
  L2_cache_instructions_per_misses: 1.01725e-05

  L2_cache_request_type_LD:   65536	(66.6667)%
  L2_cache_request_type_ST:   32768	(33.3333)%

  L2_cache_request_size: [binsize: log2 max: 128 count: 98304 average:    48 | standard deviation: 56.5688 | 0 0 0 0 65536 0 0 0 32768 ]

  L2_cache_miss_type_LD:   65536	(66.6667)%
  L2_cache_miss_type_ST:   32768	(33.3333)%


TBE Queries: 475368
Busy TBE Counts: 0
Busy Controller Counts:
L2Cache-0:44224  L2Cache-1:44224  L2Cache-2:44224  L2Cache-3:44224  L2Cache-4:44224  L2Cache-5:44224  L2Cache-6:44228  L2Cache-7:44233  

L1Cache-0:20241  L1Cache-1:20792  L1Cache-2:20914  L1Cache-3:19730  L1Cache-4:20608  L1Cache-5:20144  L1Cache-6:20705  L1Cache-7:20353  
L1Cache-8:20304  L1Cache-9:20072  L1Cache-10:19130  L1Cache-11:19656  L1Cache-12:20098  L1Cache-13:19649  L1Cache-14:19536  L1Cache-15:19105  



Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 124 count: 259597 average: 39.6812 | standard deviation: 25.9201 | 2010 6793 15078 20139 21244 20280 18791 16308 15164 15366 14921 13097 10781 9648 8379 9240 4547 4457 3565 3039 2627 2742 3327 3879 4417 3819 3139 2025 615 133 24 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 98304 average: 40.2489 | standard deviation: 13.7182 | 16 39 52 107 275 522 824 1226 1555 1920 2356 2998 3434 3916 4261 4376 4690 5009 5181 5131 5159 4956 4795 4715 4395 3823 3532 3168 2771 2455 2075 1855 6717 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 32 max: 4175 count: 98304 average: 1039.73 | standard deviation: 598.087 | 0 0 0 2 225 615 1106 1428 1773 2036 2270 2443 2612 2677 2628 2620 2527 2537 2469 2292 2150 2053 2025 1899 1921 1820 1726 1609 1570 1577 1579 1552 1450 1486 1508 1509 1463 1521 1457 1457 1433 1410 1358 1458 1364 1284 1365 1274 1348 1277 1357 1281 1309 1205 1143 1113 1099 981 944 807 765 639 619 548 450 406 382 341 285 262 225 222 189 162 167 170 157 138 123 134 106 104 88 105 91 84 79 68 75 62 64 46 62 53 54 53 35 43 44 26 15 26 15 21 16 7 18 9 9 9 4 5 7 3 0 2 2 0 1 1 0 0 1 1 0 2 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 32 max: 4175 count: 65536 average: 1082.03 | standard deviation: 604.591 | 0 0 0 2 88 287 565 769 972 1228 1353 1481 1560 1694 1659 1654 1627 1616 1573 1528 1443 1379 1341 1278 1283 1220 1183 1125 1112 1078 1108 1062 943 946 957 955 956 978 966 988 1002 973 924 1022 964 904 949 833 930 838 863 836 895 860 860 824 862 783 762 654 644 522 500 441 368 322 298 266 210 200 165 152 133 117 110 121 109 98 83 89 76 65 63 66 62 61 54 49 48 50 45 36 46 43 34 41 25 30 32 23 10 23 14 18 12 7 16 7 4 9 2 4 5 3 0 2 1 0 1 1 0 0 1 1 0 1 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_ST: [binsize: 32 max: 4005 count: 32768 average: 955.118 | standard deviation: 575.619 | 0 0 0 0 137 328 541 659 801 808 917 962 1052 983 969 966 900 921 896 764 707 674 684 621 638 600 543 484 458 499 471 490 507 540 551 554 507 543 491 469 431 437 434 436 400 380 416 441 418 439 494 445 414 345 283 289 237 198 182 153 121 117 119 107 82 84 84 75 75 62 60 70 56 45 57 49 48 40 40 45 30 39 25 39 29 23 25 19 27 12 19 10 16 10 20 12 10 13 12 3 5 3 1 3 4 0 2 2 5 0 2 1 2 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 32 max: 4175 count: 98304 average: 1039.73 | standard deviation: 598.087 | 0 0 0 2 225 615 1106 1428 1773 2036 2270 2443 2612 2677 2628 2620 2527 2537 2469 2292 2150 2053 2025 1899 1921 1820 1726 1609 1570 1577 1579 1552 1450 1486 1508 1509 1463 1521 1457 1457 1433 1410 1358 1458 1364 1284 1365 1274 1348 1277 1357 1281 1309 1205 1143 1113 1099 981 944 807 765 639 619 548 450 406 382 341 285 262 225 222 189 162 167 170 157 138 123 134 106 104 88 105 91 84 79 68 75 62 64 46 62 53 54 53 35 43 44 26 15 26 15 21 16 7 18 9 9 9 4 5 7 3 0 2 2 0 1 1 0 0 1 1 0 2 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 114
system_time: 0
page_reclaims: 41162
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 160

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 262144
L2_DATA_GX = 0
L1_DATA_GX = 0
L2_DATA_S = 0
L1_DATA_PC = 0
L1_MSG = 65536
L2_COHMSG_FWD = 0
L1_DATA_F = 0
L1_DATA_PX = 0
L2_COHMSG_RCL = 62989
L2_MSG = 32768
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 62989
L2_COHMSG = 0
L2_ATOMIC = 0
L1_DATA = 131072
L1_COHMSG = 0
L1_COHMSG_INVACK = 0
----------------------
total_flits_messages = 617498
----------------------

DATA_GX_OW = 0
DATA_PX_C = 0
DATA_PX_D = 0
DATA_GX_C = 0
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:6192 full:0 size:[binsize: 2 max: 63 count: 6192 average: 5.40665 | standard deviation: 9.25481 | 2067 2146 901 157 122 82 85 74 63 60 45 41 50 46 25 22 17 15 15 14 10 15 17 16 13 15 12 14 11 9 8 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:6360 full:0 size:[binsize: 2 max: 61 count: 6360 average: 4.47579 | standard deviation: 7.88836 | 2293 2242 1000 127 109 65 62 52 48 49 49 43 23 17 18 10 15 11 10 10 8 10 15 14 8 7 10 12 9 8 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:6408 full:0 size:[binsize: 2 max: 64 count: 6408 average: 4.80259 | standard deviation: 8.37042 | 2301 2281 928 121 92 74 62 52 55 58 38 42 32 29 29 20 24 20 22 18 16 18 11 10 11 9 9 6 7 4 4 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:6048 full:0 size:[binsize: 2 max: 62 count: 6048 average: 6.42361 | standard deviation: 10.0058 | 1963 1879 785 188 147 116 97 93 83 107 71 72 64 62 39 30 28 25 22 21 21 22 20 13 8 16 19 10 12 10 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:6312 full:0 size:[binsize: 2 max: 62 count: 6312 average: 4.91572 | standard deviation: 8.754 | 2106 2389 951 125 99 71 43 50 41 50 43 24 30 37 23 18 18 16 19 22 20 19 16 16 8 7 11 13 13 7 5 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:6168 full:0 size:[binsize: 2 max: 63 count: 6168 average: 5.35814 | standard deviation: 9.04593 | 2074 2126 890 166 134 105 77 56 50 52 46 40 38 34 31 25 21 21 19 22 19 20 22 17 15 14 10 7 4 5 5 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:6336 full:0 size:[binsize: 2 max: 64 count: 6336 average: 4.31929 | standard deviation: 8.03805 | 2193 2498 976 113 82 55 41 28 26 27 28 23 20 19 19 14 12 12 14 15 13 15 16 12 8 8 9 10 16 7 4 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:6240 full:0 size:[binsize: 2 max: 62 count: 6240 average: 5.18365 | standard deviation: 7.878 | 2037 2093 909 204 148 129 103 79 65 46 48 50 47 42 61 35 30 25 19 17 10 8 4 4 5 5 4 4 2 2 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 8, L1Cache, mandatoryQueue] stats - msgs:6216 full:0 size:[binsize: 2 max: 63 count: 6216 average: 5.5917 | standard deviation: 9.71174 | 2064 2162 922 136 110 92 92 62 50 52 52 53 35 30 31 28 21 21 19 20 18 15 16 12 16 18 13 16 11 10 14 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 9, L1Cache, mandatoryQueue] stats - msgs:6144 full:0 size:[binsize: 2 max: 63 count: 6144 average: 5.65576 | standard deviation: 9.0856 | 2005 2041 867 185 148 117 92 71 73 63 51 56 56 50 40 32 17 18 18 21 19 15 13 11 12 8 9 16 12 4 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 10, L1Cache, mandatoryQueue] stats - msgs:5856 full:0 size:[binsize: 2 max: 61 count: 5856 average: 6.50564 | standard deviation: 9.68986 | 1865 1740 740 191 168 155 138 122 103 88 67 57 51 48 40 34 34 35 24 25 24 21 17 12 14 11 8 8 9 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 11, L1Cache, mandatoryQueue] stats - msgs:6024 full:0 size:[binsize: 2 max: 63 count: 6024 average: 5.53669 | standard deviation: 9.28512 | 1955 2141 865 143 109 97 76 70 60 61 40 38 35 36 32 30 23 24 27 25 19 20 17 10 20 18 10 5 4 4 4 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 12, L1Cache, mandatoryQueue] stats - msgs:6144 full:0 size:[binsize: 2 max: 61 count: 6144 average: 4.84049 | standard deviation: 8.32607 | 2008 2315 924 132 126 80 78 50 46 39 28 32 27 26 20 23 19 21 19 20 19 14 13 10 9 7 10 8 11 6 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 13, L1Cache, mandatoryQueue] stats - msgs:6024 full:0 size:[binsize: 2 max: 61 count: 6024 average: 5.49452 | standard deviation: 9.53775 | 1914 2166 918 162 129 95 60 48 46 45 46 45 32 28 25 27 23 15 22 16 17 16 19 20 13 15 14 14 13 14 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 14, L1Cache, mandatoryQueue] stats - msgs:5976 full:0 size:[binsize: 2 max: 63 count: 5976 average: 5.13922 | standard deviation: 8.47203 | 1973 2090 877 158 131 113 86 71 55 52 54 34 32 27 24 18 15 17 19 20 15 13 12 17 12 12 8 5 4 5 5 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 15, L1Cache, mandatoryQueue] stats - msgs:5856 full:0 size:[binsize: 2 max: 63 count: 5856 average: 7.00427 | standard deviation: 10.9257 | 1781 1776 772 227 161 148 116 99 77 81 63 63 49 44 55 40 31 23 20 24 25 28 23 16 15 18 20 17 14 14 12 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L2Cache) : [L2Cache]=0 [L1Cache]=44736 [Directory]=0 
NI_1 (L2Cache) : [L2Cache]=0 [L1Cache]=44736 [Directory]=0 
NI_2 (L2Cache) : [L2Cache]=0 [L1Cache]=44736 [Directory]=0 
NI_3 (L2Cache) : [L2Cache]=0 [L1Cache]=44736 [Directory]=0 
NI_4 (L2Cache) : [L2Cache]=0 [L1Cache]=44736 [Directory]=0 
NI_5 (L2Cache) : [L2Cache]=0 [L1Cache]=44736 [Directory]=0 
NI_6 (L2Cache) : [L2Cache]=0 [L1Cache]=44740 [Directory]=0 
NI_7 (L2Cache) : [L2Cache]=0 [L1Cache]=44745 [Directory]=0 
NI_8 (L1Cache) : [L2Cache]=16369 [L1Cache]=0 [Directory]=0 
NI_9 (L1Cache) : [L2Cache]=16808 [L1Cache]=0 [Directory]=0 
NI_10 (L1Cache) : [L2Cache]=16898 [L1Cache]=0 [Directory]=0 
NI_11 (L1Cache) : [L2Cache]=15954 [L1Cache]=0 [Directory]=0 
NI_12 (L1Cache) : [L2Cache]=16656 [L1Cache]=0 [Directory]=0 
NI_13 (L1Cache) : [L2Cache]=16288 [L1Cache]=0 [Directory]=0 
NI_14 (L1Cache) : [L2Cache]=16737 [L1Cache]=0 [Directory]=0 
NI_15 (L1Cache) : [L2Cache]=16449 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L2Cache]=16416 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L2Cache]=16232 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L2Cache]=15482 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L2Cache]=15896 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L2Cache]=16258 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L2Cache]=15889 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L2Cache]=15808 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L2Cache]=15457 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 617498
L1_out_flits = 259597
L2_out_flits = 357901
-------------
Average Link Utilization :: 0.141847 flits/cycle
total_flits_on_link = 2112091
-------------
Total VC Load [0] = 786432 flits
Total VC Load [1] = 884736 flits
Total VC Load [2] = 251956 flits
Total VC Load [3] = 188967 flits
-------------
Average VC Load [0] = 4.64783 flits/cycle 
Average VC Load [1] = 5.22881 flits/cycle 
Average VC Load [2] = 1.48907 flits/cycle 
Average VC Load [3] = 1.1168 flits/cycle 
-------------
Average network latency = 22.9235
-------------
Dynamic_Link_Power = 5.53268
Static_Link_Power = 3.91128
Total_Link_Power = 9.44396
Total Link Area = 2.17382e+07 uM^2 
Router Dynamic Power:
       Input buffer: 0.331098, Crossbar: 0.923752, VC allocator: 0, SW allocator: 0.0466508, Clock: 1.03488, Total: 2.33639
Router Static Power:
       Input buffer: 0.974196, Crossbar: 1.31949, VC allocator: 0, SW allocator: 0.00754322, Clock: 0.197854, Total: 2.49909
Router Total Power: 4.83547
Dynamic_Router_Power = 2.33639
Static_Router_Power = 2.49909
Total_Router_Power = 4.83547
Area:
Input buffer: 4.82282e-06, Crossbar: 8.39443e-05, VC allocator: 0, SW allocator: 2.27284e-08

Total_Dynamic_Power = 7.86907
Total_Static_Power = 6.41037
Total_Power = 14.2794
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L2Cache ---
 - Event Counts -
L1_GETS  65536
WB_Data  32768
WB_Data_Priv  0
L2_Atomic  0
L2_Atomic_Priv  0
Inv_Ack  0
Inv_Ack_All  62989
L2_Replacement  31219
L2_Replacement_clean  62989
Mem_Data  98304

 - Transitions -
NP  L1_GETS  65536
NP  WB_Data  32768
NP  L2_Atomic  0 <-- 

S  L1_GETS  0 <-- 
S  WB_Data  0 <-- 
S  L2_Atomic  0 <-- 
S  L2_Replacement  31219
S  L2_Replacement_clean  0 <-- 

SS  L1_GETS  0 <-- 
SS  WB_Data  0 <-- 
SS  WB_Data_Priv  0 <-- 
SS  L2_Atomic  0 <-- 
SS  L2_Atomic_Priv  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  62989

ISS  L1_GETS  0 <-- 
ISS  Mem_Data  65536

IM  Mem_Data  32768

IMA  Mem_Data  0 <-- 

SM  Inv_Ack  0 <-- 
SM  Inv_Ack_All  0 <-- 

SMA  Inv_Ack  0 <-- 
SMA  Inv_Ack_All  0 <-- 

MI  Inv_Ack  0 <-- 
MI  Inv_Ack_All  0 <-- 

II  Inv_Ack  0 <-- 
II  Inv_Ack_All  62989

 --- L1Cache ---
 - Event Counts -
Load  65536
L1_WThru  32768
L1_Atomic  0
L1_Replacement  61440
Inv  62989
Data  0
Data_Done  65536
WBorAtomic  0
WBorAtomic_Done  32768

 - Transitions -
I  Load  65536
I  L1_WThru  32768
I  L1_Atomic  0 <-- 
I  L1_Replacement  35786
I  Inv  25429

S  Load  0 <-- 
S  L1_WThru  0 <-- 
S  L1_Atomic  0 <-- 
S  L1_Replacement  25654
S  Inv  37560

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Inv  0 <-- 
I_S  Data_Done  65536

S_M  Load  0 <-- 
S_M  L1_WThru  0 <-- 
S_M  L1_Atomic  0 <-- 
S_M  Inv  0 <-- 
S_M  Data  0 <-- 
S_M  Data_Done  0 <-- 
S_M  WBorAtomic  0 <-- 
S_M  WBorAtomic_Done  0 <-- 

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  L1_Replacement  0 <-- 
I_I  Inv  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  WBorAtomic  0 <-- 
I_I  WBorAtomic_Done  32768

 --- Directory ---
 - Event Counts -
Fetch  0
Data  0
Memory_Data  0
Memory_Ack  0

 - Transitions -


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:12288 full:7319 size:[binsize: 1 max: 20 count: 12288 average: 6.36849 | standard deviation: 5.54764 | 0 2564 1380 1113 1001 925 752 603 540 469 404 341 327 265 235 165 181 127 71 68 757 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:12288 full:14695 size:[binsize: 1 max: 20 count: 12288 average: 7.96159 | standard deviation: 6.22614 | 0 1788 1094 938 893 929 743 659 626 532 469 366 350 336 262 252 224 174 150 76 1427 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:12288 full:28446 size:[binsize: 1 max: 20 count: 12288 average: 11.9097 | standard deviation: 6.59829 | 0 839 519 507 555 450 454 458 437 451 492 504 516 508 559 537 473 387 394 347 2901 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:12288 full:70625 size:[binsize: 1 max: 20 count: 12288 average: 15.9798 | standard deviation: 5.60966 | 0 262 156 148 194 214 232 253 300 306 314 309 344 355 406 364 366 419 376 394 6576 ]
MessageBuffer: [Chip 0 4, L2Cache, responseFromL2Cache] stats - msgs:12288 full:127962 size:[binsize: 1 max: 20 count: 12288 average: 19.4903 | standard deviation: 2.3414 | 0 76 16 14 14 21 11 7 17 17 21 36 42 64 66 57 93 101 125 194 11296 ]
MessageBuffer: [Chip 0 5, L2Cache, responseFromL2Cache] stats - msgs:12288 full:140499 size:[binsize: 1 max: 20 count: 12288 average: 19.8692 | standard deviation: 1.40309 | 0 39 9 3 4 2 4 3 2 9 8 6 5 5 5 7 6 5 10 8 12148 ]
MessageBuffer: [Chip 0 6, L2Cache, responseFromL2Cache] stats - msgs:12288 full:139648 size:[binsize: 1 max: 20 count: 12288 average: 19.7354 | standard deviation: 1.99391 | 0 70 10 12 18 18 6 9 14 9 5 6 16 11 5 8 8 14 15 28 12006 ]
MessageBuffer: [Chip 0 7, L2Cache, responseFromL2Cache] stats - msgs:12288 full:141701 size:[binsize: 1 max: 20 count: 12288 average: 19.8834 | standard deviation: 1.35448 | 0 40 8 3 3 4 2 3 2 2 3 5 3 5 8 6 5 3 5 6 12172 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 4 count: 7872 average: 1.01944 | standard deviation: 0.168321 | 0 7748 102 15 7 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 4 count: 7872 average: 1.0216 | standard deviation: 0.161385 | 0 7719 138 13 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 5 count: 7872 average: 1.04688 | standard deviation: 0.276096 | 0 7598 203 52 14 5 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 6 count: 7872 average: 1.04688 | standard deviation: 0.310327 | 0 7636 151 55 16 10 4 ]
MessageBuffer: [Chip 0 4, L2Cache, L1RequestFromL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 7 count: 7872 average: 1.06568 | standard deviation: 0.369048 | 0 7534 237 50 32 13 4 2 ]
MessageBuffer: [Chip 0 5, L2Cache, L1RequestFromL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 14 count: 7872 average: 1.11725 | standard deviation: 0.643666 | 0 7386 309 89 37 19 5 3 7 8 4 1 2 1 1 ]
MessageBuffer: [Chip 0 6, L2Cache, L1RequestFromL2Cache] stats - msgs:7876 full:0 size:[binsize: 1 max: 10 count: 7876 average: 1.14208 | standard deviation: 0.610282 | 0 7269 343 135 69 30 15 5 7 2 1 ]
MessageBuffer: [Chip 0 7, L2Cache, L1RequestFromL2Cache] stats - msgs:7881 full:0 size:[binsize: 1 max: 16 count: 7881 average: 1.28245 | standard deviation: 1.0811 | 0 6988 413 167 115 79 49 25 18 9 1 1 6 1 1 5 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 4, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 5, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 6, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 7, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 1 count: 7872 average:     1 | standard deviation: 0 | 0 7872 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 1 count: 7872 average:     1 | standard deviation: 0 | 0 7872 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 1 count: 7872 average:     1 | standard deviation: 0 | 0 7872 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 1 count: 7872 average:     1 | standard deviation: 0 | 0 7872 ]
MessageBuffer: [Chip 0 4, L2Cache, unblockToL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 1 count: 7872 average:     1 | standard deviation: 0 | 0 7872 ]
MessageBuffer: [Chip 0 5, L2Cache, unblockToL2Cache] stats - msgs:7872 full:0 size:[binsize: 1 max: 1 count: 7872 average:     1 | standard deviation: 0 | 0 7872 ]
MessageBuffer: [Chip 0 6, L2Cache, unblockToL2Cache] stats - msgs:7876 full:0 size:[binsize: 1 max: 1 count: 7876 average:     1 | standard deviation: 0 | 0 7876 ]
MessageBuffer: [Chip 0 7, L2Cache, unblockToL2Cache] stats - msgs:7881 full:0 size:[binsize: 1 max: 1 count: 7881 average:     1 | standard deviation: 0 | 0 7881 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:6192 full:12299 size:[binsize: 1 max: 20 count: 6192 average: 10.9698 | standard deviation: 6.75233 | 0 464 515 353 265 227 211 213 236 228 228 241 251 247 253 270 248 211 160 121 1250 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:6360 full:10304 size:[binsize: 1 max: 20 count: 6360 average: 10.7008 | standard deviation: 6.61264 | 0 486 563 362 266 228 219 219 239 245 256 250 277 286 271 288 292 230 184 149 1050 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:6408 full:9930 size:[binsize: 1 max: 20 count: 6408 average: 10.4131 | standard deviation: 6.59982 | 0 481 549 431 311 266 241 252 236 234 258 263 256 265 283 269 263 222 160 132 1036 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:6048 full:16015 size:[binsize: 1 max: 20 count: 6048 average: 11.8826 | standard deviation: 6.87206 | 0 415 403 318 238 199 189 193 197 192 213 210 216 224 246 243 264 195 168 141 1584 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:6312 full:10647 size:[binsize: 1 max: 20 count: 6312 average: 10.5131 | standard deviation: 6.56331 | 0 505 506 388 265 246 247 252 254 246 256 264 272 263 272 271 278 213 172 129 1013 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:6168 full:12062 size:[binsize: 1 max: 20 count: 6168 average: 10.5947 | standard deviation: 6.75522 | 0 474 553 395 287 239 230 228 231 229 235 242 227 243 251 235 239 201 143 114 1172 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:6336 full:8222 size:[binsize: 1 max: 20 count: 6336 average: 9.95991 | standard deviation: 6.41215 | 0 521 590 403 301 250 280 258 260 265 262 272 259 262 267 291 291 241 174 103 786 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:6240 full:14283 size:[binsize: 1 max: 20 count: 6240 average: 11.2357 | standard deviation: 6.81523 | 0 454 481 350 273 241 217 206 207 221 226 222 232 255 252 250 258 221 174 137 1363 ]
MessageBuffer: [Chip 0 8, L1Cache, requestFromL1Cache] stats - msgs:6216 full:12444 size:[binsize: 1 max: 20 count: 6216 average: 10.5578 | standard deviation: 6.72556 | 0 490 544 393 286 231 257 235 233 236 227 231 253 240 250 255 245 204 155 94 1157 ]
MessageBuffer: [Chip 0 9, L1Cache, requestFromL1Cache] stats - msgs:6144 full:14842 size:[binsize: 1 max: 20 count: 6144 average: 11.0911 | standard deviation: 6.85254 | 0 460 487 359 278 224 218 238 223 210 214 226 230 233 236 231 240 199 148 118 1372 ]
MessageBuffer: [Chip 0 10, L1Cache, requestFromL1Cache] stats - msgs:5856 full:17702 size:[binsize: 1 max: 20 count: 5856 average: 11.6761 | standard deviation: 6.95184 | 0 419 416 322 226 198 227 199 194 204 185 200 200 202 211 224 222 180 137 147 1543 ]
MessageBuffer: [Chip 0 11, L1Cache, requestFromL1Cache] stats - msgs:6024 full:12548 size:[binsize: 1 max: 20 count: 6024 average: 10.6363 | standard deviation: 6.67102 | 0 451 505 388 278 234 227 227 216 222 228 246 257 246 248 258 248 192 150 113 1090 ]
MessageBuffer: [Chip 0 12, L1Cache, requestFromL1Cache] stats - msgs:6144 full:12364 size:[binsize: 1 max: 20 count: 6144 average: 10.571 | standard deviation: 6.5404 | 0 473 487 356 268 235 260 256 242 229 257 251 269 264 260 270 261 232 165 114 995 ]
MessageBuffer: [Chip 0 13, L1Cache, requestFromL1Cache] stats - msgs:6024 full:14169 size:[binsize: 1 max: 20 count: 6024 average: 10.579 | standard deviation: 6.62144 | 0 444 526 353 262 250 237 233 239 248 241 232 241 255 243 250 248 218 146 105 1053 ]
MessageBuffer: [Chip 0 14, L1Cache, requestFromL1Cache] stats - msgs:5976 full:15922 size:[binsize: 1 max: 20 count: 5976 average: 11.0442 | standard deviation: 6.74135 | 0 425 498 341 246 221 217 214 217 210 228 225 232 232 241 267 261 214 165 117 1205 ]
MessageBuffer: [Chip 0 15, L1Cache, requestFromL1Cache] stats - msgs:5856 full:22018 size:[binsize: 1 max: 20 count: 5856 average: 12.255 | standard deviation: 6.93861 | 0 396 363 322 191 177 177 174 189 189 182 194 195 221 214 226 215 200 168 142 1721 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:3985 full:0 size:[binsize: 1 max: 18 count: 3985 average: 4.00728 | standard deviation: 2.50386 | 0 609 716 636 536 496 363 284 162 83 47 18 6 7 2 6 4 6 4 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:4088 full:0 size:[binsize: 1 max: 13 count: 4088 average: 3.89237 | standard deviation: 2.28563 | 0 641 770 617 554 499 411 296 156 85 38 15 5 1 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:4082 full:0 size:[binsize: 1 max: 19 count: 4082 average: 4.13547 | standard deviation: 2.68546 | 0 608 718 659 545 482 380 260 155 111 77 32 11 6 16 3 4 6 7 2 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:3858 full:0 size:[binsize: 1 max: 15 count: 3858 average: 4.15967 | standard deviation: 2.74431 | 0 608 690 610 526 401 340 190 147 110 112 63 32 21 5 3 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:4032 full:0 size:[binsize: 1 max: 16 count: 4032 average: 3.92312 | standard deviation: 2.42593 | 0 623 740 680 557 490 362 240 156 78 50 30 7 4 3 5 7 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:3952 full:0 size:[binsize: 1 max: 13 count: 3952 average: 3.94155 | standard deviation: 2.41316 | 0 640 724 621 514 476 375 248 154 90 70 24 10 6 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:4065 full:0 size:[binsize: 1 max: 14 count: 4065 average: 3.9198 | standard deviation: 2.33332 | 0 641 721 644 581 499 386 266 154 90 54 18 3 6 2 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:3969 full:0 size:[binsize: 1 max: 15 count: 3969 average: 4.23633 | standard deviation: 2.75398 | 0 613 710 603 500 407 340 251 192 132 116 49 26 16 13 1 ]
MessageBuffer: [Chip 0 8, L1Cache, unblockFromL1Cache] stats - msgs:3984 full:0 size:[binsize: 1 max: 14 count: 3984 average: 4.03037 | standard deviation: 2.52002 | 0 615 734 623 527 444 398 271 146 89 63 31 15 20 8 ]
MessageBuffer: [Chip 0 9, L1Cache, unblockFromL1Cache] stats - msgs:3944 full:0 size:[binsize: 1 max: 15 count: 3944 average: 4.08595 | standard deviation: 2.62356 | 0 627 704 647 510 404 353 255 151 115 104 31 20 14 5 4 ]
MessageBuffer: [Chip 0 10, L1Cache, unblockFromL1Cache] stats - msgs:3770 full:0 size:[binsize: 1 max: 14 count: 3770 average: 3.95623 | standard deviation: 2.56949 | 0 614 734 617 486 391 340 221 125 78 82 39 21 15 7 ]
MessageBuffer: [Chip 0 11, L1Cache, unblockFromL1Cache] stats - msgs:3848 full:0 size:[binsize: 1 max: 14 count: 3848 average: 3.95816 | standard deviation: 2.46256 | 0 627 695 597 539 440 364 228 148 105 54 21 14 5 11 ]
MessageBuffer: [Chip 0 12, L1Cache, unblockFromL1Cache] stats - msgs:3970 full:0 size:[binsize: 1 max: 13 count: 3970 average: 3.77229 | standard deviation: 2.22432 | 0 626 776 663 552 474 380 256 124 64 32 10 8 5 ]
MessageBuffer: [Chip 0 13, L1Cache, unblockFromL1Cache] stats - msgs:3841 full:0 size:[binsize: 1 max: 12 count: 3841 average: 3.81645 | standard deviation: 2.28024 | 0 632 725 625 515 467 340 260 131 77 54 14 1 ]
MessageBuffer: [Chip 0 14, L1Cache, unblockFromL1Cache] stats - msgs:3856 full:0 size:[binsize: 1 max: 12 count: 3856 average: 3.8221 | standard deviation: 2.3031 | 0 634 733 623 529 463 337 238 137 92 47 20 3 ]
MessageBuffer: [Chip 0 15, L1Cache, unblockFromL1Cache] stats - msgs:3745 full:0 size:[binsize: 1 max: 14 count: 3745 average: 3.97917 | standard deviation: 2.58028 | 0 630 706 575 494 417 318 243 103 88 91 44 17 15 4 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:6192 full:0 size:[binsize: 1 max: 1 count: 6192 average:     1 | standard deviation: 0 | 0 6192 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:6360 full:0 size:[binsize: 1 max: 1 count: 6360 average:     1 | standard deviation: 0 | 0 6360 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:6408 full:0 size:[binsize: 1 max: 1 count: 6408 average:     1 | standard deviation: 0 | 0 6408 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:6048 full:0 size:[binsize: 1 max: 1 count: 6048 average:     1 | standard deviation: 0 | 0 6048 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:6312 full:0 size:[binsize: 1 max: 1 count: 6312 average:     1 | standard deviation: 0 | 0 6312 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:6168 full:0 size:[binsize: 1 max: 1 count: 6168 average:     1 | standard deviation: 0 | 0 6168 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:6336 full:0 size:[binsize: 1 max: 1 count: 6336 average:     1 | standard deviation: 0 | 0 6336 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:6240 full:0 size:[binsize: 1 max: 1 count: 6240 average:     1 | standard deviation: 0 | 0 6240 ]
MessageBuffer: [Chip 0 8, L1Cache, responseToL1Cache] stats - msgs:6216 full:0 size:[binsize: 1 max: 1 count: 6216 average:     1 | standard deviation: 0 | 0 6216 ]
MessageBuffer: [Chip 0 9, L1Cache, responseToL1Cache] stats - msgs:6144 full:0 size:[binsize: 1 max: 1 count: 6144 average:     1 | standard deviation: 0 | 0 6144 ]
MessageBuffer: [Chip 0 10, L1Cache, responseToL1Cache] stats - msgs:5856 full:0 size:[binsize: 1 max: 1 count: 5856 average:     1 | standard deviation: 0 | 0 5856 ]
MessageBuffer: [Chip 0 11, L1Cache, responseToL1Cache] stats - msgs:6024 full:0 size:[binsize: 1 max: 1 count: 6024 average:     1 | standard deviation: 0 | 0 6024 ]
MessageBuffer: [Chip 0 12, L1Cache, responseToL1Cache] stats - msgs:6144 full:0 size:[binsize: 1 max: 1 count: 6144 average:     1 | standard deviation: 0 | 0 6144 ]
MessageBuffer: [Chip 0 13, L1Cache, responseToL1Cache] stats - msgs:6024 full:0 size:[binsize: 1 max: 1 count: 6024 average:     1 | standard deviation: 0 | 0 6024 ]
MessageBuffer: [Chip 0 14, L1Cache, responseToL1Cache] stats - msgs:5976 full:0 size:[binsize: 1 max: 1 count: 5976 average:     1 | standard deviation: 0 | 0 5976 ]
MessageBuffer: [Chip 0 15, L1Cache, responseToL1Cache] stats - msgs:5856 full:0 size:[binsize: 1 max: 1 count: 5856 average:     1 | standard deviation: 0 | 0 5856 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:3985 full:0 size:[binsize: 1 max: 1 count: 3985 average:     1 | standard deviation: 0 | 0 3985 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:4088 full:0 size:[binsize: 1 max: 1 count: 4088 average:     1 | standard deviation: 0 | 0 4088 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:4082 full:0 size:[binsize: 1 max: 1 count: 4082 average:     1 | standard deviation: 0 | 0 4082 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:3858 full:0 size:[binsize: 1 max: 1 count: 3858 average:     1 | standard deviation: 0 | 0 3858 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:4032 full:0 size:[binsize: 1 max: 1 count: 4032 average:     1 | standard deviation: 0 | 0 4032 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:3952 full:0 size:[binsize: 1 max: 1 count: 3952 average:     1 | standard deviation: 0 | 0 3952 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:4065 full:0 size:[binsize: 1 max: 1 count: 4065 average:     1 | standard deviation: 0 | 0 4065 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:3969 full:0 size:[binsize: 1 max: 1 count: 3969 average:     1 | standard deviation: 0 | 0 3969 ]
MessageBuffer: [Chip 0 8, L1Cache, requestToL1Cache] stats - msgs:3984 full:0 size:[binsize: 1 max: 1 count: 3984 average:     1 | standard deviation: 0 | 0 3984 ]
MessageBuffer: [Chip 0 9, L1Cache, requestToL1Cache] stats - msgs:3944 full:0 size:[binsize: 1 max: 1 count: 3944 average:     1 | standard deviation: 0 | 0 3944 ]
MessageBuffer: [Chip 0 10, L1Cache, requestToL1Cache] stats - msgs:3770 full:0 size:[binsize: 1 max: 1 count: 3770 average:     1 | standard deviation: 0 | 0 3770 ]
MessageBuffer: [Chip 0 11, L1Cache, requestToL1Cache] stats - msgs:3848 full:0 size:[binsize: 1 max: 1 count: 3848 average:     1 | standard deviation: 0 | 0 3848 ]
MessageBuffer: [Chip 0 12, L1Cache, requestToL1Cache] stats - msgs:3970 full:0 size:[binsize: 1 max: 1 count: 3970 average:     1 | standard deviation: 0 | 0 3970 ]
MessageBuffer: [Chip 0 13, L1Cache, requestToL1Cache] stats - msgs:3841 full:0 size:[binsize: 1 max: 1 count: 3841 average:     1 | standard deviation: 0 | 0 3841 ]
MessageBuffer: [Chip 0 14, L1Cache, requestToL1Cache] stats - msgs:3856 full:0 size:[binsize: 1 max: 1 count: 3856 average:     1 | standard deviation: 0 | 0 3856 ]
MessageBuffer: [Chip 0 15, L1Cache, requestToL1Cache] stats - msgs:3745 full:0 size:[binsize: 1 max: 1 count: 3745 average:     1 | standard deviation: 0 | 0 3745 ]
ruby_n_accesses[global_load] = 65536
ruby_n_accesses[global_store] = 32768
ruby_n_accesses[global_atomic] = 0
ruby_n_accesses[local_load] = 0
ruby_n_accesses[local_store] = 0
ruby_n_mem_accesses[global_load] = 65536
ruby_n_mem_accesses[global_store] = 32768
ruby_n_mem_accesses[global_atomic] = 0
ruby_n_mem_accesses[local_load] = 0
ruby_n_mem_accesses[local_store] = 0
ruby_stall[ruby_unready] = 146892
ruby_stall[mshrs_hit_full] = 0
ruby_stall[mshrs_miss_full] = 0
ruby_stall[mshr_write_to_pending] = 0
ruby_stall[mshr_same_warp_second_W] = 0
ruby_stall[mshr_same_warp_WR] = 0
ruby_stall[mshr_diff_warp_RWR] = 0
