#! /usr/bin/env bash
exec /home/david/miniconda3/envs/digital/bin/vvp -f "$0" "$@" <<'# EOF'
:ivl_version "13.0 (devel)" "(0_8-6859-gf50cc35d2-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/system.vpi";
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/v2005_math.vpi";
:vpi_module "/home/david/miniconda3/envs/digital/lib/ivl/va_math.vpi";
S_0x3eeb6880 .scope module, "top_sumador_visual_tb" "top_sumador_visual_tb" 2 12;
 .timescale -9 -12;
v0x3eeddbc0_0 .var "A_tb", 3 0;
v0x3eeddca0_0 .var "B_tb", 3 0;
v0x3eedddb0_0 .net "SSeg_tb", 0 6, v0x3eedc330_0;  1 drivers
v0x3eedde50_0 .var "Sel_tb", 0 0;
v0x3eeddf80_0 .net "an_tb", 3 0, L_0x3eef0810;  1 drivers
v0x3eede040_0 .var "clk2_tb", 0 0;
v0x3eede0e0_0 .var "s_tb", 3 0;
S_0x3ee9adc0 .scope module, "uut" "top_sumador_visual" 2 26, 3 1 0, S_0x3eeb6880;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /INPUT 1 "clk2";
    .port_info 4 /INPUT 4 "s";
    .port_info 5 /OUTPUT 7 "SSeg";
    .port_info 6 /OUTPUT 4 "an";
v0x3eedcc30_0 .net "A", 3 0, v0x3eeddbc0_0;  1 drivers
v0x3eedcd60_0 .net "B", 3 0, v0x3eeddca0_0;  1 drivers
v0x3eedce20_0 .net "SSeg", 0 6, v0x3eedc330_0;  alias, 1 drivers
v0x3eedcf10_0 .net/s "S_raw", 3 0, L_0x3eee03a0;  1 drivers
v0x3eedcfb0_0 .net "Sel", 0 0, v0x3eedde50_0;  1 drivers
v0x3eedd0a0_0 .net/s *"_ivl_0", 31 0, L_0x3eee0450;  1 drivers
v0x3eedd160_0 .net *"_ivl_11", 5 0, L_0x3eef0770;  1 drivers
v0x3eedd240_0 .net/s *"_ivl_12", 5 0, L_0x3eef08d0;  1 drivers
L_0x7e5a0fc2c018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x3eedd320_0 .net/2s *"_ivl_2", 31 0, L_0x7e5a0fc2c018;  1 drivers
v0x3eedd490_0 .net *"_ivl_4", 0 0, L_0x3eef0500;  1 drivers
v0x3eedd550_0 .net/s *"_ivl_6", 5 0, L_0x3eef0640;  1 drivers
L_0x7e5a0fc2c060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x3eedd630_0 .net *"_ivl_8", 5 0, L_0x7e5a0fc2c060;  1 drivers
v0x3eedd710_0 .net "an", 3 0, L_0x3eef0810;  alias, 1 drivers
v0x3eedd7d0_0 .net "clk2", 0 0, v0x3eede040_0;  1 drivers
v0x3eedd8c0_0 .net "num_abs", 5 0, L_0x3eef0970;  1 drivers
v0x3eedd9d0_0 .net "s", 3 0, v0x3eede0e0_0;  1 drivers
L_0x3eee0450 .extend/s 32, L_0x3eee03a0;
L_0x3eef0500 .cmp/gt.s 32, L_0x7e5a0fc2c018, L_0x3eee0450;
L_0x3eef0640 .extend/s 6, L_0x3eee03a0;
L_0x3eef0770 .arith/sub 6, L_0x7e5a0fc2c060, L_0x3eef0640;
L_0x3eef08d0 .extend/s 6, L_0x3eee03a0;
L_0x3eef0970 .functor MUXZ 6, L_0x3eef08d0, L_0x3eef0770, L_0x3eef0500, C4<>;
S_0x3ee9b040 .scope module, "alu" "sumayresta_estruc" 3 15, 4 1 0, S_0x3ee9adc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x3eede240 .functor XOR 1, L_0x3eede1a0, v0x3eedde50_0, C4<0>, C4<0>;
L_0x3eede450 .functor XOR 1, L_0x3eede320, v0x3eedde50_0, C4<0>, C4<0>;
L_0x3eede560 .functor XOR 1, L_0x3eede4c0, v0x3eedde50_0, C4<0>, C4<0>;
L_0x3eede8d0 .functor XOR 1, L_0x3eede830, v0x3eedde50_0, C4<0>, C4<0>;
L_0x3eee02a0 .functor NOT 1, L_0x3eedfdd0, C4<0>, C4<0>, C4<0>;
L_0x3eee03a0 .functor NOT 4, L_0x3eee0070, C4<0000>, C4<0000>, C4<0000>;
v0x3eeda850_0 .net "A", 3 0, v0x3eeddbc0_0;  alias, 1 drivers
v0x3eeda930_0 .net "B", 3 0, v0x3eeddca0_0;  alias, 1 drivers
v0x3eeda9f0_0 .net "B_mod", 3 0, L_0x3eede620;  1 drivers
v0x3eedaa90_0 .net "Cout", 0 0, L_0x3eee02a0;  1 drivers
v0x3eedab30_0 .net "Coutn", 0 0, L_0x3eedfdd0;  1 drivers
v0x3eedac70_0 .net/s "S", 3 0, L_0x3eee03a0;  alias, 1 drivers
v0x3eedad50_0 .net "Sel", 0 0, v0x3eedde50_0;  alias, 1 drivers
v0x3eedae40_0 .net "Sn", 3 0, L_0x3eee0070;  1 drivers
v0x3eedaf00_0 .net *"_ivl_10", 0 0, L_0x3eede450;  1 drivers
v0x3eedafc0_0 .net *"_ivl_15", 0 0, L_0x3eede4c0;  1 drivers
v0x3eedb0a0_0 .net *"_ivl_16", 0 0, L_0x3eede560;  1 drivers
v0x3eedb180_0 .net *"_ivl_22", 0 0, L_0x3eede830;  1 drivers
v0x3eedb260_0 .net *"_ivl_23", 0 0, L_0x3eede8d0;  1 drivers
v0x3eedb340_0 .net *"_ivl_3", 0 0, L_0x3eede1a0;  1 drivers
v0x3eedb420_0 .net *"_ivl_4", 0 0, L_0x3eede240;  1 drivers
v0x3eedb500_0 .net *"_ivl_9", 0 0, L_0x3eede320;  1 drivers
L_0x3eede1a0 .part v0x3eeddca0_0, 0, 1;
L_0x3eede320 .part v0x3eeddca0_0, 1, 1;
L_0x3eede4c0 .part v0x3eeddca0_0, 2, 1;
L_0x3eede620 .concat8 [ 1 1 1 1], L_0x3eede240, L_0x3eede450, L_0x3eede560, L_0x3eede8d0;
L_0x3eede830 .part v0x3eeddca0_0, 3, 1;
S_0x3eea1f30 .scope module, "suma" "sum4b_estruc" 4 22, 5 1 0, S_0x3ee9b040;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
v0x3eeda090_0 .net "A", 3 0, v0x3eeddbc0_0;  alias, 1 drivers
v0x3eeda190_0 .net "B", 3 0, L_0x3eede620;  alias, 1 drivers
v0x3eeda270_0 .net "Ci", 0 0, v0x3eedde50_0;  alias, 1 drivers
v0x3eeda340_0 .net "Cout", 0 0, L_0x3eedfdd0;  alias, 1 drivers
v0x3eeda410_0 .net "S", 3 0, L_0x3eee0070;  alias, 1 drivers
v0x3eeda500_0 .net "c1", 0 0, L_0x3eedecf0;  1 drivers
v0x3eeda5f0_0 .net "c2", 0 0, L_0x3eedf210;  1 drivers
v0x3eeda6e0_0 .net "c3", 0 0, L_0x3eedf820;  1 drivers
L_0x3eedee00 .part v0x3eeddbc0_0, 0, 1;
L_0x3eedeea0 .part L_0x3eede620, 0, 1;
L_0x3eedf320 .part v0x3eeddbc0_0, 1, 1;
L_0x3eedf3c0 .part L_0x3eede620, 1, 1;
L_0x3eedf930 .part v0x3eeddbc0_0, 2, 1;
L_0x3eedf9d0 .part L_0x3eede620, 2, 1;
L_0x3eedfee0 .part v0x3eeddbc0_0, 3, 1;
L_0x3eedff80 .part L_0x3eede620, 3, 1;
L_0x3eee0070 .concat8 [ 1 1 1 1], L_0x3eedea80, L_0x3eedefb0, L_0x3eedf590, L_0x3eedfb20;
S_0x3eea2170 .scope module, "FA0" "sum1b_estruc" 5 11, 6 1 0, S_0x3eea1f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x3eedea10 .functor AND 1, L_0x3eedee00, L_0x3eedeea0, C4<1>, C4<1>;
L_0x3eedea80 .functor XOR 1, L_0x3eedeaf0, v0x3eedde50_0, C4<0>, C4<0>;
L_0x3eedeaf0 .functor XOR 1, L_0x3eedee00, L_0x3eedeea0, C4<0>, C4<0>;
L_0x3eedec50 .functor AND 1, L_0x3eedeaf0, v0x3eedde50_0, C4<1>, C4<1>;
L_0x3eedecf0 .functor OR 1, L_0x3eedec50, L_0x3eedea10, C4<0>, C4<0>;
v0x3ee96de0_0 .net "A", 0 0, L_0x3eedee00;  1 drivers
v0x3eed7e20_0 .net "B", 0 0, L_0x3eedeea0;  1 drivers
v0x3eed7ee0_0 .net "Ci", 0 0, v0x3eedde50_0;  alias, 1 drivers
v0x3eed7f80_0 .net "Cout", 0 0, L_0x3eedecf0;  alias, 1 drivers
v0x3eed8040_0 .net "S", 0 0, L_0x3eedea80;  1 drivers
v0x3eed8150_0 .net "a_ab", 0 0, L_0x3eedea10;  1 drivers
v0x3eed8210_0 .net "cout_t", 0 0, L_0x3eedec50;  1 drivers
v0x3eed82d0_0 .net "x_ab", 0 0, L_0x3eedeaf0;  1 drivers
S_0x3eed8430 .scope module, "FA1" "sum1b_estruc" 5 19, 6 1 0, S_0x3eea1f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x3eedef40 .functor AND 1, L_0x3eedf320, L_0x3eedf3c0, C4<1>, C4<1>;
L_0x3eedefb0 .functor XOR 1, L_0x3eedf0b0, L_0x3eedecf0, C4<0>, C4<0>;
L_0x3eedf0b0 .functor XOR 1, L_0x3eedf320, L_0x3eedf3c0, C4<0>, C4<0>;
L_0x3eedf170 .functor AND 1, L_0x3eedf0b0, L_0x3eedecf0, C4<1>, C4<1>;
L_0x3eedf210 .functor OR 1, L_0x3eedf170, L_0x3eedef40, C4<0>, C4<0>;
v0x3eed86e0_0 .net "A", 0 0, L_0x3eedf320;  1 drivers
v0x3eed87a0_0 .net "B", 0 0, L_0x3eedf3c0;  1 drivers
v0x3eed8860_0 .net "Ci", 0 0, L_0x3eedecf0;  alias, 1 drivers
v0x3eed8900_0 .net "Cout", 0 0, L_0x3eedf210;  alias, 1 drivers
v0x3eed89a0_0 .net "S", 0 0, L_0x3eedefb0;  1 drivers
v0x3eed8a90_0 .net "a_ab", 0 0, L_0x3eedef40;  1 drivers
v0x3eed8b50_0 .net "cout_t", 0 0, L_0x3eedf170;  1 drivers
v0x3eed8c10_0 .net "x_ab", 0 0, L_0x3eedf0b0;  1 drivers
S_0x3eed8d70 .scope module, "FA2" "sum1b_estruc" 5 27, 6 1 0, S_0x3eea1f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x3eedf520 .functor AND 1, L_0x3eedf930, L_0x3eedf9d0, C4<1>, C4<1>;
L_0x3eedf590 .functor XOR 1, L_0x3eedf6c0, L_0x3eedf210, C4<0>, C4<0>;
L_0x3eedf6c0 .functor XOR 1, L_0x3eedf930, L_0x3eedf9d0, C4<0>, C4<0>;
L_0x3eedf780 .functor AND 1, L_0x3eedf6c0, L_0x3eedf210, C4<1>, C4<1>;
L_0x3eedf820 .functor OR 1, L_0x3eedf780, L_0x3eedf520, C4<0>, C4<0>;
v0x3eed9000_0 .net "A", 0 0, L_0x3eedf930;  1 drivers
v0x3eed90c0_0 .net "B", 0 0, L_0x3eedf9d0;  1 drivers
v0x3eed9180_0 .net "Ci", 0 0, L_0x3eedf210;  alias, 1 drivers
v0x3eed9280_0 .net "Cout", 0 0, L_0x3eedf820;  alias, 1 drivers
v0x3eed9320_0 .net "S", 0 0, L_0x3eedf590;  1 drivers
v0x3eed9410_0 .net "a_ab", 0 0, L_0x3eedf520;  1 drivers
v0x3eed94d0_0 .net "cout_t", 0 0, L_0x3eedf780;  1 drivers
v0x3eed9590_0 .net "x_ab", 0 0, L_0x3eedf6c0;  1 drivers
S_0x3eed96f0 .scope module, "FA3" "sum1b_estruc" 5 35, 6 1 0, S_0x3eea1f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x3eedfab0 .functor AND 1, L_0x3eedfee0, L_0x3eedff80, C4<1>, C4<1>;
L_0x3eedfb20 .functor XOR 1, L_0x3eedfc20, L_0x3eedf820, C4<0>, C4<0>;
L_0x3eedfc20 .functor XOR 1, L_0x3eedfee0, L_0x3eedff80, C4<0>, C4<0>;
L_0x3eedfd30 .functor AND 1, L_0x3eedfc20, L_0x3eedf820, C4<1>, C4<1>;
L_0x3eedfdd0 .functor OR 1, L_0x3eedfd30, L_0x3eedfab0, C4<0>, C4<0>;
v0x3eed9980_0 .net "A", 0 0, L_0x3eedfee0;  1 drivers
v0x3eed9a60_0 .net "B", 0 0, L_0x3eedff80;  1 drivers
v0x3eed9b20_0 .net "Ci", 0 0, L_0x3eedf820;  alias, 1 drivers
v0x3eed9c20_0 .net "Cout", 0 0, L_0x3eedfdd0;  alias, 1 drivers
v0x3eed9cc0_0 .net "S", 0 0, L_0x3eedfb20;  1 drivers
v0x3eed9db0_0 .net "a_ab", 0 0, L_0x3eedfab0;  1 drivers
v0x3eed9e70_0 .net "cout_t", 0 0, L_0x3eedfd30;  1 drivers
v0x3eed9f30_0 .net "x_ab", 0 0, L_0x3eedfc20;  1 drivers
S_0x3eedb680 .scope module, "display_unit" "caja" 3 27, 7 1 0, S_0x3ee9adc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "num";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 7 "SSeg";
    .port_info 4 /OUTPUT 4 "an";
v0x3eedc670_0 .net "BCD", 3 0, v0x3eedbc30_0;  1 drivers
v0x3eedc7a0_0 .net "SSeg", 0 6, v0x3eedc330_0;  alias, 1 drivers
v0x3eedc860_0 .net "an", 3 0, L_0x3eef0810;  alias, 1 drivers
v0x3eedc930_0 .net "clk2", 0 0, v0x3eede040_0;  alias, 1 drivers
v0x3eedca00_0 .net "num", 5 0, L_0x3eef0970;  alias, 1 drivers
v0x3eedcaf0_0 .net "s", 3 0, v0x3eede0e0_0;  alias, 1 drivers
S_0x3eedb8e0 .scope module, "suma" "separar_num" 7 12, 8 1 0, S_0x3eedb680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "num";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /OUTPUT 4 "BCD";
P_0x3eedbac0 .param/l "cont" 0 8 7, +C4<00000000000000000000000000000001>;
v0x3eedbc30_0 .var "BCD", 3 0;
v0x3eedbd30_0 .var "algo", 0 0;
v0x3eedbdf0_0 .net "clk2", 0 0, v0x3eede040_0;  alias, 1 drivers
v0x3eedbe90_0 .net "num", 5 0, L_0x3eef0970;  alias, 1 drivers
E_0x3ee9e140 .event posedge, v0x3eedbdf0_0;
S_0x3eedbff0 .scope module, "sumar" "BCDtoSSeg" 7 19, 9 1 0, S_0x3eedb680;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /INPUT 4 "s";
    .port_info 2 /OUTPUT 7 "SSeg";
    .port_info 3 /OUTPUT 4 "an";
L_0x3eef0810 .functor BUFZ 4, v0x3eedbc30_0, C4<0000>, C4<0000>, C4<0000>;
v0x3eedc220_0 .net "BCD", 3 0, v0x3eedbc30_0;  alias, 1 drivers
v0x3eedc330_0 .var "SSeg", 0 6;
v0x3eedc3f0_0 .net "an", 3 0, L_0x3eef0810;  alias, 1 drivers
v0x3eedc4e0_0 .net "s", 3 0, v0x3eede0e0_0;  alias, 1 drivers
E_0x3ee83170 .event anyedge, v0x3eedbc30_0;
    .scope S_0x3eedb8e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3eedbd30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x3eedb8e0;
T_1 ;
    %wait E_0x3ee9e140;
    %load/vec4 v0x3eedbd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x3eedbe90_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x3eedbc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x3eedbd30_0, 0, 1;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x3eedbe90_0;
    %pad/u 32;
    %load/vec4 v0x3eedbe90_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %assign/vec4 v0x3eedbc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3eedbd30_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x3eedbff0;
T_2 ;
    %wait E_0x3ee83170;
    %load/vec4 v0x3eedc220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.11 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.12 ;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.13 ;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x3eedc330_0, 0, 7;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x3eeb6880;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x3eede040_0;
    %inv;
    %store/vec4 v0x3eede040_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x3eeb6880;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3eede040_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x3eeddbc0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x3eeddca0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3eedde50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x3eeddbc0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x3eeddca0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3eedde50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x3eeddbc0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x3eeddca0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x3eedde50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x3eeddbc0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x3eeddca0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x3eedde50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x3eeddbc0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x3eeddca0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x3eedde50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x3eeddbc0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x3eeddca0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x3eedde50_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x3eeb6880;
T_5 ;
    %vpi_call 2 61 "$dumpfile", "top_sumador_visual_tb.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x3ee9adc0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "src/top_sumador_visual_tb.v";
    "./src/top_sumador_visual.v";
    "./src/sumayresta_estruc.v";
    "./src/sum4b_estruc.v";
    "./src/sum1b_estruc.v";
    "./src/caja.v";
    "./src/BCD.v";
    "./src/BCDtoSSeg.v";
# EOF
