# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../translator.ip_user_files/ipstatic/hdl/verilog/translator.v" \
"../../../../translator.ip_user_files/ipstatic/hdl/verilog/translator_mul_mudEe.v" \
"../../../../translator.ip_user_files/ipstatic/hdl/verilog/translator_transform.v" \
"../../../../translator.ip_user_files/ipstatic/hdl/verilog/translator_transleOg.v" \
"../../../../translator.ip_user_files/ipstatic/hdl/verilog/translator_urem_1bkb.v" \
"../../../../translator.ip_user_files/ipstatic/hdl/verilog/translator_urem_7cud.v" \
"../../../../translator.srcs/sources_1/ip/translator_0/sim/translator_0.v" \
"../../../../translator.srcs/sources_1/new/top_translate.v" \
"../../../../translator.srcs/sim_1/new/tb_translator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
