\hypertarget{union__hw__port__isfr}{}\section{\+\_\+hw\+\_\+port\+\_\+isfr Union Reference}
\label{union__hw__port__isfr}\index{\+\_\+hw\+\_\+port\+\_\+isfr@{\+\_\+hw\+\_\+port\+\_\+isfr}}


H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+I\+S\+FR -\/ Interrupt Status Flag Register (W1C)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+port.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__port__isfr_1_1__hw__port__isfr__bitfields}{\+\_\+hw\+\_\+port\+\_\+isfr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__port__isfr_a069bef84c8fa3ccaceea5714240a2ed5}{}\label{union__hw__port__isfr_a069bef84c8fa3ccaceea5714240a2ed5}

\item 
struct \hyperlink{struct__hw__port__isfr_1_1__hw__port__isfr__bitfields}{\+\_\+hw\+\_\+port\+\_\+isfr\+::\+\_\+hw\+\_\+port\+\_\+isfr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__port__isfr_aa415951da7dddec418e809329c2d6ff8}{}\label{union__hw__port__isfr_aa415951da7dddec418e809329c2d6ff8}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+I\+S\+FR -\/ Interrupt Status Flag Register (W1C) 

Reset value\+: 0x00000000U

The pin interrupt configuration is valid in all digital pin muxing modes. The Interrupt Status Flag for each pin is also visible in the corresponding Pin Control Register, and each flag can be cleared in either location. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
