module FP16_TO_FP17_leading_sign_10_0(mantissa, rtn);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl;
  wire IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl;
  wire IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl;
  wire IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc;
  wire IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1;
  wire IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3;
  wire IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1;
  wire IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2;
  wire c_h_1_2;
  wire c_h_1_3;
  input [9:0] mantissa;
  output [3:0] rtn;
  assign c_h_1_2 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3 = _04_ & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1;
  assign c_h_1_3 = c_h_1_2 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc = _05_ & c_h_1_3;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl = c_h_1_2 & _11_;
  assign _00_ = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1 & _15_;
  assign _01_ = _00_ & _12_;
  assign _02_ = _17_ & c_h_1_2;
  assign _03_ = mantissa[1] & c_h_1_3;
  assign _04_ = ! mantissa[3:2];
  assign _05_ = ! mantissa[1:0];
  assign _06_ = | mantissa[7:6];
  assign _07_ = | mantissa[9:8];
  assign _08_ = | mantissa[5:4];
  assign _09_ = mantissa[8:7] != 1'b1;
  assign _10_ = mantissa[4:3] != 1'b1;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2 = ~ _06_;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1 = ~ _07_;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1 = ~ _08_;
  assign _11_ = ~ IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3;
  assign _12_ = ~ c_h_1_3;
  assign _13_ = ~ _09_;
  assign _14_ = ~ _10_;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl = ~ _20_;
  assign _15_ = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1 | _06_;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl = _01_ | IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc;
  assign _16_ = mantissa[9] | _13_;
  assign _17_ = mantissa[5] | _14_;
  assign _18_ = _16_ | _02_;
  assign _19_ = _18_ | _03_;
  assign _20_ = _19_ | IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc;
  assign rtn = { c_h_1_3, IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl, IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl, IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl };
endmodule
