
*** Running vivado
    with args -log thinpad_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thinpad_top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source thinpad_top.tcl -notrace
Command: synth_design -top thinpad_top -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 359.742 ; gain = 100.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:89]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/inst_rom.data' is read successfully [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity Data_Mem does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:40]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity Data_Mem does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:41]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity Data_Mem does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:42]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity Data_Mem does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:43]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity Data_Mem does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:44]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'TC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TC' (20#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
WARNING: [Synth 8-350] instance 'tc0' of module 'TC' requires 16 connections, but only 12 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (22#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
WARNING: [Synth 8-350] instance 'mem0' of module 'MEM' requires 30 connections, but only 29 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:108]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Core' (24#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
WARNING: [Synth 8-350] instance 'RV_CPU' of module 'Core' requires 13 connections, but only 2 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:89]
WARNING: [Synth 8-3848] Net leds in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:12]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:25]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:26]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:27]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:28]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:29]
WARNING: [Synth 8-3848] Net ext_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:33]
WARNING: [Synth 8-3848] Net ext_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:34]
WARNING: [Synth 8-3848] Net ext_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:35]
WARNING: [Synth 8-3848] Net ext_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:36]
WARNING: [Synth 8-3848] Net ext_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (25#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[19]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[18]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[17]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[16]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[15]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[14]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[13]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[12]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[11]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[10]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[9]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[8]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[7]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[6]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[5]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[4]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[2]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[1]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_addr[0]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_be_n[3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_be_n[2]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_be_n[1]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_be_n[0]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_ce_n
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_oe_n
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_we_n
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[22]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[21]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[20]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[19]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[18]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[17]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[16]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[15]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[14]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[13]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[12]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[11]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[10]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[9]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[8]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[7]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[6]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[5]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[4]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[2]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[1]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port base_ram_data[0]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port clk
WARNING: [Synth 8-3331] design Data_Mem has unconnected port rst
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[22]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[21]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[20]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[19]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[18]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[17]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[16]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[15]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[14]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[13]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[12]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[11]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[10]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[9]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[8]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[7]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[6]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[5]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[4]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[2]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[1]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[0]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port store_data[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port store_data[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port store_data[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port store_data[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port store_data[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port store_data[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port store_data[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 423.250 ; gain = 164.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[7] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[6] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[5] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[4] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[3] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[2] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[1] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[0] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin mem0:clk2 to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:108]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_dataready to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:89]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tbre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:89]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tsre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:89]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 423.250 ; gain = 164.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 423.250 ; gain = 164.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 777.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 777.270 ; gain = 518.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 777.270 ; gain = 518.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 777.270 ; gain = 518.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "inst_mem" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MEMread" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Regwrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ALUcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUcode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'reading_reg' in module 'TC'
INFO: [Synth 8-802] inferred FSM for state register 'writing_reg' in module 'TC'
INFO: [Synth 8-5544] ROM "SPC_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rdn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reading" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "base_ram_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "writing" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[31]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[30]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[29]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[28]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[27]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[26]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[25]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[24]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[23]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[22]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[21]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[20]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[19]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[18]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[17]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[16]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[15]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[14]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[13]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[12]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[11]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[10]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[9]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[8]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[7]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[6]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[5]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[4]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[3]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[2]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[1]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[0]' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'change_data_reg' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:45]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE0 |                              010 |                              001
                 iSTATE1 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reading_reg' using encoding 'one-hot' in module 'TC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writing_reg' using encoding 'one-hot' in module 'TC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 777.270 ; gain = 518.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 58    
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Ins_Mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 32    
Module Imm_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module CHFU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module Compare 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module HDU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
Module Decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module FU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 4     
Module SCU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Execute 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
Module TC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module WB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element RV_CPU/dc0/ide0/rs2_data_o_reg was removed.  [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:73]
WARNING: [Synth 8-6014] Unused sequential element RV_CPU/mem0/tc0/read_data_reg was removed.  [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:66]
WARNING: [Synth 8-6014] Unused sequential element RV_CPU/mem0/tc0/uart_wrn_reg was removed.  [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:51]
WARNING: [Synth 8-6014] Unused sequential element RV_CPU/mem0/tc0/uart_rdn_reg was removed.  [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:54]
INFO: [Synth 8-5546] ROM "RV_CPU/dc0/cp0/MEMread" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[31]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[30]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[29]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[28]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[27]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[26]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[25]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[24]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[23]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[22]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[21]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[20]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[19]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[18]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[17]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[16]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[15]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[14]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[13]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[12]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[11]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[10]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[9]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[8]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[7]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[6]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[5]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[4]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[3]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[2]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[1]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/store_data_o_reg[0]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/funct_o_reg[4]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/funct_o_reg[3]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/funct_o_reg[2]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/funct_o_reg[1]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (em0/funct_o_reg[0]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/mem0/tc0/base_ram_o_reg[7]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/mem0/tc0/base_ram_o_reg[6]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/mem0/tc0/base_ram_o_reg[5]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/mem0/tc0/base_ram_o_reg[4]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/mem0/tc0/base_ram_o_reg[3]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/mem0/tc0/base_ram_o_reg[2]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/mem0/tc0/base_ram_o_reg[1]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/mem0/tc0/base_ram_o_reg[0]) is unused and will be removed from module thinpad_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 777.270 ; gain = 518.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 777.270 ; gain = 518.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 852.734 ; gain = 593.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][30]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][29]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][28]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][27]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][26]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][25]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][24]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][23]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][22]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][21]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][20]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][19]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][18]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][17]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][16]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][15]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][14]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][13]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][12]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][11]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][10]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][9]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][8]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][7]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][6]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][5]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][4]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][3]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][2]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][1]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[31][0]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][30]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][29]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][28]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][27]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][26]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][25]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][24]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][23]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][22]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][21]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][20]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][19]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][18]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][17]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][16]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][15]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][14]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][13]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][12]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][11]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][10]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (RV_CPU/dc0/rf0/register_reg[30][9]) is unused and will be removed from module thinpad_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 857.426 ; gain = 598.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 857.426 ; gain = 598.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 857.426 ; gain = 598.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 857.426 ; gain = 598.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 857.426 ; gain = 598.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 857.426 ; gain = 598.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 857.426 ; gain = 598.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    29|
|3     |LUT1   |    19|
|4     |LUT2   |   103|
|5     |LUT3   |    17|
|6     |LUT4   |    52|
|7     |LUT5   |   111|
|8     |LUT6   |   319|
|9     |MUXF7  |    12|
|10    |FDRE   |   182|
|11    |LDC    |   128|
|12    |IBUF   |     1|
|13    |OBUFT  |   141|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |  1118|
|2     |  RV_CPU   |Core    |   972|
|3     |    dc0    |Decode  |   498|
|4     |      ide0 |ID_EX   |   338|
|5     |      rf0  |RegFile |   160|
|6     |    ex0    |Execute |    74|
|7     |      alu0 |ALU     |    20|
|8     |      em0  |EX_MEM  |    54|
|9     |    fh0    |Fetch   |    67|
|10    |      ifd0 |IF_ID   |    45|
|11    |      pc0  |PC      |    22|
|12    |    mem0   |MEM     |   333|
|13    |      mw0  |MEM_WB  |   325|
|14    |      tc0  |TC      |     8|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 857.426 ; gain = 598.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1442 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 857.426 ; gain = 244.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 857.426 ; gain = 598.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LDC => LDCE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 302 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 857.426 ; gain = 611.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1/thinpad_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_synth.rpt -pb thinpad_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 857.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 21:45:10 2018...
