$comment
	File created using the following command:
		vcd file counter_9_bits_on_sload.msim.vcd -direction
$end
$date
	Sat Jun 01 22:44:13 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module counter_9_bits_on_sload_vlg_vec_tst $end
$var reg 1 ! areset $end
$var reg 1 " clk $end
$var reg 9 # data [8:0] $end
$var reg 1 $ enable $end
$var reg 1 % sload $end
$var wire 1 & Q [8] $end
$var wire 1 ' Q [7] $end
$var wire 1 ( Q [6] $end
$var wire 1 ) Q [5] $end
$var wire 1 * Q [4] $end
$var wire 1 + Q [3] $end
$var wire 1 , Q [2] $end
$var wire 1 - Q [1] $end
$var wire 1 . Q [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 clk~input_o $end
$var wire 1 7 clk~inputCLKENA0_outclk $end
$var wire 1 8 Add0~1_sumout $end
$var wire 1 9 data[0]~input_o $end
$var wire 1 : areset~input_o $end
$var wire 1 ; sload~input_o $end
$var wire 1 < enable~input_o $end
$var wire 1 = Q[0]~0_combout $end
$var wire 1 > Q[0]~reg0_q $end
$var wire 1 ? Add0~2 $end
$var wire 1 @ Add0~5_sumout $end
$var wire 1 A data[1]~input_o $end
$var wire 1 B Q[1]~reg0_q $end
$var wire 1 C Add0~6 $end
$var wire 1 D Add0~9_sumout $end
$var wire 1 E data[2]~input_o $end
$var wire 1 F Q[2]~reg0_q $end
$var wire 1 G Add0~10 $end
$var wire 1 H Add0~13_sumout $end
$var wire 1 I data[3]~input_o $end
$var wire 1 J Q[3]~reg0_q $end
$var wire 1 K Add0~14 $end
$var wire 1 L Add0~17_sumout $end
$var wire 1 M data[4]~input_o $end
$var wire 1 N Q[4]~reg0_q $end
$var wire 1 O Add0~18 $end
$var wire 1 P Add0~21_sumout $end
$var wire 1 Q data[5]~input_o $end
$var wire 1 R Q[5]~reg0_q $end
$var wire 1 S Add0~22 $end
$var wire 1 T Add0~25_sumout $end
$var wire 1 U data[6]~input_o $end
$var wire 1 V Q[6]~reg0_q $end
$var wire 1 W Add0~26 $end
$var wire 1 X Add0~29_sumout $end
$var wire 1 Y data[7]~input_o $end
$var wire 1 Z Q[7]~reg0_q $end
$var wire 1 [ Add0~30 $end
$var wire 1 \ Add0~33_sumout $end
$var wire 1 ] data[8]~input_o $end
$var wire 1 ^ Q[8]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
b0 #
0$
0%
0.
0-
0,
0+
0*
0)
0(
0'
0&
0/
10
x1
12
13
14
05
06
07
18
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
$end
#5000
1"
16
17
#10000
1%
b100 #
0"
1;
1E
06
07
1=
#15000
1"
16
17
1F
1,
1D
#20000
0%
b0 #
0"
0;
0E
06
07
0=
#25000
1"
16
17
#30000
0"
06
07
#35000
1"
16
17
#40000
0"
06
07
#45000
1"
16
17
#50000
0"
06
07
#55000
1"
16
17
#60000
0"
06
07
#65000
1"
16
17
#70000
0"
06
07
#75000
1"
16
17
#80000
0"
06
07
#85000
1"
16
17
#90000
0"
06
07
#95000
1"
16
17
#100000
