|vga_test
clk => clk.IN2
rgbOut[0] << vga_controller:comb_6.port3
rgbOut[1] << vga_controller:comb_6.port3
rgbOut[2] << vga_controller:comb_6.port3
h_sync << vga_controller:comb_6.port1
v_sync << vga_controller:comb_6.port2
rst => rst.IN1


|vga_test|testramwrite:comb_5
clk => dataC[0].CLK
clk => dataC[1].CLK
clk => dataC[2].CLK
clk => dataC[3].CLK
clk => dataC[4].CLK
clk => dataC[5].CLK
clk => dataC[6].CLK
clk => dataC[7].CLK
clk => addrC[0].CLK
clk => addrC[1].CLK
clk => addrC[2].CLK
clk => addrC[3].CLK
clk => addrC[4].CLK
clk => addrC[5].CLK
clk => addrC[6].CLK
clk => addrC[7].CLK
clk => addrC[8].CLK
clk => addrC[9].CLK
clk => addrC[10].CLK
clk => addrC[11].CLK
data_b[0] <= <GND>
data_b[1] <= <GND>
data_b[2] <= <GND>
data_b[3] <= <GND>
data_b[4] <= <GND>
data_b[5] <= <VCC>
data_b[6] <= <GND>
data_b[7] <= <VCC>
data_b[8] <= <VCC>
data_b[9] <= <VCC>
data_b[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data_b[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data_b[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data_b[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data_b[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data_b[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data_b[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data_b[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data_b[18] <= <GND>
data_b[19] <= <VCC>
data_b[20] <= <GND>
data_b[21] <= <VCC>
data_b[22] <= <VCC>
data_b[23] <= <VCC>
data_b[24] <= dataC[0].DB_MAX_OUTPUT_PORT_TYPE
data_b[25] <= dataC[1].DB_MAX_OUTPUT_PORT_TYPE
data_b[26] <= dataC[2].DB_MAX_OUTPUT_PORT_TYPE
data_b[27] <= dataC[3].DB_MAX_OUTPUT_PORT_TYPE
data_b[28] <= dataC[4].DB_MAX_OUTPUT_PORT_TYPE
data_b[29] <= dataC[5].DB_MAX_OUTPUT_PORT_TYPE
data_b[30] <= dataC[6].DB_MAX_OUTPUT_PORT_TYPE
data_b[31] <= dataC[7].DB_MAX_OUTPUT_PORT_TYPE
addr_b[0] <= addrC[0].DB_MAX_OUTPUT_PORT_TYPE
addr_b[1] <= addrC[1].DB_MAX_OUTPUT_PORT_TYPE
addr_b[2] <= addrC[2].DB_MAX_OUTPUT_PORT_TYPE
addr_b[3] <= addrC[3].DB_MAX_OUTPUT_PORT_TYPE
addr_b[4] <= addrC[4].DB_MAX_OUTPUT_PORT_TYPE
addr_b[5] <= addrC[5].DB_MAX_OUTPUT_PORT_TYPE
addr_b[6] <= addrC[6].DB_MAX_OUTPUT_PORT_TYPE
addr_b[7] <= addrC[7].DB_MAX_OUTPUT_PORT_TYPE
addr_b[8] <= addrC[8].DB_MAX_OUTPUT_PORT_TYPE
addr_b[9] <= addrC[9].DB_MAX_OUTPUT_PORT_TYPE
addr_b[10] <= addrC[10].DB_MAX_OUTPUT_PORT_TYPE
addr_b[11] <= addrC[11].DB_MAX_OUTPUT_PORT_TYPE
we_b <= <VCC>
q_b[0] => ~NO_FANOUT~
q_b[1] => ~NO_FANOUT~
q_b[2] => ~NO_FANOUT~
q_b[3] => ~NO_FANOUT~
q_b[4] => ~NO_FANOUT~
q_b[5] => ~NO_FANOUT~
q_b[6] => ~NO_FANOUT~
q_b[7] => ~NO_FANOUT~
q_b[8] => ~NO_FANOUT~
q_b[9] => ~NO_FANOUT~
q_b[10] => ~NO_FANOUT~
q_b[11] => ~NO_FANOUT~
q_b[12] => ~NO_FANOUT~
q_b[13] => ~NO_FANOUT~
q_b[14] => ~NO_FANOUT~
q_b[15] => ~NO_FANOUT~
q_b[16] => ~NO_FANOUT~
q_b[17] => ~NO_FANOUT~
q_b[18] => ~NO_FANOUT~
q_b[19] => ~NO_FANOUT~
q_b[20] => ~NO_FANOUT~
q_b[21] => ~NO_FANOUT~
q_b[22] => ~NO_FANOUT~
q_b[23] => ~NO_FANOUT~
q_b[24] => ~NO_FANOUT~
q_b[25] => ~NO_FANOUT~
q_b[26] => ~NO_FANOUT~
q_b[27] => ~NO_FANOUT~
q_b[28] => ~NO_FANOUT~
q_b[29] => ~NO_FANOUT~
q_b[30] => ~NO_FANOUT~
q_b[31] => ~NO_FANOUT~


|vga_test|vga_controller:comb_6
clk => inDisplayAreaDelayed2.CLK
clk => inDisplayAreaDelayed1.CLK
clk => vsync_delayed3.CLK
clk => vsync_delayed2.CLK
clk => vsync_delayed1.CLK
clk => hsync_delayed3.CLK
clk => hsync_delayed2.CLK
clk => hsync_delayed1.CLK
clk => CharY[0].CLK
clk => CharY[1].CLK
clk => CharY[2].CLK
clk => CharY[3].CLK
clk => CharX[0].CLK
clk => CharX[1].CLK
clk => CharX[2].CLK
clk => vga_clk.CLK
vga_hsync <= hsync_delayed3.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= vsync_delayed3.DB_MAX_OUTPUT_PORT_TYPE
rgbOut[0] <= rgbOut.DB_MAX_OUTPUT_PORT_TYPE
rgbOut[1] <= rgbOut.DB_MAX_OUTPUT_PORT_TYPE
rgbOut[2] <= rgbOut.DB_MAX_OUTPUT_PORT_TYPE
rst => vga_clk.OUTPUTSELECT
ROMAddr[0] <= CharX[0].DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[1] <= CharX[1].DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[2] <= CharX[2].DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[3] <= CharY[0].DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[4] <= CharY[1].DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[5] <= CharY[2].DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[6] <= CharY[3].DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[7] <= asciiData.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[8] <= asciiData.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[9] <= asciiData.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[10] <= asciiData.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[11] <= asciiData.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[12] <= asciiData.DB_MAX_OUTPUT_PORT_TYPE
ROMAddr[13] <= asciiData.DB_MAX_OUTPUT_PORT_TYPE
ROMOut => rgbOut.OUTPUTSELECT
ROMOut => rgbOut.OUTPUTSELECT
ROMOut => rgbOut.OUTPUTSELECT
RAMAddr[0] <= hvsync:comb_9.port4
RAMAddr[1] <= hvsync:comb_9.port4
RAMAddr[2] <= hvsync:comb_9.port4
RAMAddr[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RAMAddr[11] <= <GND>
RAMOut[0] => ~NO_FANOUT~
RAMOut[1] => ~NO_FANOUT~
RAMOut[2] => ~NO_FANOUT~
RAMOut[3] => ~NO_FANOUT~
RAMOut[4] => colorB[0].DATAA
RAMOut[5] => colorB[1].DATAA
RAMOut[6] => colorB[2].DATAA
RAMOut[7] => colorF[0].DATAA
RAMOut[8] => colorF[1].DATAA
RAMOut[9] => colorF[2].DATAA
RAMOut[10] => asciiData.DATAA
RAMOut[11] => asciiData.DATAA
RAMOut[12] => asciiData.DATAA
RAMOut[13] => asciiData.DATAA
RAMOut[14] => asciiData.DATAA
RAMOut[15] => asciiData.DATAA
RAMOut[16] => asciiData.DATAA
RAMOut[17] => ~NO_FANOUT~
RAMOut[18] => colorB[0].DATAB
RAMOut[19] => colorB[1].DATAB
RAMOut[20] => colorB[2].DATAB
RAMOut[21] => colorF[0].DATAB
RAMOut[22] => colorF[1].DATAB
RAMOut[23] => colorF[2].DATAB
RAMOut[24] => asciiData.DATAB
RAMOut[25] => asciiData.DATAB
RAMOut[26] => asciiData.DATAB
RAMOut[27] => asciiData.DATAB
RAMOut[28] => asciiData.DATAB
RAMOut[29] => asciiData.DATAB
RAMOut[30] => asciiData.DATAB
RAMOut[31] => ~NO_FANOUT~


|vga_test|vga_controller:comb_6|hvsync:comb_9
vga_clk => inDisplayArea~reg0.CLK
vga_clk => vga_VS.CLK
vga_clk => vga_HS.CLK
vga_clk => CounterY[0]~reg0.CLK
vga_clk => CounterY[1]~reg0.CLK
vga_clk => CounterY[2]~reg0.CLK
vga_clk => CounterY[3]~reg0.CLK
vga_clk => CounterY[4]~reg0.CLK
vga_clk => CounterY[5]~reg0.CLK
vga_clk => CounterY[6]~reg0.CLK
vga_clk => CounterY[7]~reg0.CLK
vga_clk => CounterY[8]~reg0.CLK
vga_clk => CounterY[9]~reg0.CLK
vga_clk => CounterX[0]~reg0.CLK
vga_clk => CounterX[1]~reg0.CLK
vga_clk => CounterX[2]~reg0.CLK
vga_clk => CounterX[3]~reg0.CLK
vga_clk => CounterX[4]~reg0.CLK
vga_clk => CounterX[5]~reg0.CLK
vga_clk => CounterX[6]~reg0.CLK
vga_clk => CounterX[7]~reg0.CLK
vga_clk => CounterX[8]~reg0.CLK
vga_clk => CounterX[9]~reg0.CLK
vga_hsync <= vga_HS.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync <= vga_VS.DB_MAX_OUTPUT_PORT_TYPE
inDisplayArea <= inDisplayArea~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[0] <= CounterX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[1] <= CounterX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[2] <= CounterX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[3] <= CounterX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[4] <= CounterX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[5] <= CounterX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[6] <= CounterX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[7] <= CounterX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[8] <= CounterX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[9] <= CounterX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[0] <= CounterY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[1] <= CounterY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[2] <= CounterY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[3] <= CounterY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[4] <= CounterY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[5] <= CounterY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[6] <= CounterY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[7] <= CounterY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[8] <= CounterY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[9] <= CounterY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


