---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true

---

Jourals
======

J6. **[Nature Nanotechnology]**, **Weidong Cao**, Changqing Wang, Weijian Chen, Song Hu, Hua Wang, Lan Yang, Xuan Zhang, "[Fully integrated parity–time-symmetric electronics](https://www.nature.com/articles/s41565-021-01038-4)", Nature Nanotechnology 17, 262–268 (2022), [[pdf](https://chalvescao.github.io/files/NN22.pdf)], [[Phys.org](https://phys.org/news/2022-04-parity-time-symmetric-range-wavelengths.html)], [[Mirage News](https://www.miragenews.com/opening-up-electromagnetic-spectrum-758709/)], [[True Viral News](https://trueviralnews.com/92501-new-parity-time-symmetric-system-opens-up-range-of-wavelengths-to-researchers-engineers.html)], [[Bioengineer.org](https://bioengineer.org/opening-up-the-electromagnetic-spectrum/)], [[ScienMag](https://scienmag.com/opening-up-the-electromagnetic-spectrum/)], [[Newswise](https://www.newswise.com/articles/opening-up-the-electromagnetic-spectrum)], [[Nanowerk](https://www.nanowerk.com/nanotechnology-news2/newsid=60295.php)].

J5. **[TC]**, **Weidong Cao**, Yilong Zhao, Adith Boloor, Yinhe Han, Xuan Zhang, Li Jiang, "[Neural-PIM: Efficient Processing-In-Memory with Neural Approximation of Peripherals](https://ieeexplore.ieee.org/abstract/document/9591330)", IEEE Transactions on Computers, Early Access, 2021, [[pdf](https://chalvescao.github.io/files/TC21.pdf)], [[Washu News](https://source.wustl.edu/2021/12/pim-computing-neural-network/)], [[ScienceDaily](https://www.sciencedaily.com/releases/2021/12/211209082557.htm)].

J4. **[TCAD]**, **Weidong Cao**, Liu Ke, Ayan Chakrabarti, Xuan Zhang, "[Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM](https://ieeexplore.ieee.org/abstract/document/9154425)", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 5, pp. 808-821, 2021, [[pdf](https://chalvescao.github.io/files/TCAD21.pdf)].

J3. **[TCAD]**, **Weidong Cao**, Xin He, Ayan Chakrabarti, Xuan Zhang, "[NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion](https://ieeexplore.ieee.org/abstract/document/8747407)", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 1, pp. 1841-1854, 2020, [[pdf](https://chalvescao.github.io/files/TCAD20.pdf)].

J2. **[Microelectronics journal]**, Fangxu Lv, Xuqiang Zheng, Feng Zhao, Jianye Wang, Shigang Yue, Ziqiang Wang, **Weidong Cao**, Yajun He, Chun Zhang, Hanjun Jiang, Zhihua Wang, "[A power scalable 2–10 Gb/s PI-based clock data recovery for multilane applications](https://www.sciencedirect.com/science/article/pii/S0026269218301423)", Microelectron. J. 82 (2018) 36–45, [[pdf](https://chalvescao.github.io/files/mj18.pdf)].

J1. **[Microelectronics]**, **Weidong Cao**, Chenlong Hou, Jinxing Guo, Yilin Song, Ziqiang Wang, Hanjun Jiang, Zhihua Wang, "[Design and implementation of a 20GHz VCO](https://www.cnki.com.cn/Article/CJFDTotal-MINI201505006.htm)," Microelectronics, 2015, 5, 577-580.


Conference
======

c8. **[AAAI-workshop]**, **Weidong Cao**, Mouhacine Benosman, Xuan Zhang, Rui Ma, "[Domain Knowledge-Based Automated Analog Circuit Design with Deep Reinforcement Learning](https://ai-2-ase.github.io/papers/25%5CCameraReady%5CAAAI_22_workshop_Camera_ready.pdf)," Association for the Advancement of Artificial Intelligence, 1st Annual AAAI Workshop on AI to Accelerate Science and Engineering (AI2ASE), [[pdf](https://chalvescao.github.io/files/AAAI22.pdf)].

C7. **[ICCAD]**, **Weidong Cao**, Liu Ke, Ayan Chakrabarti, Xuan Zhang, "[Neural Network-Inspired Analog-to-Digital Conversion to Achieve Super-Resolution with Low-Precision RRAM Devices](https://ieeexplore.ieee.org/abstract/document/8942099)," 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), [[pdf](https://chalvescao.github.io/files/ICCAD19.pdf)].

C6. **[DATE]**, **Weidong Cao**, Xin He, Ayan Chakrabarti, Xuan Zhang, "[NeuADC: Neural Network-Inspired RRAM-Based Synthesizable Analog-to-Digital Conversion with Reconfigurable Quantization Support](https://ieeexplore.ieee.org/abstract/document/8714933)," 2019 Design, Automation and Test in Europe Conference (DATE), [[pdf](https://chalvescao.github.io/files/DATE19.pdf)], **Best Paper Nomination**.

C5. **[NEWCAS]**, Naiwen Zhou, Linghan Wu, Ziqiang Wang, Xuqiang Zheng, **Weidong Cao**, Chun Zhang, Fule Li, Zhihua Wang, "[A 28-Gb/s Transmitter with 3-tap FFE and T-coil Enhanced Terminal in 65-nm CMOS Technology](https://ieeexplore.ieee.org/abstract/document/7604789)," 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), [[pdf](https://chalvescao.github.io/files/NEWCAS16.pdf)].

C4. **[NEWCAS]**, **Weidong Cao**, Ziqiang Wang, Dongmei Li, Xuqiang Zheng, Ke Huang, Shuai Yuan, Fule Li, Zhihua Wang "[A 40Gb/s 27mW 3-tap closed-loop decision feedback equalizer in 65nm CMOS](https://ieeexplore.ieee.org/abstract/document/7182113)," 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), [[pdf](https://chalvescao.github.io/files/NEWCAS15.pdf)].

C3.  **[EDSSC]**, **Weidong Cao**, Xuqiang Zheng, Ziqiang Wang, Dongmei Li, Fule Li, Shigang Yue, Zhihua Wang, "[A 15Gb/s wireline repeater in 65nm CMOS technology](https://ieeexplore.ieee.org/abstract/document/7285183)," 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [[pdf](https://chalvescao.github.io/files/EDSSC15_2.pdf)].

C2. **[EDSSC]**, **Weidong Cao**, Ziqiang Wang, Dongmei Li, Fule Li, Zhihua Wang, "[A 40Gb/s adaptive equalizer with amplitude approaching technique in 65nm CMOS](https://ieeexplore.ieee.org/abstract/document/7285148)," 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [[pdf](https://chalvescao.github.io/files/EDSSC15_1.pdf)].

C1. **[MWSCAS]**, **Weidong Cao**, Ziqiang Wang, Dongmei Li, Xuqiang Zheng, Fule Li, Chun Zhang, Zhihua Wang, "[A 40Gb/s 39mW 3-tap adaptive closed-loop decision feedback equalizer in 65nm CMOS](https://ieeexplore.ieee.org/document/7282043)," 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), [[pdf](https://chalvescao.github.io/files/MWSCAS15.pdf)]. 



Patent
======

P4. Rui Ma, Mouhacine Benosman, **Weidong Cao**, "A Method of RF/Analog Circuits Electronic Design Automation based on GCN and Deep Reinforcement Learning," US63/268,433, pending, 2022.

P3. **Weidong Cao**, Xuan Zhang, Weijian Chen, Lan Yang, "Fully Integrated Parity-Time Symmetric Electronics," US17/446,000, pending, 2021. 
 
P2. **Weidong Cao**, Ziqiang Wang, Shuai Yuan, Ke Huang, Fule Li, "[A Low-power 3-tap Decision Feedback Equalizer for the Receiver of High-speed Serial Links](https://patents.google.com/patent/CN105187342A/en)," CN105187342A, 2018. 

P1. **Weidong Cao**, Ziqiang Wang, Xuqiang Zheng, Huang Ke, Fule Li, "[A Dynamic Latch with Pull-up PMOS for High-speed Circuit](https://patents.google.com/patent/CN105187045B/en)," CN105187045B, 2017.













<!---
---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

Please visit my [google scholar](https://scholar.google.com/citations?user=9WpO0ZcAAAAJ&hl=en) for a complete publication list.



{% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

{% for post in site.publications reversed %}
  {% include archive-single.html %}
{% endfor %}
-->
