#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar 17 13:08:55 2022
# Process ID: 6392
# Current directory: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2984 D:\Documents\xkrato62\digital-electronics-1\labs\06-counter\counter\counter.xpr
# Log file: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/vivado.log
# Journal file: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto d80681c81c0c47328c3afffdd147cad9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d80681c81c0c47328c3afffdd147cad9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-3353] formal port 'clk' has no actual or default value [D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:71]
ERROR: [VRFC 10-4982] syntax error near 'port' [D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:75]
ERROR: [VRFC 10-4982] syntax error near ';' [D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:81]
ERROR: [VRFC 10-2987] 'hex_7seg' is not compiled in library 'xil_defaultlib' [D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:85]
ERROR: [VRFC 10-2989] 'an' is not declared [D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:98]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:48]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto d80681c81c0c47328c3afffdd147cad9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d80681c81c0c47328c3afffdd147cad9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.648 ; gain = 0.000
add_bp {D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd} 61
remove_bps -file {D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd} -line 61
add_bp {D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd} 60
remove_bps -file {D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd} -line 60
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto d80681c81c0c47328c3afffdd147cad9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d80681c81c0c47328c3afffdd147cad9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.648 ; gain = 0.000
set_property top cnt_up_down [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch behavioral [get_filesets sim_1]
set_property top_file D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim/simulate.log"
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 17 14:24:54 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.runs/synth_1/runme.log
[Thu Mar 17 14:24:54 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkrato62/digital-electronics-1/labs/06-counter/counter/counter.runs/impl_1/runme.log
