Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jul 10 15:36:58 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Bin_BCD2_timing_summary_routed.rpt -pb Bin_BCD2_timing_summary_routed.pb -rpx Bin_BCD2_timing_summary_routed.rpx -warn_on_violation
| Design       : Bin_BCD2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.638ns  (logic 5.832ns (33.064%)  route 11.806ns (66.936%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.673     5.289    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.615 r  DatoOut_OBUF[15]_inst_i_12/O
                         net (fo=9, routed)           1.662     7.277    DatoOut_OBUF[15]_inst_i_12_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  DatoOut_OBUF[8]_inst_i_3/O
                         net (fo=8, routed)           1.826     9.227    DatoOut_OBUF[8]_inst_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.351 r  DatoOut_OBUF[13]_inst_i_3/O
                         net (fo=5, routed)           1.126    10.477    DatoOut_OBUF[13]_inst_i_3_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.601 r  DatoOut_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.519    14.120    DatoOut_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.638 r  DatoOut_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.638    DatoOut[12]
    P3                                                                r  DatoOut[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.513ns  (logic 5.821ns (33.238%)  route 11.692ns (66.762%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.673     5.289    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.615 r  DatoOut_OBUF[15]_inst_i_12/O
                         net (fo=9, routed)           1.662     7.277    DatoOut_OBUF[15]_inst_i_12_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.401 f  DatoOut_OBUF[8]_inst_i_3/O
                         net (fo=8, routed)           1.826     9.227    DatoOut_OBUF[8]_inst_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.351 f  DatoOut_OBUF[13]_inst_i_3/O
                         net (fo=5, routed)           1.130    10.481    DatoOut_OBUF[13]_inst_i_3_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  DatoOut_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.401    14.006    DatoOut_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    17.513 r  DatoOut_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.513    DatoOut[13]
    N3                                                                r  DatoOut[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.484ns  (logic 6.050ns (36.701%)  route 10.434ns (63.299%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.673     5.289    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.615 r  DatoOut_OBUF[15]_inst_i_12/O
                         net (fo=9, routed)           0.969     6.584    DatoOut_OBUF[15]_inst_i_12_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.708 r  DatoOut_OBUF[13]_inst_i_2/O
                         net (fo=10, routed)          1.182     7.890    DatoOut_OBUF[13]_inst_i_2_n_0
    SLICE_X32Y30         LUT4 (Prop_lut4_I0_O)        0.152     8.042 r  DatoOut_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           2.040    10.081    DatoOut_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.326    10.407 r  DatoOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.571    12.978    DatoOut_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.484 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.484    DatoOut[6]
    U14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.422ns  (logic 5.822ns (35.454%)  route 10.600ns (64.546%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.673     5.289    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.615 r  DatoOut_OBUF[15]_inst_i_12/O
                         net (fo=9, routed)           1.662     7.277    DatoOut_OBUF[15]_inst_i_12_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  DatoOut_OBUF[8]_inst_i_3/O
                         net (fo=8, routed)           1.826     9.227    DatoOut_OBUF[8]_inst_i_3_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.351 r  DatoOut_OBUF[13]_inst_i_3/O
                         net (fo=5, routed)           1.131    10.482    DatoOut_OBUF[13]_inst_i_3_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.606 r  DatoOut_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.307    12.913    DatoOut_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.422 r  DatoOut_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.422    DatoOut[9]
    V3                                                                r  DatoOut[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.306ns  (logic 6.058ns (37.154%)  route 10.248ns (62.846%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.673     5.289    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.615 r  DatoOut_OBUF[15]_inst_i_12/O
                         net (fo=9, routed)           0.969     6.584    DatoOut_OBUF[15]_inst_i_12_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.708 r  DatoOut_OBUF[13]_inst_i_2/O
                         net (fo=10, routed)          1.182     7.890    DatoOut_OBUF[13]_inst_i_2_n_0
    SLICE_X32Y30         LUT4 (Prop_lut4_I0_O)        0.152     8.042 r  DatoOut_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           2.047    10.089    DatoOut_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.326    10.415 r  DatoOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.377    12.791    DatoOut_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    16.306 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.306    DatoOut[5]
    U15                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.179ns  (logic 6.048ns (37.381%)  route 10.131ns (62.619%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.673     5.289    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.615 r  DatoOut_OBUF[15]_inst_i_12/O
                         net (fo=9, routed)           0.969     6.584    DatoOut_OBUF[15]_inst_i_12_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.708 r  DatoOut_OBUF[13]_inst_i_2/O
                         net (fo=10, routed)          1.182     7.890    DatoOut_OBUF[13]_inst_i_2_n_0
    SLICE_X32Y30         LUT4 (Prop_lut4_I0_O)        0.152     8.042 r  DatoOut_OBUF[8]_inst_i_2/O
                         net (fo=4, routed)           1.648     9.689    DatoOut_OBUF[8]_inst_i_2_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.326    10.015 r  DatoOut_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.660    12.675    DatoOut_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.179 r  DatoOut_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.179    DatoOut[8]
    V13                                                               r  DatoOut[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.970ns  (logic 5.839ns (36.562%)  route 10.131ns (63.438%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.687     5.303    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.326     5.629 r  DatoOut_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           1.549     7.178    DatoOut_OBUF[8]_inst_i_9_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.302 r  DatoOut_OBUF[8]_inst_i_6/O
                         net (fo=9, routed)           1.625     8.927    DatoOut_OBUF[8]_inst_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  DatoOut_OBUF[12]_inst_i_4/O
                         net (fo=4, routed)           1.136    10.186    DatoOut_OBUF[12]_inst_i_4_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.310 r  DatoOut_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.135    12.445    DatoOut_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.970 r  DatoOut_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.970    DatoOut[10]
    W3                                                                r  DatoOut[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.854ns  (logic 5.814ns (36.676%)  route 10.039ns (63.324%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.673     5.289    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.615 r  DatoOut_OBUF[15]_inst_i_12/O
                         net (fo=9, routed)           0.969     6.584    DatoOut_OBUF[15]_inst_i_12_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.708 r  DatoOut_OBUF[13]_inst_i_2/O
                         net (fo=10, routed)          1.182     7.890    DatoOut_OBUF[13]_inst_i_2_n_0
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.014 r  DatoOut_OBUF[8]_inst_i_4/O
                         net (fo=4, routed)           1.632     9.646    DatoOut_OBUF[8]_inst_i_4_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.124     9.770 r  DatoOut_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.583    12.353    DatoOut_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.854 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.854    DatoOut[7]
    V14                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.753ns  (logic 5.818ns (36.929%)  route 9.936ns (63.071%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.687     5.303    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.326     5.629 r  DatoOut_OBUF[8]_inst_i_9/O
                         net (fo=1, routed)           1.549     7.178    DatoOut_OBUF[8]_inst_i_9_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.302 r  DatoOut_OBUF[8]_inst_i_6/O
                         net (fo=9, routed)           1.625     8.927    DatoOut_OBUF[8]_inst_i_6_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  DatoOut_OBUF[12]_inst_i_4/O
                         net (fo=4, routed)           1.133    10.183    DatoOut_OBUF[12]_inst_i_4_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.307 r  DatoOut_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.942    12.249    DatoOut_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    15.753 r  DatoOut_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.753    DatoOut[11]
    U3                                                                r  DatoOut[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.525ns  (logic 5.823ns (37.507%)  route 9.702ns (62.493%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=17, routed)          3.001     4.464    DatoIn_IBUF[11]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.152     4.616 r  DatoOut_OBUF[15]_inst_i_16/O
                         net (fo=2, routed)           0.673     5.289    DatoOut_OBUF[15]_inst_i_16_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.326     5.615 r  DatoOut_OBUF[15]_inst_i_12/O
                         net (fo=9, routed)           1.662     7.277    DatoOut_OBUF[15]_inst_i_12_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  DatoOut_OBUF[8]_inst_i_3/O
                         net (fo=8, routed)           1.299     8.700    DatoOut_OBUF[8]_inst_i_3_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.824 r  DatoOut_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           1.205    10.029    DatoOut_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.153 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862    12.016    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    15.525 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.525    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[0]
                            (input port)
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.427ns (75.914%)  route 0.453ns (24.086%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoIn[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DatoIn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.453     0.674    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.880 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.880    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.476ns (62.397%)  route 0.890ns (37.603%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           0.538     0.768    DatoIn_IBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.813 r  DatoOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.352     1.164    DatoOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.366 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.366    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.487ns (59.931%)  route 0.994ns (40.069%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  DatoIn_IBUF[2]_inst/O
                         net (fo=6, routed)           0.586     0.818    DatoIn_IBUF[2]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.863 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.271    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.481 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.481    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.484ns (58.262%)  route 1.063ns (41.738%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           0.645     0.875    DatoIn_IBUF[1]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  DatoOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.337    DatoOut_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.547 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.547    DatoOut[4]
    W18                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.505ns (54.057%)  route 1.279ns (45.943%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           0.762     0.991    DatoIn_IBUF[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     1.036 r  DatoOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.517     1.553    DatoOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.784 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.784    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.522ns (49.032%)  route 1.582ns (50.968%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoIn_IBUF[3]_inst/O
                         net (fo=7, routed)           0.763     0.979    DatoIn_IBUF[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     1.024 r  DatoOut_OBUF[8]_inst_i_7/O
                         net (fo=8, routed)           0.166     1.190    DatoOut_OBUF[8]_inst_i_7_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.235 r  DatoOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.654     1.889    DatoOut_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.104 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.104    DatoOut[5]
    U15                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.174ns  (logic 1.514ns (47.694%)  route 1.660ns (52.306%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoIn_IBUF[3]_inst/O
                         net (fo=7, routed)           0.763     0.979    DatoIn_IBUF[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     1.024 r  DatoOut_OBUF[8]_inst_i_7/O
                         net (fo=8, routed)           0.165     1.189    DatoOut_OBUF[8]_inst_i_7_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.234 r  DatoOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.733     1.967    DatoOut_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.174 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.174    DatoOut[6]
    U14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[8]
                            (input port)
  Destination:            DatoOut[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.213ns  (logic 1.635ns (50.894%)  route 1.578ns (49.106%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoIn[8] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoIn_IBUF[8]_inst/O
                         net (fo=11, routed)          0.614     0.837    DatoIn_IBUF[8]
    SLICE_X54Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.882 r  DatoOut_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.246     1.128    DatoOut_OBUF[15]_inst_i_5_n_0
    SLICE_X54Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.173 r  DatoOut_OBUF[12]_inst_i_2/O
                         net (fo=4, routed)           0.234     1.407    DatoOut_OBUF[12]_inst_i_2_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.118     1.525 r  DatoOut_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.009    DatoOut_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.213 r  DatoOut_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.213    DatoOut[11]
    U3                                                                r  DatoOut[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[8]
                            (input port)
  Destination:            DatoOut[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.254ns  (logic 1.567ns (48.148%)  route 1.687ns (51.852%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoIn[8] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoIn_IBUF[8]_inst/O
                         net (fo=11, routed)          0.614     0.837    DatoIn_IBUF[8]
    SLICE_X54Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.882 r  DatoOut_OBUF[15]_inst_i_5/O
                         net (fo=5, routed)           0.251     1.133    DatoOut_OBUF[15]_inst_i_5_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.178 r  DatoOut_OBUF[14]_inst_i_2/O
                         net (fo=5, routed)           0.178     1.356    DatoOut_OBUF[14]
    SLICE_X55Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.401 r  DatoOut_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.045    DatoOut_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.254 r  DatoOut_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.254    DatoOut[9]
    V3                                                                r  DatoOut[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOut[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.512ns (45.917%)  route 1.781ns (54.083%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoIn_IBUF[3]_inst/O
                         net (fo=7, routed)           0.763     0.979    DatoIn_IBUF[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     1.024 f  DatoOut_OBUF[8]_inst_i_7/O
                         net (fo=8, routed)           0.244     1.269    DatoOut_OBUF[8]_inst_i_7_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.314 r  DatoOut_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.774     2.087    DatoOut_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.293 r  DatoOut_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.293    DatoOut[8]
    V13                                                               r  DatoOut[8] (OUT)
  -------------------------------------------------------------------    -------------------





