#ifndef PORT_CFG_DER_H
#define PORT_CFG_DER_H

/** \brief AUTOSAR Port Port Driver
 **
 ** This file is derivate specific and describes the Configuration PortPinName
 ** mapping into implementation used port config array index and bit number in
 ** the port.
 ** The user configured symbolic name (Port_Cfg.h) is mapped to
 ** the selected PortPinName by help of this set of macros.
 **
 ** Note: There is currently no simple possibility to create an unique mapping
 **       into PortNr and PinNr without transformation.
 **
 ** This file is static for one derivate/subderivate.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL42-DRV
 **
 ** (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
 ** an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
 ** This software, including source code, documentation and related materials
 ** ("Software") is owned by Cypress Semiconductor Corporation or one of
 ** its affiliates ("Cypress") and is protected by and subject to worldwide
 ** patent protection (United States and foreign), United States copyright laws
 ** and international treaty provisions.  Therefore, you may use this Software
 ** only as provided in the license agreement accompanying the software package
 ** from which you obtained this Software ("EULA").
 ** If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
 ** non-transferable license to copy, modify,
 ** and compile the Software source code solely for use in connection
 ** with Cypress's integrated circuit products.
 ** Any reproduction, modification, translation, compilation,
 ** or representation of this Software except as specified above is prohibited
 ** without the express written permission of Cypress.
 ** Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
 ** EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
 ** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 ** Cypress reserves the right to make changes to the Software without notice.
 ** Cypress does not assume any liability arising out of the application or
 ** use of the Software or any product or circuit described in the Software.
 ** Cypress does not authorize its products for use in any products
 ** where a malfunction or failure of the Cypress product may reasonably be
 ** expected to result in significant property damage,
 ** injury or death ("High Risk Product"). By including Cypress's product
 ** in a High Risk Product, the manufacturer of such system or application
 ** assumes all risk of such use and in doing so agrees to indemnify Cypress
 ** against all liability.
 */
/*==================[inclusions]=============================================*/
#include <Port_Common_Types.h>
#include <Port_Common_Defines.h>

/*==================[macros]=================================================*/
/*--------------------- Definition for all Port Pins ------------------------*/
/* Deviation from MISRA-C:2004 rule 1.1, MISRA-C:2012 Dir-1.1
   Justification: Because number of PortPin to set in configuration is large,
   more than 4095 macro is necessary. */
/* PRQA S 380 EOF */
/*------------------[Definition of Pins for Port 0]----------------*/
#define PORT_PIN_P000_0        ((Port_PinType)0U)
#define PORT_PIN_P000_1        ((Port_PinType)1U)
#define PORT_PIN_P000_2        ((Port_PinType)2U)
#define PORT_PIN_P000_3        ((Port_PinType)3U)
/*------------------[Definition of Pins for Port 2]----------------*/
#define PORT_PIN_P002_0        ((Port_PinType)8U)
#define PORT_PIN_P002_1        ((Port_PinType)9U)
#define PORT_PIN_P002_2        ((Port_PinType)10U)
#define PORT_PIN_P002_3        ((Port_PinType)11U)
/*------------------[Definition of Pins for Port 5]----------------*/
#define PORT_PIN_P005_0        ((Port_PinType)16U)
#define PORT_PIN_P005_1        ((Port_PinType)17U)
#define PORT_PIN_P005_2        ((Port_PinType)18U)
#define PORT_PIN_P005_3        ((Port_PinType)19U)
/*------------------[Definition of Pins for Port 6]----------------*/
#define PORT_PIN_P006_0        ((Port_PinType)24U)
#define PORT_PIN_P006_1        ((Port_PinType)25U)
#define PORT_PIN_P006_2        ((Port_PinType)26U)
#define PORT_PIN_P006_3        ((Port_PinType)27U)
#define PORT_PIN_P006_4        ((Port_PinType)28U)
#define PORT_PIN_P006_5        ((Port_PinType)29U)
/*------------------[Definition of Pins for Port 7]----------------*/
#define PORT_PIN_P007_0        ((Port_PinType)32U)
#define PORT_PIN_P007_1        ((Port_PinType)33U)
#define PORT_PIN_P007_2        ((Port_PinType)34U)
#define PORT_PIN_P007_3        ((Port_PinType)35U)
/*------------------[Definition of Pins for Port 8]----------------*/
#define PORT_PIN_P008_0        ((Port_PinType)40U)
#define PORT_PIN_P008_1        ((Port_PinType)41U)
#define PORT_PIN_P008_2        ((Port_PinType)42U)
/*------------------[Definition of Pins for Port 11]----------------*/
#define PORT_PIN_P011_0        ((Port_PinType)48U)
#define PORT_PIN_P011_1        ((Port_PinType)49U)
#define PORT_PIN_P011_2        ((Port_PinType)50U)
/*------------------[Definition of Pins for Port 12]----------------*/
#define PORT_PIN_P012_0        ((Port_PinType)56U)
#define PORT_PIN_P012_1        ((Port_PinType)57U)
#define PORT_PIN_P012_2        ((Port_PinType)58U)
#define PORT_PIN_P012_3        ((Port_PinType)59U)
/*------------------[Definition of Pins for Port 13]----------------*/
#define PORT_PIN_P013_0        ((Port_PinType)64U)
#define PORT_PIN_P013_1        ((Port_PinType)65U)
#define PORT_PIN_P013_2        ((Port_PinType)66U)
#define PORT_PIN_P013_3        ((Port_PinType)67U)
#define PORT_PIN_P013_4        ((Port_PinType)68U)
#define PORT_PIN_P013_5        ((Port_PinType)69U)
#define PORT_PIN_P013_6        ((Port_PinType)70U)
#define PORT_PIN_P013_7        ((Port_PinType)71U)
/*------------------[Definition of Pins for Port 14]----------------*/
#define PORT_PIN_P014_0        ((Port_PinType)72U)
#define PORT_PIN_P014_1        ((Port_PinType)73U)
/*------------------[Definition of Pins for Port 18]----------------*/
#define PORT_PIN_P018_0        ((Port_PinType)80U)
#define PORT_PIN_P018_1        ((Port_PinType)81U)
#define PORT_PIN_P018_2        ((Port_PinType)82U)
#define PORT_PIN_P018_3        ((Port_PinType)83U)
#define PORT_PIN_P018_4        ((Port_PinType)84U)
#define PORT_PIN_P018_5        ((Port_PinType)85U)
#define PORT_PIN_P018_6        ((Port_PinType)86U)
#define PORT_PIN_P018_7        ((Port_PinType)87U)
/*------------------[Definition of Pins for Port 19]----------------*/
#define PORT_PIN_P019_0        ((Port_PinType)88U)
#define PORT_PIN_P019_1        ((Port_PinType)89U)
/*------------------[Definition of Pins for Port 21]----------------*/
#define PORT_PIN_P021_0        ((Port_PinType)96U)
#define PORT_PIN_P021_1        ((Port_PinType)97U)
#define PORT_PIN_P021_2        ((Port_PinType)98U)
#define PORT_PIN_P021_3        ((Port_PinType)99U)
/*------------------[Definition of Pins for Port 22]----------------*/
#define PORT_PIN_P022_0        ((Port_PinType)104U)
#define PORT_PIN_P022_1        ((Port_PinType)105U)
/*------------------[Definition of Pins for Port 23]----------------*/
#define PORT_PIN_P023_3        ((Port_PinType)115U)
#define PORT_PIN_P023_4        ((Port_PinType)116U)
#define PORT_PIN_P023_5        ((Port_PinType)117U)
#define PORT_PIN_P023_6        ((Port_PinType)118U)
#define PORT_PIN_P023_7        ((Port_PinType)119U)

/*---------------- Definition for all AMUX splitter cells -------------------*/
#define PORT_AMUX_CELL_0        ((Port_AmuxCellType)0U)
#define PORT_AMUX_CELL_1        ((Port_AmuxCellType)1U)
#define PORT_AMUX_CELL_2        ((Port_AmuxCellType)2U)

/*--------------------- Definition for all Port Pin Modes -------------------*/
/*------------------[Definition of Pins for Port 0]----------------*/
#define PORT_PIN_MODE_P000_0_AMUXA        4U
#define PORT_PIN_MODE_P000_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P000_0_AMUXB        5U
#define PORT_PIN_MODE_P000_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P000_0_GPIO        0U
#define PORT_PIN_MODE_P000_0_LIN_0_LIN_RX_1        20U
#define PORT_PIN_MODE_P000_0_SCB_0_SPI_MISO        30U
#define PORT_PIN_MODE_P000_0_SCB_0_UART_RX        17U
#define PORT_PIN_MODE_P000_0_SCB_7_I2C_SDA        18U
#define PORT_PIN_MODE_P000_0_TCPWM_0_LINE_18        8U
#define PORT_PIN_MODE_P000_0_TCPWM_0_LINE_COMPL_22        9U
#define PORT_PIN_MODE_P000_0_TCPWM_0_TR_ONE_CNT_IN_54        10U
#define PORT_PIN_MODE_P000_0_TCPWM_0_TR_ONE_CNT_IN_67        11U
#define PORT_PIN_MODE_P000_1_AMUXA        4U
#define PORT_PIN_MODE_P000_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P000_1_AMUXB        5U
#define PORT_PIN_MODE_P000_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P000_1_GPIO        0U
#define PORT_PIN_MODE_P000_1_LIN_0_LIN_TX_1        20U
#define PORT_PIN_MODE_P000_1_SCB_0_SPI_MOSI        30U
#define PORT_PIN_MODE_P000_1_SCB_0_UART_TX        17U
#define PORT_PIN_MODE_P000_1_SCB_7_I2C_SCL        18U
#define PORT_PIN_MODE_P000_1_TCPWM_0_LINE_17        8U
#define PORT_PIN_MODE_P000_1_TCPWM_0_LINE_COMPL_18        9U
#define PORT_PIN_MODE_P000_1_TCPWM_0_TR_ONE_CNT_IN_51        10U
#define PORT_PIN_MODE_P000_1_TCPWM_0_TR_ONE_CNT_IN_55        11U
#define PORT_PIN_MODE_P000_2_AMUXA        4U
#define PORT_PIN_MODE_P000_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P000_2_AMUXB        5U
#define PORT_PIN_MODE_P000_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P000_2_CANFD_0_TTCAN_TX_1        21U
#define PORT_PIN_MODE_P000_2_GPIO        0U
#define PORT_PIN_MODE_P000_2_LIN_0_LIN_EN_1        20U
#define PORT_PIN_MODE_P000_2_SCB_0_I2C_SCL        14U
#define PORT_PIN_MODE_P000_2_SCB_0_SPI_CLK        30U
#define PORT_PIN_MODE_P000_2_SCB_0_UART_RTS        17U
#define PORT_PIN_MODE_P000_2_TCPWM_0_LINE_14        8U
#define PORT_PIN_MODE_P000_2_TCPWM_0_LINE_COMPL_17        9U
#define PORT_PIN_MODE_P000_2_TCPWM_0_TR_ONE_CNT_IN_42        10U
#define PORT_PIN_MODE_P000_2_TCPWM_0_TR_ONE_CNT_IN_52        11U
#define PORT_PIN_MODE_P000_3_AMUXA        4U
#define PORT_PIN_MODE_P000_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P000_3_AMUXB        5U
#define PORT_PIN_MODE_P000_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P000_3_CANFD_0_TTCAN_RX_1        21U
#define PORT_PIN_MODE_P000_3_GPIO        0U
#define PORT_PIN_MODE_P000_3_SCB_0_I2C_SDA        14U
#define PORT_PIN_MODE_P000_3_SCB_0_SPI_SELECT0        30U
#define PORT_PIN_MODE_P000_3_SCB_0_UART_CTS        17U
#define PORT_PIN_MODE_P000_3_TCPWM_0_LINE_13        8U
#define PORT_PIN_MODE_P000_3_TCPWM_0_LINE_COMPL_14        9U
#define PORT_PIN_MODE_P000_3_TCPWM_0_TR_ONE_CNT_IN_39        10U
#define PORT_PIN_MODE_P000_3_TCPWM_0_TR_ONE_CNT_IN_43        11U
/*------------------[Definition of Pins for Port 2]----------------*/
#define PORT_PIN_MODE_P002_0_AMUXA        4U
#define PORT_PIN_MODE_P002_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P002_0_AMUXB        5U
#define PORT_PIN_MODE_P002_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P002_0_CANFD_0_TTCAN_TX_0        21U
#define PORT_PIN_MODE_P002_0_CPUSS_SWJ_TRSTN        29U
#define PORT_PIN_MODE_P002_0_GPIO        0U
#define PORT_PIN_MODE_P002_0_LIN_0_LIN_RX_0        20U
#define PORT_PIN_MODE_P002_0_PERI_TR_IO_INPUT_2        26U
#define PORT_PIN_MODE_P002_0_SCB_0_SPI_SELECT1        30U
#define PORT_PIN_MODE_P002_0_SCB_7_SPI_MISO        19U
#define PORT_PIN_MODE_P002_0_SCB_7_UART_RX        17U
#define PORT_PIN_MODE_P002_0_TCPWM_0_LINE_7        8U
#define PORT_PIN_MODE_P002_0_TCPWM_0_LINE_COMPL_8        9U
#define PORT_PIN_MODE_P002_0_TCPWM_0_TR_ONE_CNT_IN_21        10U
#define PORT_PIN_MODE_P002_0_TCPWM_0_TR_ONE_CNT_IN_25        11U
#define PORT_PIN_MODE_P002_0_TCPWM_0_TR_ONE_CNT_IN_1548        16U
#define PORT_PIN_MODE_P002_1_AMUXA        4U
#define PORT_PIN_MODE_P002_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P002_1_AMUXB        5U
#define PORT_PIN_MODE_P002_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P002_1_CANFD_0_TTCAN_RX_0        21U
#define PORT_PIN_MODE_P002_1_GPIO        0U
#define PORT_PIN_MODE_P002_1_LIN_0_LIN_TX_0        20U
#define PORT_PIN_MODE_P002_1_PERI_TR_IO_INPUT_3        26U
#define PORT_PIN_MODE_P002_1_SCB_0_SPI_SELECT2        30U
#define PORT_PIN_MODE_P002_1_SCB_7_I2C_SDA        18U
#define PORT_PIN_MODE_P002_1_SCB_7_SPI_MOSI        19U
#define PORT_PIN_MODE_P002_1_SCB_7_UART_TX        17U
#define PORT_PIN_MODE_P002_1_TCPWM_0_LINE_6        8U
#define PORT_PIN_MODE_P002_1_TCPWM_0_LINE_COMPL_7        9U
#define PORT_PIN_MODE_P002_1_TCPWM_0_TR_ONE_CNT_IN_18        10U
#define PORT_PIN_MODE_P002_1_TCPWM_0_TR_ONE_CNT_IN_22        11U
#define PORT_PIN_MODE_P002_1_TCPWM_0_TR_ONE_CNT_IN_1551        16U
#define PORT_PIN_MODE_P002_2_AMUXA        4U
#define PORT_PIN_MODE_P002_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P002_2_AMUXB        5U
#define PORT_PIN_MODE_P002_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P002_2_GPIO        0U
#define PORT_PIN_MODE_P002_2_LIN_0_LIN_EN_0        20U
#define PORT_PIN_MODE_P002_2_PERI_TR_IO_INPUT_4        26U
#define PORT_PIN_MODE_P002_2_SCB_0_SPI_SELECT3        30U
#define PORT_PIN_MODE_P002_2_SCB_7_I2C_SCL        18U
#define PORT_PIN_MODE_P002_2_SCB_7_SPI_CLK        19U
#define PORT_PIN_MODE_P002_2_SCB_7_UART_RTS        17U
#define PORT_PIN_MODE_P002_2_TCPWM_0_LINE_5        8U
#define PORT_PIN_MODE_P002_2_TCPWM_0_LINE_COMPL_6        9U
#define PORT_PIN_MODE_P002_2_TCPWM_0_TR_ONE_CNT_IN_15        10U
#define PORT_PIN_MODE_P002_2_TCPWM_0_TR_ONE_CNT_IN_19        11U
#define PORT_PIN_MODE_P002_2_TCPWM_0_TR_ONE_CNT_IN_1554        16U
#define PORT_PIN_MODE_P002_3_AMUXA        4U
#define PORT_PIN_MODE_P002_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P002_3_AMUXB        5U
#define PORT_PIN_MODE_P002_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P002_3_GPIO        0U
#define PORT_PIN_MODE_P002_3_PERI_TR_IO_INPUT_5        26U
#define PORT_PIN_MODE_P002_3_SCB_7_SPI_SELECT0        19U
#define PORT_PIN_MODE_P002_3_SCB_7_UART_CTS        17U
#define PORT_PIN_MODE_P002_3_TCPWM_0_LINE_4        8U
#define PORT_PIN_MODE_P002_3_TCPWM_0_LINE_COMPL_5        9U
#define PORT_PIN_MODE_P002_3_TCPWM_0_TR_ONE_CNT_IN_12        10U
#define PORT_PIN_MODE_P002_3_TCPWM_0_TR_ONE_CNT_IN_16        11U
#define PORT_PIN_MODE_P002_3_TCPWM_0_TR_ONE_CNT_IN_1557        16U
/*------------------[Definition of Pins for Port 5]----------------*/
#define PORT_PIN_MODE_P005_0_AMUXA        4U
#define PORT_PIN_MODE_P005_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P005_0_AMUXB        5U
#define PORT_PIN_MODE_P005_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P005_0_GPIO        0U
#define PORT_PIN_MODE_P005_0_LIN_0_LIN_RX_7        20U
#define PORT_PIN_MODE_P005_0_SCB_5_SPI_SELECT2        19U
#define PORT_PIN_MODE_P005_0_TCPWM_0_LINE_9        8U
#define PORT_PIN_MODE_P005_0_TCPWM_0_LINE_COMPL_8        9U
#define PORT_PIN_MODE_P005_0_TCPWM_0_TR_ONE_CNT_IN_25        11U
#define PORT_PIN_MODE_P005_0_TCPWM_0_TR_ONE_CNT_IN_27        10U
#define PORT_PIN_MODE_P005_1_AMUXA        4U
#define PORT_PIN_MODE_P005_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P005_1_AMUXB        5U
#define PORT_PIN_MODE_P005_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P005_1_GPIO        0U
#define PORT_PIN_MODE_P005_1_LIN_0_LIN_TX_7        20U
#define PORT_PIN_MODE_P005_1_TCPWM_0_LINE_10        8U
#define PORT_PIN_MODE_P005_1_TCPWM_0_LINE_COMPL_9        9U
#define PORT_PIN_MODE_P005_1_TCPWM_0_TR_ONE_CNT_IN_28        11U
#define PORT_PIN_MODE_P005_1_TCPWM_0_TR_ONE_CNT_IN_30        10U
#define PORT_PIN_MODE_P005_2_AMUXA        4U
#define PORT_PIN_MODE_P005_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P005_2_AMUXB        5U
#define PORT_PIN_MODE_P005_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P005_2_GPIO        0U
#define PORT_PIN_MODE_P005_2_LIN_0_LIN_EN_7        20U
#define PORT_PIN_MODE_P005_2_TCPWM_0_LINE_11        8U
#define PORT_PIN_MODE_P005_2_TCPWM_0_LINE_COMPL_10        9U
#define PORT_PIN_MODE_P005_2_TCPWM_0_TR_ONE_CNT_IN_31        11U
#define PORT_PIN_MODE_P005_2_TCPWM_0_TR_ONE_CNT_IN_33        10U
#define PORT_PIN_MODE_P005_3_AMUXA        4U
#define PORT_PIN_MODE_P005_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P005_3_AMUXB        5U
#define PORT_PIN_MODE_P005_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P005_3_GPIO        0U
#define PORT_PIN_MODE_P005_3_LIN_0_LIN_RX_2        20U
#define PORT_PIN_MODE_P005_3_TCPWM_0_LINE_12        8U
#define PORT_PIN_MODE_P005_3_TCPWM_0_LINE_COMPL_11        9U
#define PORT_PIN_MODE_P005_3_TCPWM_0_TR_ONE_CNT_IN_34        11U
#define PORT_PIN_MODE_P005_3_TCPWM_0_TR_ONE_CNT_IN_36        10U
/*------------------[Definition of Pins for Port 6]----------------*/
#define PORT_PIN_MODE_P006_0_AMUXA        4U
#define PORT_PIN_MODE_P006_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P006_0_AMUXB        5U
#define PORT_PIN_MODE_P006_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P006_0_GPIO        0U
#define PORT_PIN_MODE_P006_0_LIN_0_LIN_RX_3        20U
#define PORT_PIN_MODE_P006_0_SCB_4_SPI_MISO        19U
#define PORT_PIN_MODE_P006_0_SCB_4_UART_RX        17U
#define PORT_PIN_MODE_P006_0_TCPWM_0_LINE_256        8U
#define PORT_PIN_MODE_P006_0_TCPWM_0_LINE_COMPL_14        9U
#define PORT_PIN_MODE_P006_0_TCPWM_0_TR_ONE_CNT_IN_43        11U
#define PORT_PIN_MODE_P006_0_TCPWM_0_TR_ONE_CNT_IN_768        10U
#define PORT_PIN_MODE_P006_1_AMUXA        4U
#define PORT_PIN_MODE_P006_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P006_1_AMUXB        5U
#define PORT_PIN_MODE_P006_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P006_1_GPIO        0U
#define PORT_PIN_MODE_P006_1_LIN_0_LIN_TX_3        20U
#define PORT_PIN_MODE_P006_1_SCB_4_I2C_SDA        18U
#define PORT_PIN_MODE_P006_1_SCB_4_SPI_MOSI        19U
#define PORT_PIN_MODE_P006_1_SCB_4_UART_TX        17U
#define PORT_PIN_MODE_P006_1_TCPWM_0_LINE_0        8U
#define PORT_PIN_MODE_P006_1_TCPWM_0_LINE_COMPL_256        9U
#define PORT_PIN_MODE_P006_1_TCPWM_0_TR_ONE_CNT_IN_0        10U
#define PORT_PIN_MODE_P006_1_TCPWM_0_TR_ONE_CNT_IN_769        11U
#define PORT_PIN_MODE_P006_2_AMUXA        4U
#define PORT_PIN_MODE_P006_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P006_2_AMUXB        5U
#define PORT_PIN_MODE_P006_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P006_2_CANFD_0_TTCAN_TX_2        21U
#define PORT_PIN_MODE_P006_2_GPIO        0U
#define PORT_PIN_MODE_P006_2_LIN_0_LIN_EN_3        20U
#define PORT_PIN_MODE_P006_2_SCB_4_I2C_SCL        18U
#define PORT_PIN_MODE_P006_2_SCB_4_SPI_CLK        19U
#define PORT_PIN_MODE_P006_2_SCB_4_UART_RTS        17U
#define PORT_PIN_MODE_P006_2_TCPWM_0_LINE_257        8U
#define PORT_PIN_MODE_P006_2_TCPWM_0_LINE_COMPL_0        9U
#define PORT_PIN_MODE_P006_2_TCPWM_0_TR_ONE_CNT_IN_1        11U
#define PORT_PIN_MODE_P006_2_TCPWM_0_TR_ONE_CNT_IN_771        10U
#define PORT_PIN_MODE_P006_3_AMUXA        4U
#define PORT_PIN_MODE_P006_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P006_3_AMUXB        5U
#define PORT_PIN_MODE_P006_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P006_3_CANFD_0_TTCAN_RX_2        21U
#define PORT_PIN_MODE_P006_3_CPUSS_CAL_SUP_NZ        27U
#define PORT_PIN_MODE_P006_3_GPIO        0U
#define PORT_PIN_MODE_P006_3_LIN_0_LIN_RX_4        20U
#define PORT_PIN_MODE_P006_3_SCB_4_SPI_SELECT0        19U
#define PORT_PIN_MODE_P006_3_SCB_4_UART_CTS        17U
#define PORT_PIN_MODE_P006_3_TCPWM_0_LINE_1        8U
#define PORT_PIN_MODE_P006_3_TCPWM_0_LINE_COMPL_257        9U
#define PORT_PIN_MODE_P006_3_TCPWM_0_TR_ONE_CNT_IN_3        10U
#define PORT_PIN_MODE_P006_3_TCPWM_0_TR_ONE_CNT_IN_772        11U
#define PORT_PIN_MODE_P006_4_AMUXA        4U
#define PORT_PIN_MODE_P006_4_AMUXA_DSI        6U
#define PORT_PIN_MODE_P006_4_AMUXB        5U
#define PORT_PIN_MODE_P006_4_AMUXB_DSI        7U
#define PORT_PIN_MODE_P006_4_GPIO        0U
#define PORT_PIN_MODE_P006_4_LIN_0_LIN_TX_4        20U
#define PORT_PIN_MODE_P006_4_SCB_4_SPI_SELECT1        19U
#define PORT_PIN_MODE_P006_4_TCPWM_0_LINE_258        8U
#define PORT_PIN_MODE_P006_4_TCPWM_0_LINE_COMPL_1        9U
#define PORT_PIN_MODE_P006_4_TCPWM_0_TR_ONE_CNT_IN_4        11U
#define PORT_PIN_MODE_P006_4_TCPWM_0_TR_ONE_CNT_IN_774        10U
#define PORT_PIN_MODE_P006_5_AMUXA        4U
#define PORT_PIN_MODE_P006_5_AMUXA_DSI        6U
#define PORT_PIN_MODE_P006_5_AMUXB        5U
#define PORT_PIN_MODE_P006_5_AMUXB_DSI        7U
#define PORT_PIN_MODE_P006_5_GPIO        0U
#define PORT_PIN_MODE_P006_5_LIN_0_LIN_EN_4        20U
#define PORT_PIN_MODE_P006_5_SCB_4_SPI_SELECT2        19U
#define PORT_PIN_MODE_P006_5_TCPWM_0_LINE_2        8U
#define PORT_PIN_MODE_P006_5_TCPWM_0_LINE_COMPL_258        9U
#define PORT_PIN_MODE_P006_5_TCPWM_0_TR_ONE_CNT_IN_6        10U
#define PORT_PIN_MODE_P006_5_TCPWM_0_TR_ONE_CNT_IN_775        11U
/*------------------[Definition of Pins for Port 7]----------------*/
#define PORT_PIN_MODE_P007_0_AMUXA        4U
#define PORT_PIN_MODE_P007_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P007_0_AMUXB        5U
#define PORT_PIN_MODE_P007_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P007_0_CXPI_0_CXPI_RX_0        22U
#define PORT_PIN_MODE_P007_0_GPIO        0U
#define PORT_PIN_MODE_P007_0_LIN_0_LIN_RX_4        20U
#define PORT_PIN_MODE_P007_0_SCB_5_SPI_MISO        19U
#define PORT_PIN_MODE_P007_0_SCB_5_UART_RX        17U
#define PORT_PIN_MODE_P007_0_TCPWM_0_LINE_260        8U
#define PORT_PIN_MODE_P007_0_TCPWM_0_LINE_COMPL_3        9U
#define PORT_PIN_MODE_P007_0_TCPWM_0_TR_ONE_CNT_IN_10        11U
#define PORT_PIN_MODE_P007_0_TCPWM_0_TR_ONE_CNT_IN_780        10U
#define PORT_PIN_MODE_P007_1_AMUXA        4U
#define PORT_PIN_MODE_P007_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P007_1_AMUXB        5U
#define PORT_PIN_MODE_P007_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P007_1_CXPI_0_CXPI_TX_0        22U
#define PORT_PIN_MODE_P007_1_GPIO        0U
#define PORT_PIN_MODE_P007_1_LIN_0_LIN_TX_4        20U
#define PORT_PIN_MODE_P007_1_SCB_5_I2C_SDA        18U
#define PORT_PIN_MODE_P007_1_SCB_5_SPI_MOSI        19U
#define PORT_PIN_MODE_P007_1_SCB_5_UART_TX        17U
#define PORT_PIN_MODE_P007_1_TCPWM_0_LINE_15        8U
#define PORT_PIN_MODE_P007_1_TCPWM_0_LINE_COMPL_260        9U
#define PORT_PIN_MODE_P007_1_TCPWM_0_TR_ONE_CNT_IN_45        10U
#define PORT_PIN_MODE_P007_1_TCPWM_0_TR_ONE_CNT_IN_781        11U
#define PORT_PIN_MODE_P007_2_AMUXA        4U
#define PORT_PIN_MODE_P007_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P007_2_AMUXB        5U
#define PORT_PIN_MODE_P007_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P007_2_CXPI_0_CXPI_EN_0        22U
#define PORT_PIN_MODE_P007_2_GPIO        0U
#define PORT_PIN_MODE_P007_2_LIN_0_LIN_EN_4        20U
#define PORT_PIN_MODE_P007_2_SCB_5_I2C_SCL        18U
#define PORT_PIN_MODE_P007_2_SCB_5_SPI_CLK        19U
#define PORT_PIN_MODE_P007_2_SCB_5_UART_RTS        17U
#define PORT_PIN_MODE_P007_2_TCPWM_0_LINE_261        8U
#define PORT_PIN_MODE_P007_2_TCPWM_0_LINE_COMPL_15        9U
#define PORT_PIN_MODE_P007_2_TCPWM_0_TR_ONE_CNT_IN_46        11U
#define PORT_PIN_MODE_P007_2_TCPWM_0_TR_ONE_CNT_IN_783        10U
#define PORT_PIN_MODE_P007_3_AMUXA        4U
#define PORT_PIN_MODE_P007_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P007_3_AMUXB        5U
#define PORT_PIN_MODE_P007_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P007_3_GPIO        0U
#define PORT_PIN_MODE_P007_3_SCB_5_SPI_SELECT0        19U
#define PORT_PIN_MODE_P007_3_SCB_5_UART_CTS        17U
#define PORT_PIN_MODE_P007_3_TCPWM_0_LINE_16        8U
#define PORT_PIN_MODE_P007_3_TCPWM_0_LINE_COMPL_261        9U
#define PORT_PIN_MODE_P007_3_TCPWM_0_TR_ONE_CNT_IN_48        10U
#define PORT_PIN_MODE_P007_3_TCPWM_0_TR_ONE_CNT_IN_784        11U
/*------------------[Definition of Pins for Port 8]----------------*/
#define PORT_PIN_MODE_P008_0_AMUXA        4U
#define PORT_PIN_MODE_P008_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P008_0_AMUXB        5U
#define PORT_PIN_MODE_P008_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P008_0_CANFD_0_TTCAN_TX_0        21U
#define PORT_PIN_MODE_P008_0_GPIO        0U
#define PORT_PIN_MODE_P008_0_LIN_0_LIN_RX_2        20U
#define PORT_PIN_MODE_P008_0_TCPWM_0_LINE_19        8U
#define PORT_PIN_MODE_P008_0_TCPWM_0_LINE_COMPL_18        9U
#define PORT_PIN_MODE_P008_0_TCPWM_0_TR_ONE_CNT_IN_55        11U
#define PORT_PIN_MODE_P008_0_TCPWM_0_TR_ONE_CNT_IN_57        10U
#define PORT_PIN_MODE_P008_1_AMUXA        4U
#define PORT_PIN_MODE_P008_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P008_1_AMUXB        5U
#define PORT_PIN_MODE_P008_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P008_1_CANFD_0_TTCAN_RX_0        21U
#define PORT_PIN_MODE_P008_1_GPIO        0U
#define PORT_PIN_MODE_P008_1_LIN_0_LIN_TX_2        20U
#define PORT_PIN_MODE_P008_1_PERI_TR_IO_INPUT_14        26U
#define PORT_PIN_MODE_P008_1_TCPWM_0_LINE_20        8U
#define PORT_PIN_MODE_P008_1_TCPWM_0_LINE_COMPL_19        9U
#define PORT_PIN_MODE_P008_1_TCPWM_0_TR_ONE_CNT_IN_58        11U
#define PORT_PIN_MODE_P008_1_TCPWM_0_TR_ONE_CNT_IN_60        10U
#define PORT_PIN_MODE_P008_2_AMUXA        4U
#define PORT_PIN_MODE_P008_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P008_2_AMUXB        5U
#define PORT_PIN_MODE_P008_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P008_2_GPIO        0U
#define PORT_PIN_MODE_P008_2_LIN_0_LIN_EN_2        20U
#define PORT_PIN_MODE_P008_2_PERI_TR_IO_INPUT_15        26U
#define PORT_PIN_MODE_P008_2_TCPWM_0_LINE_21        8U
#define PORT_PIN_MODE_P008_2_TCPWM_0_LINE_COMPL_20        9U
#define PORT_PIN_MODE_P008_2_TCPWM_0_TR_ONE_CNT_IN_61        11U
#define PORT_PIN_MODE_P008_2_TCPWM_0_TR_ONE_CNT_IN_63        10U
/*------------------[Definition of Pins for Port 11]----------------*/
#define PORT_PIN_MODE_P011_0_AMUXA        4U
#define PORT_PIN_MODE_P011_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P011_0_AMUXB        5U
#define PORT_PIN_MODE_P011_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P011_0_GPIO        0U
#define PORT_PIN_MODE_P011_1_AMUXA        4U
#define PORT_PIN_MODE_P011_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P011_1_AMUXB        5U
#define PORT_PIN_MODE_P011_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P011_1_GPIO        0U
#define PORT_PIN_MODE_P011_2_AMUXA        4U
#define PORT_PIN_MODE_P011_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P011_2_AMUXB        5U
#define PORT_PIN_MODE_P011_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P011_2_GPIO        0U
/*------------------[Definition of Pins for Port 12]----------------*/
#define PORT_PIN_MODE_P012_0_AMUXA        4U
#define PORT_PIN_MODE_P012_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P012_0_AMUXB        5U
#define PORT_PIN_MODE_P012_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P012_0_CANFD_0_TTCAN_TX_2        21U
#define PORT_PIN_MODE_P012_0_GPIO        0U
#define PORT_PIN_MODE_P012_0_PERI_TR_IO_INPUT_20        26U
#define PORT_PIN_MODE_P012_0_TCPWM_0_LINE_36        8U
#define PORT_PIN_MODE_P012_0_TCPWM_0_LINE_COMPL_35        9U
#define PORT_PIN_MODE_P012_0_TCPWM_0_TR_ONE_CNT_IN_106        11U
#define PORT_PIN_MODE_P012_0_TCPWM_0_TR_ONE_CNT_IN_108        10U
#define PORT_PIN_MODE_P012_1_AMUXA        4U
#define PORT_PIN_MODE_P012_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P012_1_AMUXB        5U
#define PORT_PIN_MODE_P012_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P012_1_CANFD_0_TTCAN_RX_2        21U
#define PORT_PIN_MODE_P012_1_GPIO        0U
#define PORT_PIN_MODE_P012_1_LIN_0_LIN_EN_6        20U
#define PORT_PIN_MODE_P012_1_PERI_TR_IO_INPUT_21        26U
#define PORT_PIN_MODE_P012_1_TCPWM_0_LINE_37        8U
#define PORT_PIN_MODE_P012_1_TCPWM_0_LINE_COMPL_36        9U
#define PORT_PIN_MODE_P012_1_TCPWM_0_TR_ONE_CNT_IN_109        11U
#define PORT_PIN_MODE_P012_1_TCPWM_0_TR_ONE_CNT_IN_111        10U
#define PORT_PIN_MODE_P012_2_AMUXA        4U
#define PORT_PIN_MODE_P012_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P012_2_AMUXB        5U
#define PORT_PIN_MODE_P012_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P012_2_GPIO        0U
#define PORT_PIN_MODE_P012_2_LIN_0_LIN_RX_6        20U
#define PORT_PIN_MODE_P012_2_PASS_0_SAR_EXT_MUX_EN_1        16U
#define PORT_PIN_MODE_P012_2_TCPWM_0_LINE_38        8U
#define PORT_PIN_MODE_P012_2_TCPWM_0_LINE_COMPL_37        9U
#define PORT_PIN_MODE_P012_2_TCPWM_0_TR_ONE_CNT_IN_112        11U
#define PORT_PIN_MODE_P012_2_TCPWM_0_TR_ONE_CNT_IN_114        10U
#define PORT_PIN_MODE_P012_3_AMUXA        4U
#define PORT_PIN_MODE_P012_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P012_3_AMUXB        5U
#define PORT_PIN_MODE_P012_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P012_3_GPIO        0U
#define PORT_PIN_MODE_P012_3_LIN_0_LIN_TX_6        20U
#define PORT_PIN_MODE_P012_3_PASS_0_SAR_EXT_MUX_SEL_3        16U
#define PORT_PIN_MODE_P012_3_TCPWM_0_LINE_39        8U
#define PORT_PIN_MODE_P012_3_TCPWM_0_LINE_COMPL_38        9U
#define PORT_PIN_MODE_P012_3_TCPWM_0_TR_ONE_CNT_IN_115        11U
#define PORT_PIN_MODE_P012_3_TCPWM_0_TR_ONE_CNT_IN_117        10U
/*------------------[Definition of Pins for Port 13]----------------*/
#define PORT_PIN_MODE_P013_0_AMUXA        4U
#define PORT_PIN_MODE_P013_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P013_0_AMUXB        5U
#define PORT_PIN_MODE_P013_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P013_0_CXPI_0_CXPI_RX_1        22U
#define PORT_PIN_MODE_P013_0_GPIO        0U
#define PORT_PIN_MODE_P013_0_LIN_0_LIN_RX_3        20U
#define PORT_PIN_MODE_P013_0_PASS_0_SAR_EXT_MUX_SEL_6        16U
#define PORT_PIN_MODE_P013_0_SCB_3_SPI_MISO        19U
#define PORT_PIN_MODE_P013_0_SCB_3_UART_RX        17U
#define PORT_PIN_MODE_P013_0_TCPWM_0_LINE_264        8U
#define PORT_PIN_MODE_P013_0_TCPWM_0_LINE_COMPL_43        9U
#define PORT_PIN_MODE_P013_0_TCPWM_0_TR_ONE_CNT_IN_130        11U
#define PORT_PIN_MODE_P013_0_TCPWM_0_TR_ONE_CNT_IN_792        10U
#define PORT_PIN_MODE_P013_1_AMUXA        4U
#define PORT_PIN_MODE_P013_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P013_1_AMUXB        5U
#define PORT_PIN_MODE_P013_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P013_1_CXPI_0_CXPI_TX_1        22U
#define PORT_PIN_MODE_P013_1_GPIO        0U
#define PORT_PIN_MODE_P013_1_LIN_0_LIN_TX_3        20U
#define PORT_PIN_MODE_P013_1_PASS_0_SAR_EXT_MUX_SEL_7        16U
#define PORT_PIN_MODE_P013_1_SCB_3_I2C_SDA        18U
#define PORT_PIN_MODE_P013_1_SCB_3_SPI_MOSI        19U
#define PORT_PIN_MODE_P013_1_SCB_3_UART_TX        17U
#define PORT_PIN_MODE_P013_1_TCPWM_0_LINE_44        8U
#define PORT_PIN_MODE_P013_1_TCPWM_0_LINE_COMPL_264        9U
#define PORT_PIN_MODE_P013_1_TCPWM_0_TR_ONE_CNT_IN_132        10U
#define PORT_PIN_MODE_P013_1_TCPWM_0_TR_ONE_CNT_IN_793        11U
#define PORT_PIN_MODE_P013_2_AMUXA        4U
#define PORT_PIN_MODE_P013_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P013_2_AMUXB        5U
#define PORT_PIN_MODE_P013_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P013_2_CXPI_0_CXPI_EN_1        22U
#define PORT_PIN_MODE_P013_2_GPIO        0U
#define PORT_PIN_MODE_P013_2_LIN_0_LIN_EN_3        20U
#define PORT_PIN_MODE_P013_2_PASS_0_SAR_EXT_MUX_SEL_8        16U
#define PORT_PIN_MODE_P013_2_SCB_3_I2C_SCL        18U
#define PORT_PIN_MODE_P013_2_SCB_3_SPI_CLK        19U
#define PORT_PIN_MODE_P013_2_SCB_3_UART_RTS        17U
#define PORT_PIN_MODE_P013_2_TCPWM_0_LINE_265        8U
#define PORT_PIN_MODE_P013_2_TCPWM_0_LINE_COMPL_44        9U
#define PORT_PIN_MODE_P013_2_TCPWM_0_TR_ONE_CNT_IN_133        11U
#define PORT_PIN_MODE_P013_2_TCPWM_0_TR_ONE_CNT_IN_795        10U
#define PORT_PIN_MODE_P013_3_AMUXA        4U
#define PORT_PIN_MODE_P013_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P013_3_AMUXB        5U
#define PORT_PIN_MODE_P013_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P013_3_GPIO        0U
#define PORT_PIN_MODE_P013_3_PASS_0_SAR_EXT_MUX_EN_2        16U
#define PORT_PIN_MODE_P013_3_SCB_3_SPI_SELECT0        19U
#define PORT_PIN_MODE_P013_3_SCB_3_UART_CTS        17U
#define PORT_PIN_MODE_P013_3_TCPWM_0_LINE_45        8U
#define PORT_PIN_MODE_P013_3_TCPWM_0_LINE_COMPL_265        9U
#define PORT_PIN_MODE_P013_3_TCPWM_0_TR_ONE_CNT_IN_135        10U
#define PORT_PIN_MODE_P013_3_TCPWM_0_TR_ONE_CNT_IN_796        11U
#define PORT_PIN_MODE_P013_4_AMUXA        4U
#define PORT_PIN_MODE_P013_4_AMUXA_DSI        6U
#define PORT_PIN_MODE_P013_4_AMUXB        5U
#define PORT_PIN_MODE_P013_4_AMUXB_DSI        7U
#define PORT_PIN_MODE_P013_4_GPIO        0U
#define PORT_PIN_MODE_P013_4_LIN_0_LIN_RX_8        20U
#define PORT_PIN_MODE_P013_4_SCB_3_SPI_SELECT1        19U
#define PORT_PIN_MODE_P013_4_TCPWM_0_LINE_266        8U
#define PORT_PIN_MODE_P013_4_TCPWM_0_LINE_516        16U
#define PORT_PIN_MODE_P013_4_TCPWM_0_LINE_COMPL_45        9U
#define PORT_PIN_MODE_P013_4_TCPWM_0_TR_ONE_CNT_IN_136        11U
#define PORT_PIN_MODE_P013_4_TCPWM_0_TR_ONE_CNT_IN_798        10U
#define PORT_PIN_MODE_P013_5_AMUXA        4U
#define PORT_PIN_MODE_P013_5_AMUXA_DSI        6U
#define PORT_PIN_MODE_P013_5_AMUXB        5U
#define PORT_PIN_MODE_P013_5_AMUXB_DSI        7U
#define PORT_PIN_MODE_P013_5_CXPI_0_CXPI_RX_2        22U
#define PORT_PIN_MODE_P013_5_GPIO        0U
#define PORT_PIN_MODE_P013_5_LIN_0_LIN_TX_8        20U
#define PORT_PIN_MODE_P013_5_SCB_3_SPI_SELECT2        19U
#define PORT_PIN_MODE_P013_5_TCPWM_0_LINE_46        8U
#define PORT_PIN_MODE_P013_5_TCPWM_0_LINE_COMPL_266        9U
#define PORT_PIN_MODE_P013_5_TCPWM_0_LINE_COMPL_516        16U
#define PORT_PIN_MODE_P013_5_TCPWM_0_TR_ONE_CNT_IN_138        10U
#define PORT_PIN_MODE_P013_5_TCPWM_0_TR_ONE_CNT_IN_799        11U
#define PORT_PIN_MODE_P013_6_AMUXA        4U
#define PORT_PIN_MODE_P013_6_AMUXA_DSI        6U
#define PORT_PIN_MODE_P013_6_AMUXB        5U
#define PORT_PIN_MODE_P013_6_AMUXB_DSI        7U
#define PORT_PIN_MODE_P013_6_CXPI_0_CXPI_TX_2        22U
#define PORT_PIN_MODE_P013_6_GPIO        0U
#define PORT_PIN_MODE_P013_6_LIN_0_LIN_EN_8        20U
#define PORT_PIN_MODE_P013_6_PERI_TR_IO_INPUT_22        26U
#define PORT_PIN_MODE_P013_6_SCB_3_SPI_SELECT3        19U
#define PORT_PIN_MODE_P013_6_TCPWM_0_LINE_267        8U
#define PORT_PIN_MODE_P013_6_TCPWM_0_LINE_517        16U
#define PORT_PIN_MODE_P013_6_TCPWM_0_LINE_COMPL_46        9U
#define PORT_PIN_MODE_P013_6_TCPWM_0_TR_ONE_CNT_IN_139        11U
#define PORT_PIN_MODE_P013_6_TCPWM_0_TR_ONE_CNT_IN_801        10U
#define PORT_PIN_MODE_P013_7_AMUXA        4U
#define PORT_PIN_MODE_P013_7_AMUXA_DSI        6U
#define PORT_PIN_MODE_P013_7_AMUXB        5U
#define PORT_PIN_MODE_P013_7_AMUXB_DSI        7U
#define PORT_PIN_MODE_P013_7_CXPI_0_CXPI_EN_2        22U
#define PORT_PIN_MODE_P013_7_GPIO        0U
#define PORT_PIN_MODE_P013_7_PERI_TR_IO_INPUT_23        26U
#define PORT_PIN_MODE_P013_7_TCPWM_0_LINE_47        8U
#define PORT_PIN_MODE_P013_7_TCPWM_0_LINE_COMPL_267        9U
#define PORT_PIN_MODE_P013_7_TCPWM_0_LINE_COMPL_517        16U
#define PORT_PIN_MODE_P013_7_TCPWM_0_TR_ONE_CNT_IN_141        10U
#define PORT_PIN_MODE_P013_7_TCPWM_0_TR_ONE_CNT_IN_802        11U
/*------------------[Definition of Pins for Port 14]----------------*/
#define PORT_PIN_MODE_P014_0_AMUXA        4U
#define PORT_PIN_MODE_P014_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P014_0_AMUXB        5U
#define PORT_PIN_MODE_P014_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P014_0_CANFD_1_TTCAN_TX_0        21U
#define PORT_PIN_MODE_P014_0_GPIO        0U
#define PORT_PIN_MODE_P014_0_SCB_2_SPI_MISO        19U
#define PORT_PIN_MODE_P014_0_SCB_2_UART_RX        17U
#define PORT_PIN_MODE_P014_0_TCPWM_0_LINE_48        8U
#define PORT_PIN_MODE_P014_0_TCPWM_0_LINE_518        16U
#define PORT_PIN_MODE_P014_0_TCPWM_0_LINE_COMPL_47        9U
#define PORT_PIN_MODE_P014_0_TCPWM_0_TR_ONE_CNT_IN_142        11U
#define PORT_PIN_MODE_P014_0_TCPWM_0_TR_ONE_CNT_IN_144        10U
#define PORT_PIN_MODE_P014_1_AMUXA        4U
#define PORT_PIN_MODE_P014_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P014_1_AMUXB        5U
#define PORT_PIN_MODE_P014_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P014_1_CANFD_1_TTCAN_RX_0        21U
#define PORT_PIN_MODE_P014_1_GPIO        0U
#define PORT_PIN_MODE_P014_1_SCB_2_I2C_SDA        18U
#define PORT_PIN_MODE_P014_1_SCB_2_SPI_MOSI        19U
#define PORT_PIN_MODE_P014_1_SCB_2_UART_TX        17U
#define PORT_PIN_MODE_P014_1_TCPWM_0_LINE_49        8U
#define PORT_PIN_MODE_P014_1_TCPWM_0_LINE_COMPL_48        9U
#define PORT_PIN_MODE_P014_1_TCPWM_0_LINE_COMPL_518        16U
#define PORT_PIN_MODE_P014_1_TCPWM_0_TR_ONE_CNT_IN_145        11U
#define PORT_PIN_MODE_P014_1_TCPWM_0_TR_ONE_CNT_IN_147        10U
/*------------------[Definition of Pins for Port 18]----------------*/
#define PORT_PIN_MODE_P018_0_AMUXA        4U
#define PORT_PIN_MODE_P018_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P018_0_AMUXB        5U
#define PORT_PIN_MODE_P018_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P018_0_CPUSS_FAULT_OUT_0        27U
#define PORT_PIN_MODE_P018_0_GPIO        0U
#define PORT_PIN_MODE_P018_0_SCB_1_SPI_MISO        19U
#define PORT_PIN_MODE_P018_0_SCB_1_UART_RX        17U
#define PORT_PIN_MODE_P018_0_TCPWM_0_LINE_262        8U
#define PORT_PIN_MODE_P018_0_TCPWM_0_LINE_512        16U
#define PORT_PIN_MODE_P018_0_TCPWM_0_LINE_COMPL_261        9U
#define PORT_PIN_MODE_P018_0_TCPWM_0_TR_ONE_CNT_IN_784        11U
#define PORT_PIN_MODE_P018_0_TCPWM_0_TR_ONE_CNT_IN_786        10U
#define PORT_PIN_MODE_P018_1_AMUXA        4U
#define PORT_PIN_MODE_P018_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P018_1_AMUXB        5U
#define PORT_PIN_MODE_P018_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P018_1_CPUSS_FAULT_OUT_1        27U
#define PORT_PIN_MODE_P018_1_GPIO        0U
#define PORT_PIN_MODE_P018_1_SCB_1_I2C_SDA        18U
#define PORT_PIN_MODE_P018_1_SCB_1_SPI_MOSI        19U
#define PORT_PIN_MODE_P018_1_SCB_1_UART_TX        17U
#define PORT_PIN_MODE_P018_1_TCPWM_0_LINE_263        8U
#define PORT_PIN_MODE_P018_1_TCPWM_0_LINE_COMPL_262        9U
#define PORT_PIN_MODE_P018_1_TCPWM_0_LINE_COMPL_512        16U
#define PORT_PIN_MODE_P018_1_TCPWM_0_TR_ONE_CNT_IN_787        11U
#define PORT_PIN_MODE_P018_1_TCPWM_0_TR_ONE_CNT_IN_789        10U
#define PORT_PIN_MODE_P018_2_AMUXA        4U
#define PORT_PIN_MODE_P018_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P018_2_AMUXB        5U
#define PORT_PIN_MODE_P018_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P018_2_GPIO        0U
#define PORT_PIN_MODE_P018_2_SCB_1_I2C_SCL        18U
#define PORT_PIN_MODE_P018_2_SCB_1_SPI_CLK        19U
#define PORT_PIN_MODE_P018_2_SCB_1_UART_RTS        17U
#define PORT_PIN_MODE_P018_2_TCPWM_0_LINE_55        8U
#define PORT_PIN_MODE_P018_2_TCPWM_0_LINE_513        16U
#define PORT_PIN_MODE_P018_2_TCPWM_0_LINE_COMPL_263        9U
#define PORT_PIN_MODE_P018_2_TCPWM_0_TR_ONE_CNT_IN_165        10U
#define PORT_PIN_MODE_P018_2_TCPWM_0_TR_ONE_CNT_IN_790        11U
#define PORT_PIN_MODE_P018_3_AMUXA        4U
#define PORT_PIN_MODE_P018_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P018_3_AMUXB        5U
#define PORT_PIN_MODE_P018_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P018_3_CPUSS_TRACE_CLOCK        27U
#define PORT_PIN_MODE_P018_3_GPIO        0U
#define PORT_PIN_MODE_P018_3_SCB_1_SPI_SELECT0        19U
#define PORT_PIN_MODE_P018_3_SCB_1_UART_CTS        17U
#define PORT_PIN_MODE_P018_3_TCPWM_0_LINE_54        8U
#define PORT_PIN_MODE_P018_3_TCPWM_0_LINE_COMPL_55        9U
#define PORT_PIN_MODE_P018_3_TCPWM_0_LINE_COMPL_513        16U
#define PORT_PIN_MODE_P018_3_TCPWM_0_TR_ONE_CNT_IN_162        10U
#define PORT_PIN_MODE_P018_3_TCPWM_0_TR_ONE_CNT_IN_166        11U
#define PORT_PIN_MODE_P018_4_AMUXA        4U
#define PORT_PIN_MODE_P018_4_AMUXA_DSI        6U
#define PORT_PIN_MODE_P018_4_AMUXB        5U
#define PORT_PIN_MODE_P018_4_AMUXB_DSI        7U
#define PORT_PIN_MODE_P018_4_CPUSS_TRACE_DATA_0        27U
#define PORT_PIN_MODE_P018_4_GPIO        0U
#define PORT_PIN_MODE_P018_4_SCB_1_SPI_SELECT1        19U
#define PORT_PIN_MODE_P018_4_TCPWM_0_LINE_53        8U
#define PORT_PIN_MODE_P018_4_TCPWM_0_LINE_514        16U
#define PORT_PIN_MODE_P018_4_TCPWM_0_LINE_COMPL_54        9U
#define PORT_PIN_MODE_P018_4_TCPWM_0_TR_ONE_CNT_IN_159        10U
#define PORT_PIN_MODE_P018_4_TCPWM_0_TR_ONE_CNT_IN_163        11U
#define PORT_PIN_MODE_P018_5_AMUXA        4U
#define PORT_PIN_MODE_P018_5_AMUXA_DSI        6U
#define PORT_PIN_MODE_P018_5_AMUXB        5U
#define PORT_PIN_MODE_P018_5_AMUXB_DSI        7U
#define PORT_PIN_MODE_P018_5_CPUSS_TRACE_DATA_1        27U
#define PORT_PIN_MODE_P018_5_GPIO        0U
#define PORT_PIN_MODE_P018_5_SCB_1_SPI_SELECT2        19U
#define PORT_PIN_MODE_P018_5_TCPWM_0_LINE_52        8U
#define PORT_PIN_MODE_P018_5_TCPWM_0_LINE_COMPL_53        9U
#define PORT_PIN_MODE_P018_5_TCPWM_0_LINE_COMPL_514        16U
#define PORT_PIN_MODE_P018_5_TCPWM_0_TR_ONE_CNT_IN_156        10U
#define PORT_PIN_MODE_P018_5_TCPWM_0_TR_ONE_CNT_IN_160        11U
#define PORT_PIN_MODE_P018_6_AMUXA        4U
#define PORT_PIN_MODE_P018_6_AMUXA_DSI        6U
#define PORT_PIN_MODE_P018_6_AMUXB        5U
#define PORT_PIN_MODE_P018_6_AMUXB_DSI        7U
#define PORT_PIN_MODE_P018_6_CANFD_1_TTCAN_TX_2        21U
#define PORT_PIN_MODE_P018_6_CPUSS_TRACE_DATA_2        27U
#define PORT_PIN_MODE_P018_6_GPIO        0U
#define PORT_PIN_MODE_P018_6_SCB_1_SPI_SELECT3        19U
#define PORT_PIN_MODE_P018_6_TCPWM_0_LINE_51        8U
#define PORT_PIN_MODE_P018_6_TCPWM_0_LINE_515        16U
#define PORT_PIN_MODE_P018_6_TCPWM_0_LINE_COMPL_52        9U
#define PORT_PIN_MODE_P018_6_TCPWM_0_TR_ONE_CNT_IN_153        10U
#define PORT_PIN_MODE_P018_6_TCPWM_0_TR_ONE_CNT_IN_157        11U
#define PORT_PIN_MODE_P018_7_AMUXA        4U
#define PORT_PIN_MODE_P018_7_AMUXA_DSI        6U
#define PORT_PIN_MODE_P018_7_AMUXB        5U
#define PORT_PIN_MODE_P018_7_AMUXB_DSI        7U
#define PORT_PIN_MODE_P018_7_CANFD_1_TTCAN_RX_2        21U
#define PORT_PIN_MODE_P018_7_CPUSS_TRACE_DATA_3        27U
#define PORT_PIN_MODE_P018_7_GPIO        0U
#define PORT_PIN_MODE_P018_7_TCPWM_0_LINE_50        8U
#define PORT_PIN_MODE_P018_7_TCPWM_0_LINE_COMPL_51        9U
#define PORT_PIN_MODE_P018_7_TCPWM_0_LINE_COMPL_515        16U
#define PORT_PIN_MODE_P018_7_TCPWM_0_TR_ONE_CNT_IN_150        10U
#define PORT_PIN_MODE_P018_7_TCPWM_0_TR_ONE_CNT_IN_154        11U
/*------------------[Definition of Pins for Port 19]----------------*/
#define PORT_PIN_MODE_P019_0_AMUXA        4U
#define PORT_PIN_MODE_P019_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P019_0_AMUXB        5U
#define PORT_PIN_MODE_P019_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P019_0_CANFD_1_TTCAN_TX_3        21U
#define PORT_PIN_MODE_P019_0_CPUSS_FAULT_OUT_2        27U
#define PORT_PIN_MODE_P019_0_GPIO        0U
#define PORT_PIN_MODE_P019_0_SCB_2_SPI_MISO        19U
#define PORT_PIN_MODE_P019_0_SCB_2_UART_RX        17U
#define PORT_PIN_MODE_P019_0_TCPWM_0_LINE_259        8U
#define PORT_PIN_MODE_P019_0_TCPWM_0_LINE_COMPL_50        9U
#define PORT_PIN_MODE_P019_0_TCPWM_0_TR_ONE_CNT_IN_151        11U
#define PORT_PIN_MODE_P019_0_TCPWM_0_TR_ONE_CNT_IN_777        10U
#define PORT_PIN_MODE_P019_0_TCPWM_0_TR_ONE_CNT_IN_1536        16U
#define PORT_PIN_MODE_P019_1_AMUXA        4U
#define PORT_PIN_MODE_P019_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P019_1_AMUXB        5U
#define PORT_PIN_MODE_P019_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P019_1_CANFD_1_TTCAN_RX_3        21U
#define PORT_PIN_MODE_P019_1_CPUSS_FAULT_OUT_3        27U
#define PORT_PIN_MODE_P019_1_GPIO        0U
#define PORT_PIN_MODE_P019_1_SCB_2_I2C_SDA        18U
#define PORT_PIN_MODE_P019_1_SCB_2_SPI_MOSI        19U
#define PORT_PIN_MODE_P019_1_SCB_2_UART_TX        17U
#define PORT_PIN_MODE_P019_1_TCPWM_0_LINE_26        8U
#define PORT_PIN_MODE_P019_1_TCPWM_0_LINE_COMPL_259        9U
#define PORT_PIN_MODE_P019_1_TCPWM_0_TR_ONE_CNT_IN_78        10U
#define PORT_PIN_MODE_P019_1_TCPWM_0_TR_ONE_CNT_IN_778        11U
#define PORT_PIN_MODE_P019_1_TCPWM_0_TR_ONE_CNT_IN_1537        16U
/*------------------[Definition of Pins for Port 21]----------------*/
#define PORT_PIN_MODE_P021_0_AMUXA        4U
#define PORT_PIN_MODE_P021_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P021_0_AMUXB        5U
#define PORT_PIN_MODE_P021_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P021_0_GPIO        0U
#define PORT_PIN_MODE_P021_0_SCB_1_SPI_SELECT2        19U
#define PORT_PIN_MODE_P021_0_TCPWM_0_LINE_42        8U
#define PORT_PIN_MODE_P021_0_TCPWM_0_LINE_COMPL_43        9U
#define PORT_PIN_MODE_P021_0_TCPWM_0_TR_ONE_CNT_IN_126        10U
#define PORT_PIN_MODE_P021_0_TCPWM_0_TR_ONE_CNT_IN_130        11U
#define PORT_PIN_MODE_P021_1_AMUXA        4U
#define PORT_PIN_MODE_P021_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P021_1_AMUXB        5U
#define PORT_PIN_MODE_P021_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P021_1_GPIO        0U
#define PORT_PIN_MODE_P021_1_TCPWM_0_LINE_41        8U
#define PORT_PIN_MODE_P021_1_TCPWM_0_LINE_COMPL_42        9U
#define PORT_PIN_MODE_P021_1_TCPWM_0_TR_ONE_CNT_IN_123        10U
#define PORT_PIN_MODE_P021_1_TCPWM_0_TR_ONE_CNT_IN_127        11U
#define PORT_PIN_MODE_P021_2_AMUXA        4U
#define PORT_PIN_MODE_P021_2_AMUXA_DSI        6U
#define PORT_PIN_MODE_P021_2_AMUXB        5U
#define PORT_PIN_MODE_P021_2_AMUXB_DSI        7U
#define PORT_PIN_MODE_P021_2_GPIO        0U
#define PORT_PIN_MODE_P021_2_PERI_TR_IO_OUTPUT_1        27U
#define PORT_PIN_MODE_P021_2_SRSS_DDFT_PIN_IN_1        31U
#define PORT_PIN_MODE_P021_2_SRSS_EXT_CLK        26U
#define PORT_PIN_MODE_P021_2_TCPWM_0_LINE_40        8U
#define PORT_PIN_MODE_P021_2_TCPWM_0_LINE_COMPL_41        9U
#define PORT_PIN_MODE_P021_2_TCPWM_0_TR_ONE_CNT_IN_120        10U
#define PORT_PIN_MODE_P021_2_TCPWM_0_TR_ONE_CNT_IN_124        11U
#define PORT_PIN_MODE_P021_3_AMUXA        4U
#define PORT_PIN_MODE_P021_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P021_3_AMUXB        5U
#define PORT_PIN_MODE_P021_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P021_3_GPIO        0U
#define PORT_PIN_MODE_P021_3_TCPWM_0_LINE_39        8U
#define PORT_PIN_MODE_P021_3_TCPWM_0_LINE_COMPL_40        9U
#define PORT_PIN_MODE_P021_3_TCPWM_0_TR_ONE_CNT_IN_117        10U
#define PORT_PIN_MODE_P021_3_TCPWM_0_TR_ONE_CNT_IN_121        11U
/*------------------[Definition of Pins for Port 22]----------------*/
#define PORT_PIN_MODE_P022_0_AMUXA        4U
#define PORT_PIN_MODE_P022_0_AMUXA_DSI        6U
#define PORT_PIN_MODE_P022_0_AMUXB        5U
#define PORT_PIN_MODE_P022_0_AMUXB_DSI        7U
#define PORT_PIN_MODE_P022_0_CANFD_1_TTCAN_TX_1        21U
#define PORT_PIN_MODE_P022_0_CPUSS_TRACE_DATA_0        27U
#define PORT_PIN_MODE_P022_0_GPIO        0U
#define PORT_PIN_MODE_P022_0_SCB_6_SPI_MISO        19U
#define PORT_PIN_MODE_P022_0_SCB_6_UART_RX        17U
#define PORT_PIN_MODE_P022_0_TCPWM_0_LINE_34        8U
#define PORT_PIN_MODE_P022_0_TCPWM_0_LINE_COMPL_35        9U
#define PORT_PIN_MODE_P022_0_TCPWM_0_TR_ONE_CNT_IN_102        10U
#define PORT_PIN_MODE_P022_0_TCPWM_0_TR_ONE_CNT_IN_106        11U
#define PORT_PIN_MODE_P022_1_AMUXA        4U
#define PORT_PIN_MODE_P022_1_AMUXA_DSI        6U
#define PORT_PIN_MODE_P022_1_AMUXB        5U
#define PORT_PIN_MODE_P022_1_AMUXB_DSI        7U
#define PORT_PIN_MODE_P022_1_CANFD_1_TTCAN_RX_1        21U
#define PORT_PIN_MODE_P022_1_CPUSS_TRACE_DATA_1        27U
#define PORT_PIN_MODE_P022_1_GPIO        0U
#define PORT_PIN_MODE_P022_1_SCB_6_I2C_SDA        18U
#define PORT_PIN_MODE_P022_1_SCB_6_SPI_MOSI        19U
#define PORT_PIN_MODE_P022_1_SCB_6_UART_TX        17U
#define PORT_PIN_MODE_P022_1_TCPWM_0_LINE_33        8U
#define PORT_PIN_MODE_P022_1_TCPWM_0_LINE_COMPL_34        9U
#define PORT_PIN_MODE_P022_1_TCPWM_0_TR_ONE_CNT_IN_99        10U
#define PORT_PIN_MODE_P022_1_TCPWM_0_TR_ONE_CNT_IN_103        11U
/*------------------[Definition of Pins for Port 23]----------------*/
#define PORT_PIN_MODE_P023_3_AMUXA        4U
#define PORT_PIN_MODE_P023_3_AMUXA_DSI        6U
#define PORT_PIN_MODE_P023_3_AMUXB        5U
#define PORT_PIN_MODE_P023_3_AMUXB_DSI        7U
#define PORT_PIN_MODE_P023_3_CPUSS_FAULT_OUT_3        27U
#define PORT_PIN_MODE_P023_3_GPIO        0U
#define PORT_PIN_MODE_P023_3_PERI_TR_IO_INPUT_30        26U
#define PORT_PIN_MODE_P023_3_SCB_7_SPI_SELECT0        19U
#define PORT_PIN_MODE_P023_3_SCB_7_UART_CTS        17U
#define PORT_PIN_MODE_P023_3_SRSS_DDFT_PIN_IN_1        31U
#define PORT_PIN_MODE_P023_3_TCPWM_0_LINE_267        8U
#define PORT_PIN_MODE_P023_3_TCPWM_0_LINE_COMPL_266        9U
#define PORT_PIN_MODE_P023_3_TCPWM_0_TR_ONE_CNT_IN_799        11U
#define PORT_PIN_MODE_P023_3_TCPWM_0_TR_ONE_CNT_IN_801        10U
#define PORT_PIN_MODE_P023_4_AMUXA        4U
#define PORT_PIN_MODE_P023_4_AMUXA_DSI        6U
#define PORT_PIN_MODE_P023_4_AMUXB        5U
#define PORT_PIN_MODE_P023_4_AMUXB_DSI        7U
#define PORT_PIN_MODE_P023_4_CPUSS_SWJ_SWO_TDO        29U
#define PORT_PIN_MODE_P023_4_GPIO        0U
#define PORT_PIN_MODE_P023_4_PERI_TR_IO_INPUT_31        26U
#define PORT_PIN_MODE_P023_4_PERI_TR_IO_OUTPUT_0        27U
#define PORT_PIN_MODE_P023_4_SCB_7_SPI_SELECT1        19U
#define PORT_PIN_MODE_P023_4_SRSS_DDFT_PIN_IN_0        31U
#define PORT_PIN_MODE_P023_4_TCPWM_0_LINE_25        8U
#define PORT_PIN_MODE_P023_4_TCPWM_0_LINE_COMPL_267        9U
#define PORT_PIN_MODE_P023_4_TCPWM_0_TR_ONE_CNT_IN_75        10U
#define PORT_PIN_MODE_P023_4_TCPWM_0_TR_ONE_CNT_IN_802        11U
#define PORT_PIN_MODE_P023_5_AMUXA        4U
#define PORT_PIN_MODE_P023_5_AMUXA_DSI        6U
#define PORT_PIN_MODE_P023_5_AMUXB        5U
#define PORT_PIN_MODE_P023_5_AMUXB_DSI        7U
#define PORT_PIN_MODE_P023_5_CPUSS_SWJ_SWCLK_TCLK        29U
#define PORT_PIN_MODE_P023_5_GPIO        0U
#define PORT_PIN_MODE_P023_5_LIN_0_LIN_RX_9        20U
#define PORT_PIN_MODE_P023_5_SCB_7_SPI_SELECT2        19U
#define PORT_PIN_MODE_P023_5_TCPWM_0_LINE_24        8U
#define PORT_PIN_MODE_P023_5_TCPWM_0_LINE_COMPL_25        9U
#define PORT_PIN_MODE_P023_5_TCPWM_0_TR_ONE_CNT_IN_72        10U
#define PORT_PIN_MODE_P023_5_TCPWM_0_TR_ONE_CNT_IN_76        11U
#define PORT_PIN_MODE_P023_6_AMUXA        4U
#define PORT_PIN_MODE_P023_6_AMUXA_DSI        6U
#define PORT_PIN_MODE_P023_6_AMUXB        5U
#define PORT_PIN_MODE_P023_6_AMUXB_DSI        7U
#define PORT_PIN_MODE_P023_6_CPUSS_SWJ_SWDIO_TMS        29U
#define PORT_PIN_MODE_P023_6_GPIO        0U
#define PORT_PIN_MODE_P023_6_LIN_0_LIN_TX_9        20U
#define PORT_PIN_MODE_P023_6_TCPWM_0_LINE_23        8U
#define PORT_PIN_MODE_P023_6_TCPWM_0_LINE_COMPL_24        9U
#define PORT_PIN_MODE_P023_6_TCPWM_0_TR_ONE_CNT_IN_69        10U
#define PORT_PIN_MODE_P023_6_TCPWM_0_TR_ONE_CNT_IN_73        11U
#define PORT_PIN_MODE_P023_7_AMUXA        4U
#define PORT_PIN_MODE_P023_7_AMUXA_DSI        6U
#define PORT_PIN_MODE_P023_7_AMUXB        5U
#define PORT_PIN_MODE_P023_7_AMUXB_DSI        7U
#define PORT_PIN_MODE_P023_7_CPUSS_CAL_SUP_NZ        27U
#define PORT_PIN_MODE_P023_7_CPUSS_SWJ_SWDOE_TDI        29U
#define PORT_PIN_MODE_P023_7_GPIO        0U
#define PORT_PIN_MODE_P023_7_LIN_0_LIN_EN_9        20U
#define PORT_PIN_MODE_P023_7_SRSS_DDFT_PIN_IN_0        31U
#define PORT_PIN_MODE_P023_7_SRSS_EXT_CLK        26U
#define PORT_PIN_MODE_P023_7_TCPWM_0_LINE_22        8U
#define PORT_PIN_MODE_P023_7_TCPWM_0_LINE_COMPL_23        9U
#define PORT_PIN_MODE_P023_7_TCPWM_0_TR_ONE_CNT_IN_66        10U
#define PORT_PIN_MODE_P023_7_TCPWM_0_TR_ONE_CNT_IN_70        11U

/*--------------------- Definition for all Trigger groups -------------------*/
#define PORT_TR_GROUP_PDMA0_TR_0        ((Port_TriggerGroupIdType)0U)
#define PORT_TR_GROUP_PDMA1_TR        ((Port_TriggerGroupIdType)1U)
#define PORT_TR_GROUP_MDMA        ((Port_TriggerGroupIdType)2U)
#define PORT_TR_GROUP_PDMA0_TR_1        ((Port_TriggerGroupIdType)3U)
#define PORT_TR_GROUP_TCPWM_OUT        ((Port_TriggerGroupIdType)4U)
#define PORT_TR_GROUP_TCPWM_IN        ((Port_TriggerGroupIdType)5U)
#define PORT_TR_GROUP_PASS        ((Port_TriggerGroupIdType)6U)
#define PORT_TR_GROUP_CANTT        ((Port_TriggerGroupIdType)7U)
#define PORT_TR_GROUP_DEBUGMAIN        ((Port_TriggerGroupIdType)8U)
#define PORT_TR_GROUP_DEBUGREDUCTION1        ((Port_TriggerGroupIdType)9U)
#define PORT_TR_GROUP_DEBUGREDUCTION2        ((Port_TriggerGroupIdType)10U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN        ((Port_TriggerGroupIdType)16U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS        ((Port_TriggerGroupIdType)17U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0        ((Port_TriggerGroupIdType)18U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM        ((Port_TriggerGroupIdType)19U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR        ((Port_TriggerGroupIdType)20U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR        ((Port_TriggerGroupIdType)21U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_ACK        ((Port_TriggerGroupIdType)22U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_ACK        ((Port_TriggerGroupIdType)23U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR        ((Port_TriggerGroupIdType)24U)
#define PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR        ((Port_TriggerGroupIdType)25U)
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR        ((Port_TriggerGroupIdType)26U)
/*------------------ Definition of output triggers for PDMA0_TR_0 group ----------------*/
#define PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_0        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_1        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_2        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_3        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_4        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_5        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_6        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_PDMA0_TR_0_OUT_CPUSS_DW0_TR_IN_7        ((Port_TriggerIdType)7U)
/*------------------ Definition of output triggers for PDMA1_TR group ----------------*/
#define PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_0        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_1        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_2        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_3        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_4        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_5        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_6        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_PDMA1_TR_OUT_CPUSS_DW1_TR_IN_7        ((Port_TriggerIdType)7U)
/*------------------ Definition of output triggers for MDMA group ----------------*/
#define PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_0        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_1        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_2        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_MDMA_OUT_CPUSS_DMAC_TR_IN_3        ((Port_TriggerIdType)3U)
/*------------------ Definition of output triggers for PDMA0_TR_1 group ----------------*/
#define PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_8        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_9        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_10        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_11        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_12        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_13        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_14        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_PDMA0_TR_1_OUT_CPUSS_DW0_TR_IN_15        ((Port_TriggerIdType)7U)
/*------------------ Definition of output triggers for TCPWM_OUT group ----------------*/
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_0        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_1        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_2        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_3        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_4        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_5        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_6        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_7        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_8        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_9        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_10        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_11        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_12        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_13        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_14        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_TCPWM_OUT_OUT_TCPWM_0_TR_ALL_CNT_IN_15        ((Port_TriggerIdType)15U)
/*------------------ Definition of output triggers for TCPWM_IN group ----------------*/
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_16        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_17        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_18        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_19        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_20        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_21        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_22        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_23        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_24        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_25        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_TCPWM_IN_OUT_TCPWM_0_TR_ALL_CNT_IN_26        ((Port_TriggerIdType)10U)
/*------------------ Definition of output triggers for PASS group ----------------*/
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_0        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_1        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_2        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_3        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_4        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_5        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_6        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_7        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_8        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_9        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_10        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_PASS_OUT_PASS_0_TR_SAR_GEN_IN_11        ((Port_TriggerIdType)11U)
/*------------------ Definition of output triggers for CANTT group ----------------*/
#define PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_0        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_1        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_CANTT_OUT_CANFD_0_TR_EVT_SWT_IN_2        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_0        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_1        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_2        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_CANTT_OUT_CANFD_1_TR_EVT_SWT_IN_3        ((Port_TriggerIdType)7U)
/*------------------ Definition of output triggers for DEBUGMAIN group ----------------*/
#define PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_0        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_IO_OUTPUT_1        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_0        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_CPUSS_CTI_TR_IN_1        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_PERI_TR_DBG_FREEZE        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_PASS_0_TR_DEBUG_FREEZE        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_WDT        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_0        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_SRSS_TR_DEBUG_FREEZE_MCWDT_1        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_DEBUGMAIN_OUT_TCPWM_0_TR_DEBUG_FREEZE        ((Port_TriggerIdType)9U)
/*------------------ Definition of output triggers for DEBUGREDUCTION1 group ----------------*/
#define PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_1        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_2        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_3        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_4        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_OUT_TR_GROUP_8_INPUT_5        ((Port_TriggerIdType)4U)
/*------------------ Definition of output triggers for DEBUGREDUCTION2 group ----------------*/
#define PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_6        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_7        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_8        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_9        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_OUT_TR_GROUP_8_INPUT_10        ((Port_TriggerIdType)4U)
/*------------------ Definition of input triggers for PDMA0_TR_0 group ----------------*/
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_3        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_4        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_5        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_6        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_7        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_8        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_9        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_10        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_11        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_12        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_13        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_14        ((Port_TriggerIdType)15U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW0_TR_OUT_15        ((Port_TriggerIdType)16U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_0        ((Port_TriggerIdType)17U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_1        ((Port_TriggerIdType)18U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_2        ((Port_TriggerIdType)19U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_3        ((Port_TriggerIdType)20U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_4        ((Port_TriggerIdType)21U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_5        ((Port_TriggerIdType)22U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_6        ((Port_TriggerIdType)23U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DW1_TR_OUT_7        ((Port_TriggerIdType)24U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DMAC_TR_OUT_0        ((Port_TriggerIdType)25U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DMAC_TR_OUT_1        ((Port_TriggerIdType)26U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DMAC_TR_OUT_2        ((Port_TriggerIdType)27U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_DMAC_TR_OUT_3        ((Port_TriggerIdType)28U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_TR_FAULT_0        ((Port_TriggerIdType)29U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_TR_FAULT_1        ((Port_TriggerIdType)30U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_TR_FAULT_2        ((Port_TriggerIdType)31U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_TR_FAULT_3        ((Port_TriggerIdType)32U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_CTI_TR_OUT_0        ((Port_TriggerIdType)33U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_CPUSS_CTI_TR_OUT_1        ((Port_TriggerIdType)34U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_EVTGEN_0_TR_OUT_3        ((Port_TriggerIdType)35U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_EVTGEN_0_TR_OUT_4        ((Port_TriggerIdType)36U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_EVTGEN_0_TR_OUT_5        ((Port_TriggerIdType)37U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_EVTGEN_0_TR_OUT_6        ((Port_TriggerIdType)38U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_0        ((Port_TriggerIdType)39U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_1        ((Port_TriggerIdType)40U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_2        ((Port_TriggerIdType)41U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_3        ((Port_TriggerIdType)42U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_4        ((Port_TriggerIdType)43U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_5        ((Port_TriggerIdType)44U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_6        ((Port_TriggerIdType)45U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_7        ((Port_TriggerIdType)46U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_8        ((Port_TriggerIdType)47U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_9        ((Port_TriggerIdType)48U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_10        ((Port_TriggerIdType)49U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_11        ((Port_TriggerIdType)50U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_12        ((Port_TriggerIdType)51U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_13        ((Port_TriggerIdType)52U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_14        ((Port_TriggerIdType)53U)
#define PORT_TR_GROUP_PDMA0_TR_0_IN_PERI_TR_IO_INPUT_15        ((Port_TriggerIdType)54U)
/*------------------ Definition of input triggers for PDMA1_TR group ----------------*/
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_3        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_4        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_5        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_6        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_7        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_8        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_9        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_10        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_11        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_12        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_13        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_14        ((Port_TriggerIdType)15U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW0_TR_OUT_15        ((Port_TriggerIdType)16U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_0        ((Port_TriggerIdType)17U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_1        ((Port_TriggerIdType)18U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_2        ((Port_TriggerIdType)19U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_3        ((Port_TriggerIdType)20U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_4        ((Port_TriggerIdType)21U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_5        ((Port_TriggerIdType)22U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_6        ((Port_TriggerIdType)23U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DW1_TR_OUT_7        ((Port_TriggerIdType)24U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DMAC_TR_OUT_0        ((Port_TriggerIdType)25U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DMAC_TR_OUT_1        ((Port_TriggerIdType)26U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DMAC_TR_OUT_2        ((Port_TriggerIdType)27U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_DMAC_TR_OUT_3        ((Port_TriggerIdType)28U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_TR_FAULT_0        ((Port_TriggerIdType)29U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_TR_FAULT_1        ((Port_TriggerIdType)30U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_TR_FAULT_2        ((Port_TriggerIdType)31U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_TR_FAULT_3        ((Port_TriggerIdType)32U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_CTI_TR_OUT_0        ((Port_TriggerIdType)33U)
#define PORT_TR_GROUP_PDMA1_TR_IN_CPUSS_CTI_TR_OUT_1        ((Port_TriggerIdType)34U)
#define PORT_TR_GROUP_PDMA1_TR_IN_EVTGEN_0_TR_OUT_7        ((Port_TriggerIdType)35U)
#define PORT_TR_GROUP_PDMA1_TR_IN_EVTGEN_0_TR_OUT_8        ((Port_TriggerIdType)36U)
#define PORT_TR_GROUP_PDMA1_TR_IN_EVTGEN_0_TR_OUT_9        ((Port_TriggerIdType)37U)
#define PORT_TR_GROUP_PDMA1_TR_IN_EVTGEN_0_TR_OUT_10        ((Port_TriggerIdType)38U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_16        ((Port_TriggerIdType)39U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_17        ((Port_TriggerIdType)40U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_18        ((Port_TriggerIdType)41U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_19        ((Port_TriggerIdType)42U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_20        ((Port_TriggerIdType)43U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_21        ((Port_TriggerIdType)44U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_22        ((Port_TriggerIdType)45U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_23        ((Port_TriggerIdType)46U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_24        ((Port_TriggerIdType)47U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_25        ((Port_TriggerIdType)48U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_26        ((Port_TriggerIdType)49U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_27        ((Port_TriggerIdType)50U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_28        ((Port_TriggerIdType)51U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_29        ((Port_TriggerIdType)52U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_30        ((Port_TriggerIdType)53U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PERI_TR_IO_INPUT_31        ((Port_TriggerIdType)54U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_0        ((Port_TriggerIdType)55U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_1        ((Port_TriggerIdType)56U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_2        ((Port_TriggerIdType)57U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_3        ((Port_TriggerIdType)58U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_4        ((Port_TriggerIdType)59U)
#define PORT_TR_GROUP_PDMA1_TR_IN_PASS_0_TR_SAR_GEN_OUT_5        ((Port_TriggerIdType)60U)
/*------------------ Definition of input triggers for MDMA group ----------------*/
#define PORT_TR_GROUP_MDMA_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_MDMA_IN_CPUSS_DMAC_TR_OUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_MDMA_IN_CPUSS_DMAC_TR_OUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_MDMA_IN_CPUSS_DMAC_TR_OUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_MDMA_IN_CPUSS_DMAC_TR_OUT_3        ((Port_TriggerIdType)4U)
/*------------------ Definition of input triggers for PDMA0_TR_1 group ----------------*/
#define PORT_TR_GROUP_PDMA0_TR_1_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_512        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_513        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_514        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_515        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_516        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_517        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_518        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_519        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_256        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_257        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_258        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_259        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_260        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_261        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_262        ((Port_TriggerIdType)15U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_263        ((Port_TriggerIdType)16U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_264        ((Port_TriggerIdType)17U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_265        ((Port_TriggerIdType)18U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_266        ((Port_TriggerIdType)19U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_267        ((Port_TriggerIdType)20U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_0        ((Port_TriggerIdType)21U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_1        ((Port_TriggerIdType)22U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_2        ((Port_TriggerIdType)23U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_3        ((Port_TriggerIdType)24U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_4        ((Port_TriggerIdType)25U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_5        ((Port_TriggerIdType)26U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_6        ((Port_TriggerIdType)27U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_7        ((Port_TriggerIdType)28U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_8        ((Port_TriggerIdType)29U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_9        ((Port_TriggerIdType)30U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_10        ((Port_TriggerIdType)31U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_11        ((Port_TriggerIdType)32U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_12        ((Port_TriggerIdType)33U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_13        ((Port_TriggerIdType)34U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_14        ((Port_TriggerIdType)35U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_15        ((Port_TriggerIdType)36U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_16        ((Port_TriggerIdType)37U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_17        ((Port_TriggerIdType)38U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_18        ((Port_TriggerIdType)39U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_19        ((Port_TriggerIdType)40U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_20        ((Port_TriggerIdType)41U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_21        ((Port_TriggerIdType)42U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_22        ((Port_TriggerIdType)43U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_23        ((Port_TriggerIdType)44U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_24        ((Port_TriggerIdType)45U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_25        ((Port_TriggerIdType)46U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_26        ((Port_TriggerIdType)47U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_27        ((Port_TriggerIdType)48U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_28        ((Port_TriggerIdType)49U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_29        ((Port_TriggerIdType)50U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_30        ((Port_TriggerIdType)51U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_31        ((Port_TriggerIdType)52U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_32        ((Port_TriggerIdType)53U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_33        ((Port_TriggerIdType)54U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_34        ((Port_TriggerIdType)55U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_35        ((Port_TriggerIdType)56U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_36        ((Port_TriggerIdType)57U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_37        ((Port_TriggerIdType)58U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_38        ((Port_TriggerIdType)59U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_39        ((Port_TriggerIdType)60U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_40        ((Port_TriggerIdType)61U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_41        ((Port_TriggerIdType)62U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_42        ((Port_TriggerIdType)63U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_43        ((Port_TriggerIdType)64U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_44        ((Port_TriggerIdType)65U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_45        ((Port_TriggerIdType)66U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_46        ((Port_TriggerIdType)67U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_47        ((Port_TriggerIdType)68U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_48        ((Port_TriggerIdType)69U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_49        ((Port_TriggerIdType)70U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_50        ((Port_TriggerIdType)71U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_51        ((Port_TriggerIdType)72U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_52        ((Port_TriggerIdType)73U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_53        ((Port_TriggerIdType)74U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_54        ((Port_TriggerIdType)75U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_55        ((Port_TriggerIdType)76U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_56        ((Port_TriggerIdType)77U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_57        ((Port_TriggerIdType)78U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_58        ((Port_TriggerIdType)79U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_59        ((Port_TriggerIdType)80U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_60        ((Port_TriggerIdType)81U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_61        ((Port_TriggerIdType)82U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_TCPWM_0_TR_OUT0_62        ((Port_TriggerIdType)83U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_0_TR_TMP_RTP_OUT_0        ((Port_TriggerIdType)84U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_0_TR_TMP_RTP_OUT_1        ((Port_TriggerIdType)85U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_0_TR_TMP_RTP_OUT_2        ((Port_TriggerIdType)86U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_1_TR_TMP_RTP_OUT_0        ((Port_TriggerIdType)88U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_1_TR_TMP_RTP_OUT_1        ((Port_TriggerIdType)89U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_1_TR_TMP_RTP_OUT_2        ((Port_TriggerIdType)90U)
#define PORT_TR_GROUP_PDMA0_TR_1_IN_CANFD_1_TR_TMP_RTP_OUT_3        ((Port_TriggerIdType)91U)
/*------------------ Definition of input triggers for TCPWM_OUT group ----------------*/
#define PORT_TR_GROUP_TCPWM_OUT_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_512        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_513        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_514        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_515        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_516        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_517        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_518        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_519        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_256        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_257        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_258        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_259        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_260        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_261        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_262        ((Port_TriggerIdType)15U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_263        ((Port_TriggerIdType)16U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_264        ((Port_TriggerIdType)17U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_265        ((Port_TriggerIdType)18U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_266        ((Port_TriggerIdType)19U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_267        ((Port_TriggerIdType)20U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_0        ((Port_TriggerIdType)21U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_1        ((Port_TriggerIdType)22U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_2        ((Port_TriggerIdType)23U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_3        ((Port_TriggerIdType)24U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_4        ((Port_TriggerIdType)25U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_5        ((Port_TriggerIdType)26U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_6        ((Port_TriggerIdType)27U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_7        ((Port_TriggerIdType)28U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_8        ((Port_TriggerIdType)29U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_9        ((Port_TriggerIdType)30U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_10        ((Port_TriggerIdType)31U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_11        ((Port_TriggerIdType)32U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_12        ((Port_TriggerIdType)33U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_13        ((Port_TriggerIdType)34U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_14        ((Port_TriggerIdType)35U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_15        ((Port_TriggerIdType)36U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_16        ((Port_TriggerIdType)37U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_17        ((Port_TriggerIdType)38U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_18        ((Port_TriggerIdType)39U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_19        ((Port_TriggerIdType)40U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_20        ((Port_TriggerIdType)41U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_21        ((Port_TriggerIdType)42U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_22        ((Port_TriggerIdType)43U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_23        ((Port_TriggerIdType)44U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_24        ((Port_TriggerIdType)45U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_25        ((Port_TriggerIdType)46U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_26        ((Port_TriggerIdType)47U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_27        ((Port_TriggerIdType)48U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_28        ((Port_TriggerIdType)49U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_29        ((Port_TriggerIdType)50U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_30        ((Port_TriggerIdType)51U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_31        ((Port_TriggerIdType)52U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_32        ((Port_TriggerIdType)53U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_33        ((Port_TriggerIdType)54U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_34        ((Port_TriggerIdType)55U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_35        ((Port_TriggerIdType)56U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_36        ((Port_TriggerIdType)57U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_37        ((Port_TriggerIdType)58U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_38        ((Port_TriggerIdType)59U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_39        ((Port_TriggerIdType)60U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_40        ((Port_TriggerIdType)61U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_41        ((Port_TriggerIdType)62U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_42        ((Port_TriggerIdType)63U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_43        ((Port_TriggerIdType)64U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_44        ((Port_TriggerIdType)65U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_45        ((Port_TriggerIdType)66U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_46        ((Port_TriggerIdType)67U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_47        ((Port_TriggerIdType)68U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_48        ((Port_TriggerIdType)69U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_49        ((Port_TriggerIdType)70U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_50        ((Port_TriggerIdType)71U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_51        ((Port_TriggerIdType)72U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_52        ((Port_TriggerIdType)73U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_53        ((Port_TriggerIdType)74U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_54        ((Port_TriggerIdType)75U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_55        ((Port_TriggerIdType)76U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_56        ((Port_TriggerIdType)77U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_57        ((Port_TriggerIdType)78U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_58        ((Port_TriggerIdType)79U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_59        ((Port_TriggerIdType)80U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_60        ((Port_TriggerIdType)81U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_61        ((Port_TriggerIdType)82U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT0_62        ((Port_TriggerIdType)83U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_0        ((Port_TriggerIdType)84U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_1        ((Port_TriggerIdType)85U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_2        ((Port_TriggerIdType)86U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_3        ((Port_TriggerIdType)87U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_4        ((Port_TriggerIdType)88U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_5        ((Port_TriggerIdType)89U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_6        ((Port_TriggerIdType)90U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_TCPWM_0_TR_OUT1_7        ((Port_TriggerIdType)91U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_0_TR_TMP_RTP_OUT_0        ((Port_TriggerIdType)92U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_0_TR_TMP_RTP_OUT_1        ((Port_TriggerIdType)93U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_0_TR_TMP_RTP_OUT_2        ((Port_TriggerIdType)94U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_1_TR_TMP_RTP_OUT_0        ((Port_TriggerIdType)96U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_1_TR_TMP_RTP_OUT_1        ((Port_TriggerIdType)97U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_1_TR_TMP_RTP_OUT_2        ((Port_TriggerIdType)98U)
#define PORT_TR_GROUP_TCPWM_OUT_IN_CANFD_1_TR_TMP_RTP_OUT_3        ((Port_TriggerIdType)99U)
/*------------------ Definition of input triggers for TCPWM_IN group ----------------*/
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_3        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_4        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_5        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_6        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_7        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_8        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_9        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_10        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_11        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_12        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_13        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_14        ((Port_TriggerIdType)15U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW0_TR_OUT_15        ((Port_TriggerIdType)16U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_0        ((Port_TriggerIdType)17U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_1        ((Port_TriggerIdType)18U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_2        ((Port_TriggerIdType)19U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_3        ((Port_TriggerIdType)20U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_4        ((Port_TriggerIdType)21U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_5        ((Port_TriggerIdType)22U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_6        ((Port_TriggerIdType)23U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DW1_TR_OUT_7        ((Port_TriggerIdType)24U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DMAC_TR_OUT_0        ((Port_TriggerIdType)25U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DMAC_TR_OUT_1        ((Port_TriggerIdType)26U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DMAC_TR_OUT_2        ((Port_TriggerIdType)27U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_DMAC_TR_OUT_3        ((Port_TriggerIdType)28U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_CTI_TR_OUT_0        ((Port_TriggerIdType)29U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_CTI_TR_OUT_1        ((Port_TriggerIdType)30U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_TR_FAULT_0        ((Port_TriggerIdType)31U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_TR_FAULT_1        ((Port_TriggerIdType)32U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_TR_FAULT_2        ((Port_TriggerIdType)33U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CPUSS_TR_FAULT_3        ((Port_TriggerIdType)34U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_0        ((Port_TriggerIdType)35U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_1        ((Port_TriggerIdType)36U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_2        ((Port_TriggerIdType)37U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_3        ((Port_TriggerIdType)38U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_4        ((Port_TriggerIdType)39U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PASS_0_TR_SAR_GEN_OUT_5        ((Port_TriggerIdType)40U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_0        ((Port_TriggerIdType)41U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_1        ((Port_TriggerIdType)42U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_2        ((Port_TriggerIdType)43U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_3        ((Port_TriggerIdType)44U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_4        ((Port_TriggerIdType)45U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_5        ((Port_TriggerIdType)46U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_6        ((Port_TriggerIdType)47U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_7        ((Port_TriggerIdType)48U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_8        ((Port_TriggerIdType)49U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_9        ((Port_TriggerIdType)50U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_10        ((Port_TriggerIdType)51U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_11        ((Port_TriggerIdType)52U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_12        ((Port_TriggerIdType)53U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_13        ((Port_TriggerIdType)54U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_14        ((Port_TriggerIdType)55U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_15        ((Port_TriggerIdType)56U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_16        ((Port_TriggerIdType)57U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_17        ((Port_TriggerIdType)58U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_18        ((Port_TriggerIdType)59U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_19        ((Port_TriggerIdType)60U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_20        ((Port_TriggerIdType)61U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_21        ((Port_TriggerIdType)62U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_22        ((Port_TriggerIdType)63U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_23        ((Port_TriggerIdType)64U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_24        ((Port_TriggerIdType)65U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_25        ((Port_TriggerIdType)66U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_26        ((Port_TriggerIdType)67U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_27        ((Port_TriggerIdType)68U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_28        ((Port_TriggerIdType)69U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_29        ((Port_TriggerIdType)70U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_30        ((Port_TriggerIdType)71U)
#define PORT_TR_GROUP_TCPWM_IN_IN_PERI_TR_IO_INPUT_31        ((Port_TriggerIdType)72U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_0_TR_TX_REQ        ((Port_TriggerIdType)73U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_0_TR_RX_REQ        ((Port_TriggerIdType)74U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_0_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)75U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_1_TR_TX_REQ        ((Port_TriggerIdType)76U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_1_TR_RX_REQ        ((Port_TriggerIdType)77U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_1_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)78U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_2_TR_TX_REQ        ((Port_TriggerIdType)79U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_2_TR_RX_REQ        ((Port_TriggerIdType)80U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_2_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)81U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_3_TR_TX_REQ        ((Port_TriggerIdType)82U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_3_TR_RX_REQ        ((Port_TriggerIdType)83U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_3_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)84U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_4_TR_TX_REQ        ((Port_TriggerIdType)85U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_4_TR_RX_REQ        ((Port_TriggerIdType)86U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_4_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)87U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_5_TR_TX_REQ        ((Port_TriggerIdType)88U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_5_TR_RX_REQ        ((Port_TriggerIdType)89U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_5_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)90U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_6_TR_TX_REQ        ((Port_TriggerIdType)91U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_6_TR_RX_REQ        ((Port_TriggerIdType)92U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_6_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)93U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_7_TR_TX_REQ        ((Port_TriggerIdType)94U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_7_TR_RX_REQ        ((Port_TriggerIdType)95U)
#define PORT_TR_GROUP_TCPWM_IN_IN_SCB_7_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)96U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_DBG_DMA_REQ_0        ((Port_TriggerIdType)97U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_DBG_DMA_REQ_1        ((Port_TriggerIdType)98U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_DBG_DMA_REQ_2        ((Port_TriggerIdType)99U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO0_0        ((Port_TriggerIdType)101U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO0_1        ((Port_TriggerIdType)102U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO0_2        ((Port_TriggerIdType)103U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO1_0        ((Port_TriggerIdType)105U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO1_1        ((Port_TriggerIdType)106U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_0_TR_FIFO1_2        ((Port_TriggerIdType)107U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_DBG_DMA_REQ_0        ((Port_TriggerIdType)109U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_DBG_DMA_REQ_1        ((Port_TriggerIdType)110U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_DBG_DMA_REQ_2        ((Port_TriggerIdType)111U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_DBG_DMA_REQ_3        ((Port_TriggerIdType)112U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO0_0        ((Port_TriggerIdType)113U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO0_1        ((Port_TriggerIdType)114U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO0_2        ((Port_TriggerIdType)115U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO0_3        ((Port_TriggerIdType)116U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO1_0        ((Port_TriggerIdType)117U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO1_1        ((Port_TriggerIdType)118U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO1_2        ((Port_TriggerIdType)119U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CANFD_1_TR_FIFO1_3        ((Port_TriggerIdType)120U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_TX_REQ_0        ((Port_TriggerIdType)121U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_TX_REQ_1        ((Port_TriggerIdType)122U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_TX_REQ_2        ((Port_TriggerIdType)123U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_RX_REQ_0        ((Port_TriggerIdType)125U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_RX_REQ_1        ((Port_TriggerIdType)126U)
#define PORT_TR_GROUP_TCPWM_IN_IN_CXPI_0_TR_RX_REQ_2        ((Port_TriggerIdType)127U)
#define PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_3        ((Port_TriggerIdType)129U)
#define PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_4        ((Port_TriggerIdType)130U)
#define PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_5        ((Port_TriggerIdType)131U)
#define PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_6        ((Port_TriggerIdType)132U)
#define PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_7        ((Port_TriggerIdType)133U)
#define PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_8        ((Port_TriggerIdType)134U)
#define PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_9        ((Port_TriggerIdType)135U)
#define PORT_TR_GROUP_TCPWM_IN_IN_EVTGEN_0_TR_OUT_10        ((Port_TriggerIdType)136U)
/*------------------ Definition of input triggers for PASS group ----------------*/
#define PORT_TR_GROUP_PASS_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_3        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_4        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_5        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_6        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_7        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_8        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_9        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_10        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_11        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_12        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_13        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_14        ((Port_TriggerIdType)15U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_DW0_TR_OUT_15        ((Port_TriggerIdType)16U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_CTI_TR_OUT_0        ((Port_TriggerIdType)17U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_CTI_TR_OUT_1        ((Port_TriggerIdType)18U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_TR_FAULT_0        ((Port_TriggerIdType)19U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_TR_FAULT_1        ((Port_TriggerIdType)20U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_TR_FAULT_2        ((Port_TriggerIdType)21U)
#define PORT_TR_GROUP_PASS_IN_CPUSS_TR_FAULT_3        ((Port_TriggerIdType)22U)
#define PORT_TR_GROUP_PASS_IN_EVTGEN_0_TR_OUT_0        ((Port_TriggerIdType)23U)
#define PORT_TR_GROUP_PASS_IN_EVTGEN_0_TR_OUT_1        ((Port_TriggerIdType)24U)
#define PORT_TR_GROUP_PASS_IN_EVTGEN_0_TR_OUT_2        ((Port_TriggerIdType)25U)
#define PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_0        ((Port_TriggerIdType)26U)
#define PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_1        ((Port_TriggerIdType)27U)
#define PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_2        ((Port_TriggerIdType)28U)
#define PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_3        ((Port_TriggerIdType)29U)
#define PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_4        ((Port_TriggerIdType)30U)
#define PORT_TR_GROUP_PASS_IN_PASS_0_TR_SAR_GEN_OUT_5        ((Port_TriggerIdType)31U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_0        ((Port_TriggerIdType)32U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_1        ((Port_TriggerIdType)33U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_2        ((Port_TriggerIdType)34U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_3        ((Port_TriggerIdType)35U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_4        ((Port_TriggerIdType)36U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_5        ((Port_TriggerIdType)37U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_6        ((Port_TriggerIdType)38U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_7        ((Port_TriggerIdType)39U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_8        ((Port_TriggerIdType)40U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_9        ((Port_TriggerIdType)41U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_10        ((Port_TriggerIdType)42U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_11        ((Port_TriggerIdType)43U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_12        ((Port_TriggerIdType)44U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_13        ((Port_TriggerIdType)45U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_14        ((Port_TriggerIdType)46U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_15        ((Port_TriggerIdType)47U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_16        ((Port_TriggerIdType)48U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_17        ((Port_TriggerIdType)49U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_18        ((Port_TriggerIdType)50U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_19        ((Port_TriggerIdType)51U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_20        ((Port_TriggerIdType)52U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_21        ((Port_TriggerIdType)53U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_22        ((Port_TriggerIdType)54U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_23        ((Port_TriggerIdType)55U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_24        ((Port_TriggerIdType)56U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_25        ((Port_TriggerIdType)57U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_26        ((Port_TriggerIdType)58U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_27        ((Port_TriggerIdType)59U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_28        ((Port_TriggerIdType)60U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_29        ((Port_TriggerIdType)61U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_30        ((Port_TriggerIdType)62U)
#define PORT_TR_GROUP_PASS_IN_PERI_TR_IO_INPUT_31        ((Port_TriggerIdType)63U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_512        ((Port_TriggerIdType)64U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_513        ((Port_TriggerIdType)65U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_514        ((Port_TriggerIdType)66U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_515        ((Port_TriggerIdType)67U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_516        ((Port_TriggerIdType)68U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_517        ((Port_TriggerIdType)69U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_518        ((Port_TriggerIdType)70U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_519        ((Port_TriggerIdType)71U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_256        ((Port_TriggerIdType)72U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_257        ((Port_TriggerIdType)73U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_258        ((Port_TriggerIdType)74U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_259        ((Port_TriggerIdType)75U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_260        ((Port_TriggerIdType)76U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_261        ((Port_TriggerIdType)77U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_262        ((Port_TriggerIdType)78U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_263        ((Port_TriggerIdType)79U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_264        ((Port_TriggerIdType)80U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_265        ((Port_TriggerIdType)81U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_266        ((Port_TriggerIdType)82U)
#define PORT_TR_GROUP_PASS_IN_TCPWM_0_TR_OUT1_267        ((Port_TriggerIdType)83U)
/*------------------ Definition of input triggers for CANTT group ----------------*/
#define PORT_TR_GROUP_CANTT_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_CANTT_IN_CANFD_0_TR_TMP_RTP_OUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_CANTT_IN_CANFD_0_TR_TMP_RTP_OUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_CANTT_IN_CANFD_0_TR_TMP_RTP_OUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_CANTT_IN_CANFD_1_TR_TMP_RTP_OUT_0        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_CANTT_IN_CANFD_1_TR_TMP_RTP_OUT_1        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_CANTT_IN_CANFD_1_TR_TMP_RTP_OUT_2        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_CANTT_IN_CANFD_1_TR_TMP_RTP_OUT_3        ((Port_TriggerIdType)8U)
/*------------------ Definition of input triggers for DEBUGMAIN group ----------------*/
#define PORT_TR_GROUP_DEBUGMAIN_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_3        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_9_OUTPUT_4        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_0        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_1        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_2        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_3        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_DEBUGMAIN_IN_TR_GROUP_10_OUTPUT_4        ((Port_TriggerIdType)10U)
/*------------------ Definition of input triggers for DEBUGREDUCTION1 group ----------------*/
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_3        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_4        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_5        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_6        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_7        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_8        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_9        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_10        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_11        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_12        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_13        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_14        ((Port_TriggerIdType)15U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_15        ((Port_TriggerIdType)16U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_16        ((Port_TriggerIdType)17U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_17        ((Port_TriggerIdType)18U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_18        ((Port_TriggerIdType)19U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_19        ((Port_TriggerIdType)20U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_20        ((Port_TriggerIdType)21U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_21        ((Port_TriggerIdType)22U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_22        ((Port_TriggerIdType)23U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_23        ((Port_TriggerIdType)24U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_24        ((Port_TriggerIdType)25U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_25        ((Port_TriggerIdType)26U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_26        ((Port_TriggerIdType)27U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_27        ((Port_TriggerIdType)28U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_28        ((Port_TriggerIdType)29U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_29        ((Port_TriggerIdType)30U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_30        ((Port_TriggerIdType)31U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_31        ((Port_TriggerIdType)32U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_32        ((Port_TriggerIdType)33U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_33        ((Port_TriggerIdType)34U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_34        ((Port_TriggerIdType)35U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_35        ((Port_TriggerIdType)36U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_36        ((Port_TriggerIdType)37U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_37        ((Port_TriggerIdType)38U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_38        ((Port_TriggerIdType)39U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_39        ((Port_TriggerIdType)40U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_40        ((Port_TriggerIdType)41U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_41        ((Port_TriggerIdType)42U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_42        ((Port_TriggerIdType)43U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_43        ((Port_TriggerIdType)44U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_44        ((Port_TriggerIdType)45U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_45        ((Port_TriggerIdType)46U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_46        ((Port_TriggerIdType)47U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_47        ((Port_TriggerIdType)48U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_48        ((Port_TriggerIdType)49U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_49        ((Port_TriggerIdType)50U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_50        ((Port_TriggerIdType)51U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_51        ((Port_TriggerIdType)52U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_52        ((Port_TriggerIdType)53U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_53        ((Port_TriggerIdType)54U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_54        ((Port_TriggerIdType)55U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_55        ((Port_TriggerIdType)56U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_56        ((Port_TriggerIdType)57U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_57        ((Port_TriggerIdType)58U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_58        ((Port_TriggerIdType)59U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_59        ((Port_TriggerIdType)60U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_60        ((Port_TriggerIdType)61U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_61        ((Port_TriggerIdType)62U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_62        ((Port_TriggerIdType)63U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_63        ((Port_TriggerIdType)64U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_64        ((Port_TriggerIdType)65U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_65        ((Port_TriggerIdType)66U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_66        ((Port_TriggerIdType)67U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_67        ((Port_TriggerIdType)68U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_68        ((Port_TriggerIdType)69U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_69        ((Port_TriggerIdType)70U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_70        ((Port_TriggerIdType)71U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_71        ((Port_TriggerIdType)72U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_72        ((Port_TriggerIdType)73U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_73        ((Port_TriggerIdType)74U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_74        ((Port_TriggerIdType)75U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_75        ((Port_TriggerIdType)76U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_76        ((Port_TriggerIdType)77U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_77        ((Port_TriggerIdType)78U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_78        ((Port_TriggerIdType)79U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_79        ((Port_TriggerIdType)80U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_80        ((Port_TriggerIdType)81U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_81        ((Port_TriggerIdType)82U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_82        ((Port_TriggerIdType)83U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_83        ((Port_TriggerIdType)84U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_84        ((Port_TriggerIdType)85U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_85        ((Port_TriggerIdType)86U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_86        ((Port_TriggerIdType)87U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_87        ((Port_TriggerIdType)88U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_88        ((Port_TriggerIdType)89U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_89        ((Port_TriggerIdType)90U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_90        ((Port_TriggerIdType)91U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_DW0_TR_OUT_91        ((Port_TriggerIdType)92U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_0_TR_TX_REQ        ((Port_TriggerIdType)93U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_1_TR_TX_REQ        ((Port_TriggerIdType)94U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_2_TR_TX_REQ        ((Port_TriggerIdType)95U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_3_TR_TX_REQ        ((Port_TriggerIdType)96U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_4_TR_TX_REQ        ((Port_TriggerIdType)97U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_5_TR_TX_REQ        ((Port_TriggerIdType)98U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_6_TR_TX_REQ        ((Port_TriggerIdType)99U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_7_TR_TX_REQ        ((Port_TriggerIdType)100U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_0_TR_RX_REQ        ((Port_TriggerIdType)101U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_1_TR_RX_REQ        ((Port_TriggerIdType)102U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_2_TR_RX_REQ        ((Port_TriggerIdType)103U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_3_TR_RX_REQ        ((Port_TriggerIdType)104U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_4_TR_RX_REQ        ((Port_TriggerIdType)105U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_5_TR_RX_REQ        ((Port_TriggerIdType)106U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_6_TR_RX_REQ        ((Port_TriggerIdType)107U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_7_TR_RX_REQ        ((Port_TriggerIdType)108U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_0_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)109U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_1_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)110U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_2_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)111U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_3_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)112U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_4_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)113U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_5_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)114U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_6_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)115U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_SCB_7_TR_I2C_SCL_FILTERED        ((Port_TriggerIdType)116U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_DBG_DMA_REQ_0        ((Port_TriggerIdType)117U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_DBG_DMA_REQ_1        ((Port_TriggerIdType)118U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_DBG_DMA_REQ_2        ((Port_TriggerIdType)119U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO0_0        ((Port_TriggerIdType)121U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO0_1        ((Port_TriggerIdType)122U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO0_2        ((Port_TriggerIdType)123U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO1_0        ((Port_TriggerIdType)125U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO1_1        ((Port_TriggerIdType)126U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_FIFO1_2        ((Port_TriggerIdType)127U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_TMP_RTP_OUT_0        ((Port_TriggerIdType)129U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_TMP_RTP_OUT_1        ((Port_TriggerIdType)130U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_0_TR_TMP_RTP_OUT_2        ((Port_TriggerIdType)131U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_DBG_DMA_REQ_0        ((Port_TriggerIdType)133U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_DBG_DMA_REQ_1        ((Port_TriggerIdType)134U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_DBG_DMA_REQ_2        ((Port_TriggerIdType)135U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_DBG_DMA_REQ_3        ((Port_TriggerIdType)136U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO0_0        ((Port_TriggerIdType)137U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO0_1        ((Port_TriggerIdType)138U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO0_2        ((Port_TriggerIdType)139U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO0_3        ((Port_TriggerIdType)140U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO1_0        ((Port_TriggerIdType)141U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO1_1        ((Port_TriggerIdType)142U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO1_2        ((Port_TriggerIdType)143U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_FIFO1_3        ((Port_TriggerIdType)144U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_TMP_RTP_OUT_0        ((Port_TriggerIdType)145U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_TMP_RTP_OUT_1        ((Port_TriggerIdType)146U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_TMP_RTP_OUT_2        ((Port_TriggerIdType)147U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CANFD_1_TR_TMP_RTP_OUT_3        ((Port_TriggerIdType)148U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_CTI_TR_OUT_0        ((Port_TriggerIdType)149U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_CTI_TR_OUT_1        ((Port_TriggerIdType)150U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_TR_FAULT_0        ((Port_TriggerIdType)151U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_TR_FAULT_1        ((Port_TriggerIdType)152U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_TR_FAULT_2        ((Port_TriggerIdType)153U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_CPUSS_TR_FAULT_3        ((Port_TriggerIdType)154U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_512        ((Port_TriggerIdType)155U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_513        ((Port_TriggerIdType)156U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_514        ((Port_TriggerIdType)157U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_515        ((Port_TriggerIdType)158U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_516        ((Port_TriggerIdType)159U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_517        ((Port_TriggerIdType)160U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_518        ((Port_TriggerIdType)161U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_519        ((Port_TriggerIdType)162U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_256        ((Port_TriggerIdType)163U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_257        ((Port_TriggerIdType)164U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_258        ((Port_TriggerIdType)165U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_259        ((Port_TriggerIdType)166U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_260        ((Port_TriggerIdType)167U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_261        ((Port_TriggerIdType)168U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_262        ((Port_TriggerIdType)169U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_263        ((Port_TriggerIdType)170U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_264        ((Port_TriggerIdType)171U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_265        ((Port_TriggerIdType)172U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_266        ((Port_TriggerIdType)173U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_267        ((Port_TriggerIdType)174U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_0        ((Port_TriggerIdType)175U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_1        ((Port_TriggerIdType)176U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_2        ((Port_TriggerIdType)177U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_3        ((Port_TriggerIdType)178U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_4        ((Port_TriggerIdType)179U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_5        ((Port_TriggerIdType)180U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_6        ((Port_TriggerIdType)181U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_7        ((Port_TriggerIdType)182U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_8        ((Port_TriggerIdType)183U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_9        ((Port_TriggerIdType)184U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_10        ((Port_TriggerIdType)185U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_11        ((Port_TriggerIdType)186U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_12        ((Port_TriggerIdType)187U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_13        ((Port_TriggerIdType)188U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_14        ((Port_TriggerIdType)189U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_15        ((Port_TriggerIdType)190U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_16        ((Port_TriggerIdType)191U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_17        ((Port_TriggerIdType)192U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_18        ((Port_TriggerIdType)193U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_19        ((Port_TriggerIdType)194U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_20        ((Port_TriggerIdType)195U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_21        ((Port_TriggerIdType)196U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_22        ((Port_TriggerIdType)197U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_23        ((Port_TriggerIdType)198U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_24        ((Port_TriggerIdType)199U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_25        ((Port_TriggerIdType)200U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_26        ((Port_TriggerIdType)201U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_27        ((Port_TriggerIdType)202U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_28        ((Port_TriggerIdType)203U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_29        ((Port_TriggerIdType)204U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_30        ((Port_TriggerIdType)205U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_31        ((Port_TriggerIdType)206U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_32        ((Port_TriggerIdType)207U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_33        ((Port_TriggerIdType)208U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_34        ((Port_TriggerIdType)209U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_35        ((Port_TriggerIdType)210U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_36        ((Port_TriggerIdType)211U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_37        ((Port_TriggerIdType)212U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_38        ((Port_TriggerIdType)213U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_39        ((Port_TriggerIdType)214U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_40        ((Port_TriggerIdType)215U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_41        ((Port_TriggerIdType)216U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_42        ((Port_TriggerIdType)217U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_43        ((Port_TriggerIdType)218U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_44        ((Port_TriggerIdType)219U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_45        ((Port_TriggerIdType)220U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_46        ((Port_TriggerIdType)221U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_47        ((Port_TriggerIdType)222U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_48        ((Port_TriggerIdType)223U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_49        ((Port_TriggerIdType)224U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_50        ((Port_TriggerIdType)225U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_51        ((Port_TriggerIdType)226U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_52        ((Port_TriggerIdType)227U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_53        ((Port_TriggerIdType)228U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_54        ((Port_TriggerIdType)229U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_55        ((Port_TriggerIdType)230U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_56        ((Port_TriggerIdType)231U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_57        ((Port_TriggerIdType)232U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_58        ((Port_TriggerIdType)233U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_59        ((Port_TriggerIdType)234U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_60        ((Port_TriggerIdType)235U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_61        ((Port_TriggerIdType)236U)
#define PORT_TR_GROUP_DEBUGREDUCTION1_IN_TCPWM_0_TR_OUT0_62        ((Port_TriggerIdType)237U)
/*------------------ Definition of input triggers for DEBUGREDUCTION2 group ----------------*/
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_ZERO        ((Port_TriggerIdType)0U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_0        ((Port_TriggerIdType)1U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_1        ((Port_TriggerIdType)2U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_2        ((Port_TriggerIdType)3U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_3        ((Port_TriggerIdType)4U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_4        ((Port_TriggerIdType)5U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_5        ((Port_TriggerIdType)6U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_6        ((Port_TriggerIdType)7U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_7        ((Port_TriggerIdType)8U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_8        ((Port_TriggerIdType)9U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_9        ((Port_TriggerIdType)10U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_10        ((Port_TriggerIdType)11U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_11        ((Port_TriggerIdType)12U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_12        ((Port_TriggerIdType)13U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_13        ((Port_TriggerIdType)14U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_14        ((Port_TriggerIdType)15U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_15        ((Port_TriggerIdType)16U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_16        ((Port_TriggerIdType)17U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_17        ((Port_TriggerIdType)18U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_18        ((Port_TriggerIdType)19U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_19        ((Port_TriggerIdType)20U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_20        ((Port_TriggerIdType)21U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_21        ((Port_TriggerIdType)22U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_22        ((Port_TriggerIdType)23U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_23        ((Port_TriggerIdType)24U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_24        ((Port_TriggerIdType)25U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_25        ((Port_TriggerIdType)26U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_26        ((Port_TriggerIdType)27U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_27        ((Port_TriggerIdType)28U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_28        ((Port_TriggerIdType)29U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_29        ((Port_TriggerIdType)30U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_30        ((Port_TriggerIdType)31U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_31        ((Port_TriggerIdType)32U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_32        ((Port_TriggerIdType)33U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_33        ((Port_TriggerIdType)34U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_34        ((Port_TriggerIdType)35U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_35        ((Port_TriggerIdType)36U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_36        ((Port_TriggerIdType)37U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_37        ((Port_TriggerIdType)38U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_38        ((Port_TriggerIdType)39U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_39        ((Port_TriggerIdType)40U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_40        ((Port_TriggerIdType)41U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_41        ((Port_TriggerIdType)42U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_42        ((Port_TriggerIdType)43U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DW1_TR_OUT_43        ((Port_TriggerIdType)44U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DMAC_TR_OUT_0        ((Port_TriggerIdType)45U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DMAC_TR_OUT_1        ((Port_TriggerIdType)46U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DMAC_TR_OUT_2        ((Port_TriggerIdType)47U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CPUSS_DMAC_TR_OUT_3        ((Port_TriggerIdType)48U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_512        ((Port_TriggerIdType)49U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_513        ((Port_TriggerIdType)50U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_514        ((Port_TriggerIdType)51U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_515        ((Port_TriggerIdType)52U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_516        ((Port_TriggerIdType)53U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_517        ((Port_TriggerIdType)54U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_518        ((Port_TriggerIdType)55U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_519        ((Port_TriggerIdType)56U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_256        ((Port_TriggerIdType)57U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_257        ((Port_TriggerIdType)58U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_258        ((Port_TriggerIdType)59U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_259        ((Port_TriggerIdType)60U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_260        ((Port_TriggerIdType)61U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_261        ((Port_TriggerIdType)62U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_262        ((Port_TriggerIdType)63U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_263        ((Port_TriggerIdType)64U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_264        ((Port_TriggerIdType)65U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_265        ((Port_TriggerIdType)66U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_266        ((Port_TriggerIdType)67U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_267        ((Port_TriggerIdType)68U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_0        ((Port_TriggerIdType)69U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_1        ((Port_TriggerIdType)70U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_2        ((Port_TriggerIdType)71U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_3        ((Port_TriggerIdType)72U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_4        ((Port_TriggerIdType)73U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_5        ((Port_TriggerIdType)74U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_6        ((Port_TriggerIdType)75U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_7        ((Port_TriggerIdType)76U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_8        ((Port_TriggerIdType)77U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_9        ((Port_TriggerIdType)78U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_10        ((Port_TriggerIdType)79U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_11        ((Port_TriggerIdType)80U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_12        ((Port_TriggerIdType)81U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_13        ((Port_TriggerIdType)82U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_14        ((Port_TriggerIdType)83U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_15        ((Port_TriggerIdType)84U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_16        ((Port_TriggerIdType)85U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_17        ((Port_TriggerIdType)86U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_18        ((Port_TriggerIdType)87U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_19        ((Port_TriggerIdType)88U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_20        ((Port_TriggerIdType)89U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_21        ((Port_TriggerIdType)90U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_22        ((Port_TriggerIdType)91U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_23        ((Port_TriggerIdType)92U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_24        ((Port_TriggerIdType)93U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_25        ((Port_TriggerIdType)94U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_26        ((Port_TriggerIdType)95U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_27        ((Port_TriggerIdType)96U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_28        ((Port_TriggerIdType)97U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_29        ((Port_TriggerIdType)98U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_30        ((Port_TriggerIdType)99U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_31        ((Port_TriggerIdType)100U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_32        ((Port_TriggerIdType)101U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_33        ((Port_TriggerIdType)102U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_34        ((Port_TriggerIdType)103U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_35        ((Port_TriggerIdType)104U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_36        ((Port_TriggerIdType)105U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_37        ((Port_TriggerIdType)106U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_38        ((Port_TriggerIdType)107U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_39        ((Port_TriggerIdType)108U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_40        ((Port_TriggerIdType)109U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_41        ((Port_TriggerIdType)110U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_42        ((Port_TriggerIdType)111U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_43        ((Port_TriggerIdType)112U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_44        ((Port_TriggerIdType)113U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_45        ((Port_TriggerIdType)114U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_46        ((Port_TriggerIdType)115U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_47        ((Port_TriggerIdType)116U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_48        ((Port_TriggerIdType)117U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_49        ((Port_TriggerIdType)118U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_50        ((Port_TriggerIdType)119U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_51        ((Port_TriggerIdType)120U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_52        ((Port_TriggerIdType)121U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_53        ((Port_TriggerIdType)122U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_54        ((Port_TriggerIdType)123U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_55        ((Port_TriggerIdType)124U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_56        ((Port_TriggerIdType)125U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_57        ((Port_TriggerIdType)126U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_58        ((Port_TriggerIdType)127U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_59        ((Port_TriggerIdType)128U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_60        ((Port_TriggerIdType)129U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_61        ((Port_TriggerIdType)130U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_TCPWM_0_TR_OUT1_62        ((Port_TriggerIdType)131U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_0        ((Port_TriggerIdType)132U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_1        ((Port_TriggerIdType)133U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_2        ((Port_TriggerIdType)134U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_3        ((Port_TriggerIdType)135U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_4        ((Port_TriggerIdType)136U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PASS_0_TR_SAR_GEN_OUT_5        ((Port_TriggerIdType)137U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_0        ((Port_TriggerIdType)138U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_1        ((Port_TriggerIdType)139U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_2        ((Port_TriggerIdType)140U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_3        ((Port_TriggerIdType)141U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_4        ((Port_TriggerIdType)142U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_5        ((Port_TriggerIdType)143U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_6        ((Port_TriggerIdType)144U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_7        ((Port_TriggerIdType)145U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_8        ((Port_TriggerIdType)146U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_9        ((Port_TriggerIdType)147U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_EVTGEN_0_TR_OUT_10        ((Port_TriggerIdType)148U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_TX_REQ_0        ((Port_TriggerIdType)149U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_TX_REQ_1        ((Port_TriggerIdType)150U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_TX_REQ_2        ((Port_TriggerIdType)151U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_RX_REQ_0        ((Port_TriggerIdType)153U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_RX_REQ_1        ((Port_TriggerIdType)154U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_CXPI_0_TR_RX_REQ_2        ((Port_TriggerIdType)155U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_0        ((Port_TriggerIdType)157U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_1        ((Port_TriggerIdType)158U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_2        ((Port_TriggerIdType)159U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_3        ((Port_TriggerIdType)160U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_4        ((Port_TriggerIdType)161U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_5        ((Port_TriggerIdType)162U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_6        ((Port_TriggerIdType)163U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_7        ((Port_TriggerIdType)164U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_8        ((Port_TriggerIdType)165U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_9        ((Port_TriggerIdType)166U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_10        ((Port_TriggerIdType)167U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_11        ((Port_TriggerIdType)168U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_12        ((Port_TriggerIdType)169U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_13        ((Port_TriggerIdType)170U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_14        ((Port_TriggerIdType)171U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_15        ((Port_TriggerIdType)172U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_16        ((Port_TriggerIdType)173U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_17        ((Port_TriggerIdType)174U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_18        ((Port_TriggerIdType)175U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_19        ((Port_TriggerIdType)176U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_20        ((Port_TriggerIdType)177U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_21        ((Port_TriggerIdType)178U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_22        ((Port_TriggerIdType)179U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_23        ((Port_TriggerIdType)180U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_24        ((Port_TriggerIdType)181U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_25        ((Port_TriggerIdType)182U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_26        ((Port_TriggerIdType)183U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_27        ((Port_TriggerIdType)184U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_28        ((Port_TriggerIdType)185U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_29        ((Port_TriggerIdType)186U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_30        ((Port_TriggerIdType)187U)
#define PORT_TR_GROUP_DEBUGREDUCTION2_IN_PERI_TR_IO_INPUT_31        ((Port_TriggerIdType)188U)
/*------------------ Definition of output triggers for TCPWM_TO_LIN 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_0        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_1        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_2        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_3        ((Port_TriggerIdType)3U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_4        ((Port_TriggerIdType)4U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_6        ((Port_TriggerIdType)6U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_7        ((Port_TriggerIdType)7U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_8        ((Port_TriggerIdType)8U)
#define PORT_TR_1TO1_GROUP_TCPWM_TO_LIN_OUT_LIN_0_TR_CMD_TX_HEADER_9        ((Port_TriggerIdType)9U)
/*------------------ Definition of output triggers for PWM0_TO_PASS 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_0        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_1        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_2        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_3        ((Port_TriggerIdType)3U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_4        ((Port_TriggerIdType)4U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_5        ((Port_TriggerIdType)5U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_6        ((Port_TriggerIdType)6U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_7        ((Port_TriggerIdType)7U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_8        ((Port_TriggerIdType)8U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_9        ((Port_TriggerIdType)9U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_10        ((Port_TriggerIdType)10U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_11        ((Port_TriggerIdType)11U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_12        ((Port_TriggerIdType)12U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_13        ((Port_TriggerIdType)13U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_14        ((Port_TriggerIdType)14U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_15        ((Port_TriggerIdType)15U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_16        ((Port_TriggerIdType)16U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_17        ((Port_TriggerIdType)17U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_18        ((Port_TriggerIdType)18U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_19        ((Port_TriggerIdType)19U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_20        ((Port_TriggerIdType)20U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_21        ((Port_TriggerIdType)21U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_22        ((Port_TriggerIdType)22U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_23        ((Port_TriggerIdType)23U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_32        ((Port_TriggerIdType)24U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_33        ((Port_TriggerIdType)25U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_34        ((Port_TriggerIdType)26U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_35        ((Port_TriggerIdType)27U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_36        ((Port_TriggerIdType)28U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_37        ((Port_TriggerIdType)29U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_38        ((Port_TriggerIdType)30U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_39        ((Port_TriggerIdType)31U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_40        ((Port_TriggerIdType)32U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_41        ((Port_TriggerIdType)33U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_42        ((Port_TriggerIdType)34U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_43        ((Port_TriggerIdType)35U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_44        ((Port_TriggerIdType)36U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_45        ((Port_TriggerIdType)37U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_46        ((Port_TriggerIdType)38U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_47        ((Port_TriggerIdType)39U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_48        ((Port_TriggerIdType)40U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_49        ((Port_TriggerIdType)41U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_50        ((Port_TriggerIdType)42U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_51        ((Port_TriggerIdType)43U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_52        ((Port_TriggerIdType)44U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_53        ((Port_TriggerIdType)45U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_54        ((Port_TriggerIdType)46U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_55        ((Port_TriggerIdType)47U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_56        ((Port_TriggerIdType)48U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_57        ((Port_TriggerIdType)49U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_58        ((Port_TriggerIdType)50U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_59        ((Port_TriggerIdType)51U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_60        ((Port_TriggerIdType)52U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_61        ((Port_TriggerIdType)53U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_62        ((Port_TriggerIdType)54U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_63        ((Port_TriggerIdType)55U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_64        ((Port_TriggerIdType)56U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_65        ((Port_TriggerIdType)57U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_66        ((Port_TriggerIdType)58U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_67        ((Port_TriggerIdType)59U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_68        ((Port_TriggerIdType)60U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_69        ((Port_TriggerIdType)61U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_70        ((Port_TriggerIdType)62U)
#define PORT_TR_1TO1_GROUP_PWM0_TO_PASS_OUT_PASS_0_TR_SAR_CH_IN_71        ((Port_TriggerIdType)63U)
/*------------------ Definition of output triggers for PASS_TO_DW0 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_28        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_29        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_30        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_31        ((Port_TriggerIdType)3U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_32        ((Port_TriggerIdType)4U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_33        ((Port_TriggerIdType)5U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_34        ((Port_TriggerIdType)6U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_35        ((Port_TriggerIdType)7U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_36        ((Port_TriggerIdType)8U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_37        ((Port_TriggerIdType)9U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_38        ((Port_TriggerIdType)10U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_39        ((Port_TriggerIdType)11U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_40        ((Port_TriggerIdType)12U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_41        ((Port_TriggerIdType)13U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_42        ((Port_TriggerIdType)14U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_43        ((Port_TriggerIdType)15U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_44        ((Port_TriggerIdType)16U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_45        ((Port_TriggerIdType)17U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_46        ((Port_TriggerIdType)18U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_47        ((Port_TriggerIdType)19U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_48        ((Port_TriggerIdType)20U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_49        ((Port_TriggerIdType)21U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_50        ((Port_TriggerIdType)22U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_51        ((Port_TriggerIdType)23U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_52        ((Port_TriggerIdType)24U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_53        ((Port_TriggerIdType)25U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_54        ((Port_TriggerIdType)26U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_55        ((Port_TriggerIdType)27U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_56        ((Port_TriggerIdType)28U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_57        ((Port_TriggerIdType)29U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_58        ((Port_TriggerIdType)30U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_59        ((Port_TriggerIdType)31U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_60        ((Port_TriggerIdType)32U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_61        ((Port_TriggerIdType)33U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_62        ((Port_TriggerIdType)34U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_63        ((Port_TriggerIdType)35U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_64        ((Port_TriggerIdType)36U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_65        ((Port_TriggerIdType)37U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_66        ((Port_TriggerIdType)38U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_67        ((Port_TriggerIdType)39U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_68        ((Port_TriggerIdType)40U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_69        ((Port_TriggerIdType)41U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_70        ((Port_TriggerIdType)42U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_71        ((Port_TriggerIdType)43U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_72        ((Port_TriggerIdType)44U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_73        ((Port_TriggerIdType)45U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_74        ((Port_TriggerIdType)46U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_75        ((Port_TriggerIdType)47U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_76        ((Port_TriggerIdType)48U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_77        ((Port_TriggerIdType)49U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_78        ((Port_TriggerIdType)50U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_79        ((Port_TriggerIdType)51U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_80        ((Port_TriggerIdType)52U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_81        ((Port_TriggerIdType)53U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_82        ((Port_TriggerIdType)54U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_83        ((Port_TriggerIdType)55U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_84        ((Port_TriggerIdType)56U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_85        ((Port_TriggerIdType)57U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_86        ((Port_TriggerIdType)58U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_87        ((Port_TriggerIdType)59U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_88        ((Port_TriggerIdType)60U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_89        ((Port_TriggerIdType)61U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_90        ((Port_TriggerIdType)62U)
#define PORT_TR_1TO1_GROUP_PASS_TO_DW0_OUT_CPUSS_DW0_TR_IN_91        ((Port_TriggerIdType)63U)
/*------------------ Definition of output triggers for PASS_TO_PWM 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_770        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_779        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_788        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_797        ((Port_TriggerIdType)3U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_2        ((Port_TriggerIdType)4U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_5        ((Port_TriggerIdType)5U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_8        ((Port_TriggerIdType)6U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_11        ((Port_TriggerIdType)7U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_14        ((Port_TriggerIdType)8U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_17        ((Port_TriggerIdType)9U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_20        ((Port_TriggerIdType)10U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_23        ((Port_TriggerIdType)11U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_26        ((Port_TriggerIdType)12U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_29        ((Port_TriggerIdType)13U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_32        ((Port_TriggerIdType)14U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_35        ((Port_TriggerIdType)15U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_38        ((Port_TriggerIdType)16U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_41        ((Port_TriggerIdType)17U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_44        ((Port_TriggerIdType)18U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_47        ((Port_TriggerIdType)19U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_50        ((Port_TriggerIdType)20U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_53        ((Port_TriggerIdType)21U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_56        ((Port_TriggerIdType)22U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_59        ((Port_TriggerIdType)23U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_773        ((Port_TriggerIdType)24U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_782        ((Port_TriggerIdType)25U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_791        ((Port_TriggerIdType)26U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_800        ((Port_TriggerIdType)27U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_62        ((Port_TriggerIdType)28U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_65        ((Port_TriggerIdType)29U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_68        ((Port_TriggerIdType)30U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_71        ((Port_TriggerIdType)31U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_74        ((Port_TriggerIdType)32U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_77        ((Port_TriggerIdType)33U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_80        ((Port_TriggerIdType)34U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_83        ((Port_TriggerIdType)35U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_86        ((Port_TriggerIdType)36U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_89        ((Port_TriggerIdType)37U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_92        ((Port_TriggerIdType)38U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_95        ((Port_TriggerIdType)39U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_98        ((Port_TriggerIdType)40U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_101        ((Port_TriggerIdType)41U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_104        ((Port_TriggerIdType)42U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_107        ((Port_TriggerIdType)43U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_110        ((Port_TriggerIdType)44U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_113        ((Port_TriggerIdType)45U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_116        ((Port_TriggerIdType)46U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_119        ((Port_TriggerIdType)47U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_122        ((Port_TriggerIdType)48U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_125        ((Port_TriggerIdType)49U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_128        ((Port_TriggerIdType)50U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_131        ((Port_TriggerIdType)51U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_134        ((Port_TriggerIdType)52U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_137        ((Port_TriggerIdType)53U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_140        ((Port_TriggerIdType)54U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_143        ((Port_TriggerIdType)55U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_776        ((Port_TriggerIdType)56U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_785        ((Port_TriggerIdType)57U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_794        ((Port_TriggerIdType)58U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_803        ((Port_TriggerIdType)59U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_146        ((Port_TriggerIdType)60U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_149        ((Port_TriggerIdType)61U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_152        ((Port_TriggerIdType)62U)
#define PORT_TR_1TO1_GROUP_PASS_TO_PWM_OUT_TCPWM_0_TR_ONE_CNT_IN_155        ((Port_TriggerIdType)63U)
/*------------------ Definition of output triggers for CAN0_DW_TR 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_16        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_17        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_18        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_19        ((Port_TriggerIdType)3U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_20        ((Port_TriggerIdType)4U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_21        ((Port_TriggerIdType)5U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_22        ((Port_TriggerIdType)6U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_23        ((Port_TriggerIdType)7U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_24        ((Port_TriggerIdType)8U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_25        ((Port_TriggerIdType)9U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_26        ((Port_TriggerIdType)10U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_TR_OUT_CPUSS_DW0_TR_IN_27        ((Port_TriggerIdType)11U)
/*------------------ Definition of output triggers for CAN1_DW_TR 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_24        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_25        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_26        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_27        ((Port_TriggerIdType)3U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_28        ((Port_TriggerIdType)4U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_29        ((Port_TriggerIdType)5U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_30        ((Port_TriggerIdType)6U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_31        ((Port_TriggerIdType)7U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_32        ((Port_TriggerIdType)8U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_33        ((Port_TriggerIdType)9U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_34        ((Port_TriggerIdType)10U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_TR_OUT_CPUSS_DW1_TR_IN_35        ((Port_TriggerIdType)11U)
/*------------------ Definition of output triggers for CAN0_DW_ACK 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_0        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_1        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_CAN0_DW_ACK_OUT_CANFD_0_TR_DBG_DMA_ACK_2        ((Port_TriggerIdType)2U)
/*------------------ Definition of output triggers for CAN1_DW_ACK 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_0        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_1        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_2        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_CAN1_DW_ACK_OUT_CANFD_1_TR_DBG_DMA_ACK_3        ((Port_TriggerIdType)3U)
/*------------------ Definition of output triggers for SCB_DW_TR 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_8        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_9        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_10        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_11        ((Port_TriggerIdType)3U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_12        ((Port_TriggerIdType)4U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_13        ((Port_TriggerIdType)5U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_14        ((Port_TriggerIdType)6U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_15        ((Port_TriggerIdType)7U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_16        ((Port_TriggerIdType)8U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_17        ((Port_TriggerIdType)9U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_18        ((Port_TriggerIdType)10U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_19        ((Port_TriggerIdType)11U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_20        ((Port_TriggerIdType)12U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_21        ((Port_TriggerIdType)13U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_22        ((Port_TriggerIdType)14U)
#define PORT_TR_1TO1_GROUP_SCB_DW_TR_OUT_CPUSS_DW1_TR_IN_23        ((Port_TriggerIdType)15U)
/*------------------ Definition of output triggers for EVTGEN_CXPI_TR 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_0        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_1        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_EVTGEN_CXPI_TR_OUT_CXPI_0_TR_CMD_TX_HEADER_2        ((Port_TriggerIdType)2U)
/*------------------ Definition of output triggers for CXPI_DW_TR 1-to-1 group ----------------*/
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_36        ((Port_TriggerIdType)0U)
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_37        ((Port_TriggerIdType)1U)
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_38        ((Port_TriggerIdType)2U)
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_39        ((Port_TriggerIdType)3U)
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_40        ((Port_TriggerIdType)4U)
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_41        ((Port_TriggerIdType)5U)
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_42        ((Port_TriggerIdType)6U)
#define PORT_TR_1TO1_GROUP_CXPI_DW_TR_OUT_CPUSS_DW1_TR_IN_43        ((Port_TriggerIdType)7U)

/*--------------------- Information of Register ----------------*/
#ifndef PORT_HSIOM_PRT0_ADDR
  #define PORT_HSIOM_PRT0_ADDR 0x40300000U    /* Address of HSIOM_PRT0 register */
#else
  /* Deviation from MISRA-C:2004 rule 19.16, MISRA-C:2012 Rule-20.13
     Justification: The preprocessing directive is a warning that indicates
     a special build configuration which is not suitable for production software. */
  /* PRQA S 3115 1 */
  #warning PORT_HSIOM_PRT0_ADDR is overridden by the environment. This is not intended for production software!
#endif
#ifndef PORT_AMUX_SPLIT_CTL0_ADDR
  #define PORT_AMUX_SPLIT_CTL0_ADDR 0x40302000U    /* Address of AMUX_SPLIT_CTL0 register */
#else
  /* Deviation from MISRA-C:2004 rule 19.16, MISRA-C:2012 Rule-20.13
     Justification: The preprocessing directive is a warning that indicates
     a special build configuration which is not suitable for production software. */
  /* PRQA S 3115 1 */
  #warning PORT_AMUX_SPLIT_CTL0_ADDR is overridden by the environment. This is not intended for production software!
#endif
#ifndef PORT_GPIO_PRT0_ADDR
  #define PORT_GPIO_PRT0_ADDR 0x40310000U    /* Address of GPIO_PRT0 register */
#else
  /* Deviation from MISRA-C:2004 rule 19.16, MISRA-C:2012 Rule-20.13
     Justification: The preprocessing directive is a warning that indicates
     a special build configuration which is not suitable for production software. */
  /* PRQA S 3115 1 */
  #warning PORT_GPIO_PRT0_ADDR is overridden by the environment. This is not intended for production software!
#endif
#ifndef PORT_SMARTIO_PRT0_ADDR
  #define PORT_SMARTIO_PRT0_ADDR 0x40320000U    /* Address of SMARTIO_PRT0 register */
#else
  /* Deviation from MISRA-C:2004 rule 19.16, MISRA-C:2012 Rule-20.13
     Justification: The preprocessing directive is a warning that indicates
     a special build configuration which is not suitable for production software. */
  /* PRQA S 3115 1 */
  #warning PORT_SMARTIO_PRT0_ADDR is overridden by the environment. This is not intended for production software!
#endif

#ifndef PORT_PERI_TR_CMD_ADDR
  #define PORT_PERI_TR_CMD_ADDR   0x40000220U  /* Address of TR_CMD register */
#else
  /* Deviation from MISRA-C:2004 rule 19.16, MISRA-C:2012 Rule-20.13
     Justification: The preprocessing directive is a warning that indicates
     a special build configuration which is not suitable for production software. */
  /* PRQA S 3115 1 */
  #warning PORT_PERI_TR_CMD_ADDR is overridden by the environment. This is not intended for production software!
#endif

#ifndef PORT_PERI_TR_GROUP0_ADDR
  #define PORT_PERI_TR_GROUP0_ADDR   0x40008000U  /* Address of TR_GROUP register */
#else
  /* Deviation from MISRA-C:2004 rule 19.16, MISRA-C:2012 Rule-20.13
     Justification: The preprocessing directive is a warning that indicates
     a special build configuration which is not suitable for production software. */
  /* PRQA S 3115 1 */
  #warning PORT_PERI_TR_GROUP0_ADDR is overridden by the environment. This is not intended for production software!
#endif

/*==================[type definitions]=======================================*/
/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/
/*==================[external data]==========================================*/
/*==================[internal data]==========================================*/
/*==================[external function definitions]==========================*/
/*==================[internal function definitions]==========================*/
#endif /* PORT_CFG_DER_H  */
/*==================[end of file]============================================*/
