// Seed: 3235663589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    output uwire id_5,
    input wand id_6,
    output supply0 id_7,
    output wor id_8,
    output uwire id_9,
    output uwire id_10
);
  assign id_8 = (1);
  wire id_12;
  assign id_0 = ~|1;
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13, id_12
  );
endmodule
