// Seed: 3142301101
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_11 = id_8;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  wire  id_5,
    input  wand  id_6,
    output tri0  id_7,
    input  tri1  id_8,
    input  logic id_9,
    output tri   id_10
);
  tri0 id_12, id_13 = 1'b0;
  module_0(
      id_12, id_12, id_13, id_13
  );
  wire id_14;
  xnor (id_7, id_13, id_12, id_1, id_6, id_8, id_2, id_9);
  always force id_13 = id_9;
endmodule
