`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04/15/2020 02:56:31 PM
// Design Name: 
// Module Name: alu_test
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module alu_test();
    reg [31:0] a; //first value, 32 bit
	reg [31:0] b; //second value, 32 bit
	reg [3:0] opcode; //operation code, 4 
	
	wire [31:0] out;
	wire neg;
	wire zero;
	
	alu test(a,b,out, opcode, neg, zero); //tst alu module
	
	initial
	begin
	   //addition
	   a=1;
	   b=1;
	   opcode=4'b0000;
	   #50;
	   
	   //increment a
	   a=2;
	   b=2;
	   opcode=4'b0001;
	   #50;
	   
	   //negate a 
	   a=1;
	   b=2;
	   opcode=4'b0010;
	   #50;
	   
	   //subtract a-b
	   a=2;
	   b=2;
	   opcode=4'b0011;
	   #50;
	   
	   //pass a 
	   a=1;
	   b=2;
	   opcode=4'b0100;
	   #50;
	end 
	
endmodule