---------------------------------
-- Group n. 08 - Laboratory n. 05
-- Exercise n. 3 - Title: Two-process FSM
-- VHDL model of "two_process_FSM"
---------------------------------

library ieee;
use ieee.std_logic_1164.all;

-- Definition of Input and Output ports
entity two_process_FSM is
    port (
        SW   : in  STD_LOGIC_VECTOR(9 downto 0);
        LEDR : out STD_LOGIC_VECTOR(9 downto 0);
        KEY  : in  STD_LOGIC_VECTOR(3 downto 0)
    );
end two_process_FSM;

-- Declaration of signals
architecture behaviour of two_process_FSM is
    signal w, reset, clk, z : STD_LOGIC;
    type State_type is (A, B, C, D, E, F, G, H, I);
    signal y_Q, y_D : State_type; -- y_Q is the current state, y_D is the next state

begin
    -- State table process
    process (w, y_Q)
    begin
        case y_Q is
            when A => 
                if w = '0' then
                    y_D <= B;
                else
                    y_D <= F;
                end if;
            when B => 
                if w = '0' then
                    y_D <= C;
                else
                    y_D <= F;
                end if;
            when C => 
                if w = '0' then
                    y_D <= D;
                else
                    y_D <= F;
                end if;
            when D => 
                if w = '0' then
                    y_D <= E;
                else
                    y_D <= F;
                end if;
            when E => 
                if w = '0' then
                    y_D <= E;
                else
                    y_D <= F;
                end if;
            when F => 
                if w = '0' then
                    y_D <= B;
                else
                    y_D <= G;
                end if;
            when G => 
                if w = '0' then
                    y_D <= B;
                else
                    y_D <= H;
                end if;
            when H => 
                if w = '0' then
                    y_D <= B;
                else
                    y_D <= I;
                end if;
            when I => 
                if w = '0' then
                    y_D <= B;
                else
                    y_D <= I;
                end if;
            when others => 
                y_D <= A;
        end case;
    end process;

    -- Output process