
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis

# Written on Tue Aug  6 15:18:31 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\RISC-V\mi-v\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                Requested     Requested     Clock                                                          Clock                   Clock
Level     Clock                                                Frequency     Period        Type                                                           Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT            50.0 MHz      20.000        declared                                                       default_clkgroup        0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                            50.0 MHz      20.000        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        5023 
                                                                                                                                                                                       
0 -       System                                               100.0 MHz     10.000        system                                                         system_clkgroup         0    
                                                                                                                                                                                       
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     100.0 MHz     10.000        inferred                                                       Inferred_clkgroup_1     363  
=======================================================================================================================================================================================


Clock Load Summary
******************

                                                     Clock     Source                                                                                                  Clock Pin                                                                                                                                                    Non-clock Pin     Non-clock Pin                                                                                                        
Clock                                                Load      Pin                                                                                                     Seq Example                                                                                                                                                  Seq Example       Comb Example                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT            0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                                               -                                                                                                                                                            -                 -                                                                                                                    
FCCC_C0_0/FCCC_C0_0/GL0                              5023      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                                                   MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.value[6:0].C                                                                                      -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
System                                               0         -                                                                                                       -                                                                                                                                                            -                 -                                                                                                                    
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     363       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q.C     -                 MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
===========================================================================================================================================================================================================================================================================================================================================================================================================================================================================
