===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3444 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2269 ( 10.2%)    0.2269 ( 16.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1833 (  8.3%)    0.1833 ( 13.6%)    Parse modules
    0.0403 (  1.8%)    0.0403 (  3.0%)    Verify circuit
    1.8653 ( 84.3%)    0.9958 ( 74.1%)  'firrtl.circuit' Pipeline
    0.0439 (  2.0%)    0.0439 (  3.3%)    LowerFIRRTLAnnotations
    0.1972 (  8.9%)    0.1081 (  8.0%)    'firrtl.module' Pipeline
    0.0741 (  3.3%)    0.0397 (  3.0%)      DropName
    0.1231 (  5.6%)    0.0684 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0086 (  0.4%)    0.0050 (  0.4%)    'firrtl.module' Pipeline
    0.0085 (  0.4%)    0.0050 (  0.4%)      LowerCHIRRTLPass
    0.0132 (  0.6%)    0.0132 (  1.0%)    InferWidths
    0.0456 (  2.1%)    0.0456 (  3.4%)    MemToRegOfVec
    0.0635 (  2.9%)    0.0635 (  4.7%)    InferResets
    0.0047 (  0.2%)    0.0047 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0099 (  0.4%)    0.0099 (  0.7%)    WireDFT
    0.0630 (  2.8%)    0.0630 (  4.7%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0773 (  3.5%)    0.0424 (  3.2%)    'firrtl.module' Pipeline
    0.0756 (  3.4%)    0.0415 (  3.1%)      ExpandWhens
    0.0017 (  0.1%)    0.0009 (  0.1%)      SFCCompat
    0.0149 (  0.7%)    0.0149 (  1.1%)    CheckCombCycles
    0.0051 (  0.2%)    0.0051 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.5864 ( 26.5%)    0.3116 ( 23.2%)    'firrtl.module' Pipeline
    0.5564 ( 25.1%)    0.2951 ( 21.9%)      Canonicalizer
    0.0300 (  1.4%)    0.0165 (  1.2%)      InferReadWrite
    0.0145 (  0.7%)    0.0145 (  1.1%)    PrefixModules
    0.0041 (  0.2%)    0.0041 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0231 (  1.0%)    0.0231 (  1.7%)    Inliner
    0.0290 (  1.3%)    0.0290 (  2.2%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0113 (  0.5%)    0.0113 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1251 (  5.7%)    0.1251 (  9.3%)    'firrtl.module' Pipeline
    0.0086 (  0.4%)    0.0086 (  0.6%)      DropName
    0.1165 (  5.3%)    0.1165 (  8.7%)      Canonicalizer
    0.0137 (  0.6%)    0.0137 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0448 (  2.0%)    0.0448 (  3.3%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0405 (  1.8%)    0.0405 (  3.0%)  'hw.module' Pipeline
    0.0108 (  0.5%)    0.0108 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0195 (  0.9%)    0.0195 (  1.4%)    Canonicalizer
    0.0073 (  0.3%)    0.0073 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0029 (  0.1%)    0.0029 (  0.2%)    HWCleanup
    0.0046 (  0.2%)    0.0046 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0045 (  0.2%)    0.0045 (  0.3%)    PrettifyVerilog
    0.0045 (  0.2%)    0.0045 (  0.3%)  StripDebugInfoWithPred
    0.0251 (  1.1%)    0.0251 (  1.9%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.2139 (100.0%)    1.3444 (100.0%)  Total

{
  totalTime: 1.355,
  maxMemory: 71192576
}
