{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713431729696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713431729696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 10:15:29 2024 " "Processing started: Thu Apr 18 10:15:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713431729696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713431729696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinUDCntEnRst4 -c BinUDCntEnRst4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinUDCntEnRst4 -c BinUDCntEnRst4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713431729696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713431729981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713431729982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binudcntenrst4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binudcntenrst4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinUDCntEnRst4-Behavioral " "Found design unit 1: BinUDCntEnRst4-Behavioral" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat07/Parte 2/BinUDCntEnRst4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713431738705 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinUDCntEnRst4 " "Found entity 1: BinUDCntEnRst4" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat07/Parte 2/BinUDCntEnRst4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713431738705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713431738705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binudcntenrst8tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binudcntenrst8tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinUDCntEnRst8Tb-Stimulus " "Found design unit 1: BinUDCntEnRst8Tb-Stimulus" {  } { { "BinUDCntEnRst8Tb.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat07/Parte 2/BinUDCntEnRst8Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713431738707 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinUDCntEnRst8Tb " "Found entity 1: BinUDCntEnRst8Tb" {  } { { "BinUDCntEnRst8Tb.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat07/Parte 2/BinUDCntEnRst8Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713431738707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713431738707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BinUDCntEnRst8Tb " "Elaborating entity \"BinUDCntEnRst8Tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713431738733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_cntOut BinUDCntEnRst8Tb.vhd(15) " "Verilog HDL or VHDL warning at BinUDCntEnRst8Tb.vhd(15): object \"s_cntOut\" assigned a value but never read" {  } { { "BinUDCntEnRst8Tb.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat07/Parte 2/BinUDCntEnRst8Tb.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713431738734 "|BinUDCntEnRst8Tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "BinUDCntEnRst8Tb.vhd(30) " "VHDL Wait Statement error at BinUDCntEnRst8Tb.vhd(30): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "BinUDCntEnRst8Tb.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat07/Parte 2/BinUDCntEnRst8Tb.vhd" 30 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1713431738735 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713431738735 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713431738860 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 18 10:15:38 2024 " "Processing ended: Thu Apr 18 10:15:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713431738860 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713431738860 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713431738860 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713431738860 ""}
