
stm32f4-usart_test.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <pinMode>:
 static const uint8_t MISO = 12;
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8000188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 800018a:	f3c0 4503 	ubfx	r5, r0, #16, #4
 800018e:	4c0d      	ldr	r4, [pc, #52]	; (80001c4 <pinMode+0x3c>)
 static const uint8_t MISO = 12;
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8000190:	460f      	mov	r7, r1
 8000192:	4606      	mov	r6, r0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8000194:	2101      	movs	r1, #1
 8000196:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 800019a:	eb04 0485 	add.w	r4, r4, r5, lsl #2

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 800019e:	f000 fd41 	bl	8000c24 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80001a2:	2300      	movs	r3, #0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 80001a4:	b2b6      	uxth	r6, r6
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80001a6:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80001aa:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001ae:	6aa0      	ldr	r0, [r4, #40]	; 0x28

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 80001b0:	9600      	str	r6, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80001b2:	2302      	movs	r3, #2
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001b4:	4669      	mov	r1, sp
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
 80001b6:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80001ba:	f88d 3005 	strb.w	r3, [sp, #5]
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001be:	f000 fb73 	bl	80008a8 <GPIO_Init>
}
 80001c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80001c4:	20000000 	.word	0x20000000

080001c8 <GPIOMode>:


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80001c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80001cc:	f3c0 4803 	ubfx	r8, r0, #16, #4
 80001d0:	4f0e      	ldr	r7, [pc, #56]	; (800020c <GPIOMode+0x44>)
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80001d2:	460d      	mov	r5, r1
 80001d4:	4604      	mov	r4, r0

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80001d6:	2101      	movs	r1, #1
 80001d8:	f857 0028 	ldr.w	r0, [r7, r8, lsl #2]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001dc:	eb07 0788 	add.w	r7, r7, r8, lsl #2
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80001e0:	4699      	mov	r9, r3
 80001e2:	4616      	mov	r6, r2

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80001e4:	f000 fd1e 	bl	8000c24 <RCC_AHB1PeriphClockCmd>
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
 80001e8:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
	GPIO_InitStructure.GPIO_Mode = mode;
 80001ee:	f88d 5004 	strb.w	r5, [sp, #4]

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
 80001f2:	b2a4      	uxth	r4, r4
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001f4:	4669      	mov	r1, sp

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
 80001f6:	9400      	str	r4, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
 80001f8:	f88d 9006 	strb.w	r9, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = pupd;
 80001fc:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = clk;
 8000200:	f88d 6005 	strb.w	r6, [sp, #5]
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8000204:	f000 fb50 	bl	80008a8 <GPIO_Init>
}
 8000208:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 800020c:	20000000 	.word	0x20000000

08000210 <digitalWrite>:

/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
 8000210:	4603      	mov	r3, r0
 8000212:	4a07      	ldr	r2, [pc, #28]	; (8000230 <digitalWrite+0x20>)
 8000214:	0c00      	lsrs	r0, r0, #16
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000216:	f000 000f 	and.w	r0, r0, #15
 800021a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800021e:	6a90      	ldr	r0, [r2, #40]	; 0x28
/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
	if (bit) {
 8000220:	b111      	cbz	r1, 8000228 <digitalWrite+0x18>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000222:	b299      	uxth	r1, r3
 8000224:	f000 bbb1 	b.w	800098a <GPIO_SetBits>
	} else {
		GPIO_ResetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000228:	b299      	uxth	r1, r3
 800022a:	f000 bbb0 	b.w	800098e <GPIO_ResetBits>
 800022e:	bf00      	nop
 8000230:	20000000 	.word	0x20000000

08000234 <portWrite>:
	}
}

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
 8000234:	f000 bbb2 	b.w	800099c <GPIO_Write>

08000238 <digitalRead>:
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
	uint8_t mode = (port->MODER) >> (pin * 2);
 8000238:	6802      	ldr	r2, [r0, #0]

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
 800023a:	b508      	push	{r3, lr}
	uint8_t mode = (port->MODER) >> (pin * 2);
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	fa32 f303 	lsrs.w	r3, r2, r3
	if (mode == GPIO_Mode_OUT)
 8000242:	b2db      	uxtb	r3, r3
 8000244:	2b01      	cmp	r3, #1
 8000246:	d105      	bne.n	8000254 <digitalRead+0x1c>
		return (GPIO_ReadOutputDataBit(port, pin) ? SET : RESET);
 8000248:	f000 fb96 	bl	8000978 <GPIO_ReadOutputDataBit>
 800024c:	3000      	adds	r0, #0
 800024e:	bf18      	it	ne
 8000250:	2001      	movne	r0, #1
 8000252:	bd08      	pop	{r3, pc}
	return (GPIO_ReadInputDataBit(port, pin) ? SET : RESET);
 8000254:	f000 fb87 	bl	8000966 <GPIO_ReadInputDataBit>
 8000258:	3000      	adds	r0, #0
 800025a:	bf18      	it	ne
 800025c:	2001      	movne	r0, #1
}
 800025e:	bd08      	pop	{r3, pc}

08000260 <SysTick_Handler>:
#include "systick.h"

static volatile uint32_t _systick_counter;

void SysTick_Handler(void) {
	_systick_counter++; /* increment timeTicks counter */
 8000260:	4b02      	ldr	r3, [pc, #8]	; (800026c <SysTick_Handler+0xc>)
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	3201      	adds	r2, #1
 8000266:	601a      	str	r2, [r3, #0]
}
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	2000095c 	.word	0x2000095c

08000270 <SysTick_delay>:

void SysTick_delay(const uint32_t dlyTicks) {
	uint32_t currTicks = _systick_counter;
 8000270:	4b03      	ldr	r3, [pc, #12]	; (8000280 <SysTick_delay+0x10>)
 8000272:	681a      	ldr	r2, [r3, #0]

	while ((_systick_counter - currTicks) < dlyTicks)
 8000274:	6819      	ldr	r1, [r3, #0]
 8000276:	1a89      	subs	r1, r1, r2
 8000278:	4281      	cmp	r1, r0
 800027a:	d3fb      	bcc.n	8000274 <SysTick_delay+0x4>
		;
}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	2000095c 	.word	0x2000095c

08000284 <SysTick_Start>:

void SysTick_Start(const uint32_t ticks) {
	if ( SysTick_Config(SystemCoreClock / ticks) ) {
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <SysTick_Start+0x28>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	fbb3 f3f0 	udiv	r3, r3, r0
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800028c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000290:	d20b      	bcs.n	80002aa <SysTick_Start+0x26>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000292:	4a07      	ldr	r2, [pc, #28]	; (80002b0 <SysTick_Start+0x2c>)
 8000294:	3b01      	subs	r3, #1
 8000296:	6053      	str	r3, [r2, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000298:	4b06      	ldr	r3, [pc, #24]	; (80002b4 <SysTick_Start+0x30>)
 800029a:	21f0      	movs	r1, #240	; 0xf0
 800029c:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80002a0:	2300      	movs	r3, #0
 80002a2:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002a4:	2307      	movs	r3, #7
 80002a6:	6013      	str	r3, [r2, #0]
		/* Setup SysTick for 1 msec interrupts */
		/* Handle Error */
		while (1)
			;
	}
}
 80002a8:	4770      	bx	lr
 80002aa:	e7fe      	b.n	80002aa <SysTick_Start+0x26>
 80002ac:	20000088 	.word	0x20000088
 80002b0:	e000e010 	.word	0xe000e010
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <SysTick_count>:

uint32_t SysTick_count() {
	return _systick_counter;
 80002b8:	4b01      	ldr	r3, [pc, #4]	; (80002c0 <SysTick_count+0x8>)
 80002ba:	6818      	ldr	r0, [r3, #0]
}
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	2000095c 	.word	0x2000095c

080002c4 <buffer_init>:
	int16_t head, tail;
	uint16_t count;
} rx[3], tx[3], rx3, tx3;

void buffer_init(struct USARTBuffer * x) {
	x->head = 0;
 80002c4:	2300      	movs	r3, #0
 80002c6:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
	x->tail = 0;
 80002ca:	f8a0 3102 	strh.w	r3, [r0, #258]	; 0x102
	x->count = 0;
 80002ce:	f8a0 3104 	strh.w	r3, [r0, #260]	; 0x104
}
 80002d2:	4770      	bx	lr

080002d4 <USART_id>:
	USART_PORT2,
	USART_PORT3,
};

uint8_t USART_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 ) {
 80002d4:	4b08      	ldr	r3, [pc, #32]	; (80002f8 <USART_id+0x24>)
 80002d6:	4298      	cmp	r0, r3
 80002d8:	d00a      	beq.n	80002f0 <USART_id+0x1c>
		return USART_PORT1;
	} else if (USARTx == USART2 ) {
 80002da:	f5a3 434c 	sub.w	r3, r3, #52224	; 0xcc00
 80002de:	4298      	cmp	r0, r3
 80002e0:	d008      	beq.n	80002f4 <USART_id+0x20>
		return USART_PORT2;
	} else if ( USARTx == USART3 ){
		return USART_PORT3;
 80002e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80002e6:	4298      	cmp	r0, r3
 80002e8:	bf14      	ite	ne
 80002ea:	20ff      	movne	r0, #255	; 0xff
 80002ec:	2002      	moveq	r0, #2
 80002ee:	4770      	bx	lr
	USART_PORT3,
};

uint8_t USART_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 ) {
		return USART_PORT1;
 80002f0:	2000      	movs	r0, #0
 80002f2:	4770      	bx	lr
	} else if (USARTx == USART2 ) {
		return USART_PORT2;
 80002f4:	2001      	movs	r0, #1
	} else if ( USARTx == USART3 ){
		return USART_PORT3;
	} else {
		return 0xff;
	}
}
 80002f6:	4770      	bx	lr
 80002f8:	40011000 	.word	0x40011000

080002fc <usart_begin>:


void usart_begin(USART_TypeDef * USARTx, uint32_t baud) {
 80002fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002fe:	460e      	mov	r6, r1
 8000300:	b089      	sub	sp, #36	; 0x24
	//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 8000302:	2102      	movs	r1, #2
		return 0xff;
	}
}


void usart_begin(USART_TypeDef * USARTx, uint32_t baud) {
 8000304:	4605      	mov	r5, r0
	//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 8000306:	2401      	movs	r4, #1
 8000308:	2300      	movs	r3, #0
 800030a:	460a      	mov	r2, r1
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 800030c:	4f2d      	ldr	r7, [pc, #180]	; (80003c4 <usart_begin+0xc8>)
	//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 800030e:	9400      	str	r4, [sp, #0]
 8000310:	f44f 3003 	mov.w	r0, #134144	; 0x20c00
 8000314:	f7ff ff58 	bl	80001c8 <GPIOMode>
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8000318:	4621      	mov	r1, r4
 800031a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800031e:	f000 fca5 	bl	8000c6c <RCC_APB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 8000322:	4638      	mov	r0, r7
 8000324:	210a      	movs	r1, #10
 8000326:	2207      	movs	r2, #7
 8000328:	f000 fb3e 	bl	80009a8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11
 800032c:	2207      	movs	r2, #7
 800032e:	4638      	mov	r0, r7
 8000330:	210b      	movs	r1, #11
 8000332:	f000 fb39 	bl	80009a8 <GPIO_PinAFConfig>
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000336:	230c      	movs	r3, #12

	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000338:	eb0d 0103 	add.w	r1, sp, r3
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 800033c:	9603      	str	r6, [sp, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 800033e:	4628      	mov	r0, r5

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8000340:	2600      	movs	r6, #0
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000342:	f8ad 3016 	strh.w	r3, [sp, #22]

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8000346:	f8ad 6010 	strh.w	r6, [sp, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 800034a:	f8ad 6012 	strh.w	r6, [sp, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 800034e:	f8ad 6014 	strh.w	r6, [sp, #20]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8000352:	f8ad 6018 	strh.w	r6, [sp, #24]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000356:	f000 fdbb 	bl	8000ed0 <USART_Init>

	 USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
 800035a:	4628      	mov	r0, r5
 800035c:	4622      	mov	r2, r4
 800035e:	f240 5125 	movw	r1, #1317	; 0x525
 8000362:	f000 fef3 	bl	800114c <USART_ITConfig>
	 USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8000366:	4632      	mov	r2, r6
 8000368:	f240 7127 	movw	r1, #1831	; 0x727
 800036c:	4628      	mov	r0, r5
 800036e:	f000 feed 	bl	800114c <USART_ITConfig>

	 NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 8000372:	2327      	movs	r3, #39	; 0x27
	 // we want to configure the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;// this sets the priority group of the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;// this sets the subpriority inside the group
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8000374:	a807      	add	r0, sp, #28
	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting

	 USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
	 USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);

	 NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 8000376:	f88d 301c 	strb.w	r3, [sp, #28]
	 // we want to configure the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;// this sets the priority group of the USART3 interrupts
 800037a:	f88d 601d 	strb.w	r6, [sp, #29]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;// this sets the subpriority inside the group
 800037e:	f88d 601e 	strb.w	r6, [sp, #30]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
 8000382:	f88d 401f 	strb.w	r4, [sp, #31]
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8000386:	f000 f9cb 	bl	8000720 <NVIC_Init>

	 buffer_init(&rx[USART_id(USARTx)]);
 800038a:	4628      	mov	r0, r5
 800038c:	f7ff ffa2 	bl	80002d4 <USART_id>
 8000390:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000394:	4a0c      	ldr	r2, [pc, #48]	; (80003c8 <usart_begin+0xcc>)
 8000396:	4343      	muls	r3, r0
 8000398:	189a      	adds	r2, r3, r2
	 buffer_init(&tx[USART_id(USARTx)]);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
 800039a:	4628      	mov	r0, r5
	int16_t head, tail;
	uint16_t count;
} rx[3], tx[3], rx3, tx3;

void buffer_init(struct USARTBuffer * x) {
	x->head = 0;
 800039c:	f8a2 6100 	strh.w	r6, [r2, #256]	; 0x100
	x->tail = 0;
 80003a0:	f8a2 6102 	strh.w	r6, [r2, #258]	; 0x102
	x->count = 0;
 80003a4:	f8a2 6104 	strh.w	r6, [r2, #260]	; 0x104
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;// this sets the subpriority inside the group
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff

	 buffer_init(&rx[USART_id(USARTx)]);
	 buffer_init(&tx[USART_id(USARTx)]);
 80003a8:	4a08      	ldr	r2, [pc, #32]	; (80003cc <usart_begin+0xd0>)
 80003aa:	189b      	adds	r3, r3, r2

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
 80003ac:	4621      	mov	r1, r4
	int16_t head, tail;
	uint16_t count;
} rx[3], tx[3], rx3, tx3;

void buffer_init(struct USARTBuffer * x) {
	x->head = 0;
 80003ae:	f8a3 6100 	strh.w	r6, [r3, #256]	; 0x100
	x->tail = 0;
 80003b2:	f8a3 6102 	strh.w	r6, [r3, #258]	; 0x102
	x->count = 0;
 80003b6:	f8a3 6104 	strh.w	r6, [r3, #260]	; 0x104

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 80003ba:	4637      	mov	r7, r6

	 buffer_init(&rx[USART_id(USARTx)]);
	 buffer_init(&tx[USART_id(USARTx)]);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
 80003bc:	f000 fe05 	bl	8000fca <USART_Cmd>
}
 80003c0:	b009      	add	sp, #36	; 0x24
 80003c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003c4:	40020400 	.word	0x40020400
 80003c8:	200009ac 	.word	0x200009ac
 80003cc:	20000cbe 	.word	0x20000cbe

080003d0 <usart3_begin>:

void usart3_begin(uint32_t baud) {
 80003d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 80003d2:	2102      	movs	r1, #2

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
}

void usart3_begin(uint32_t baud) {
 80003d4:	b089      	sub	sp, #36	; 0x24
	//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 80003d6:	2401      	movs	r4, #1
 80003d8:	2300      	movs	r3, #0
 80003da:	460a      	mov	r2, r1

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
}

void usart3_begin(uint32_t baud) {
 80003dc:	4605      	mov	r5, r0
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 80003de:	4e2b      	ldr	r6, [pc, #172]	; (800048c <usart3_begin+0xbc>)
	//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 80003e0:	9400      	str	r4, [sp, #0]
 80003e2:	f44f 3003 	mov.w	r0, #134144	; 0x20c00
 80003e6:	f7ff feef 	bl	80001c8 <GPIOMode>
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80003ea:	4621      	mov	r1, r4
 80003ec:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80003f0:	f000 fc3c 	bl	8000c6c <RCC_APB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 80003f4:	4630      	mov	r0, r6
 80003f6:	210a      	movs	r1, #10
 80003f8:	2207      	movs	r2, #7
 80003fa:	f000 fad5 	bl	80009a8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11
 80003fe:	2207      	movs	r2, #7
 8000400:	4630      	mov	r0, r6
 8000402:	210b      	movs	r1, #11
 8000404:	f000 fad0 	bl	80009a8 <GPIO_PinAFConfig>
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000408:	f5a6 36de 	sub.w	r6, r6, #113664	; 0x1bc00
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 800040c:	230c      	movs	r3, #12

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 800040e:	eb0d 0103 	add.w	r1, sp, r3
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 8000412:	9503      	str	r5, [sp, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000414:	4630      	mov	r0, r6

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8000416:	2500      	movs	r5, #0
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000418:	f8ad 3016 	strh.w	r3, [sp, #22]

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 800041c:	f8ad 5010 	strh.w	r5, [sp, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 8000420:	f8ad 5012 	strh.w	r5, [sp, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 8000424:	f8ad 5014 	strh.w	r5, [sp, #20]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8000428:	f8ad 5018 	strh.w	r5, [sp, #24]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 800042c:	f000 fd50 	bl	8000ed0 <USART_Init>

	 USART_ITConfig(USART3, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
 8000430:	4630      	mov	r0, r6
 8000432:	4622      	mov	r2, r4
 8000434:	f240 5125 	movw	r1, #1317	; 0x525
 8000438:	f000 fe88 	bl	800114c <USART_ITConfig>
	 USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
 800043c:	4630      	mov	r0, r6
 800043e:	f240 7127 	movw	r1, #1831	; 0x727
 8000442:	462a      	mov	r2, r5
 8000444:	f000 fe82 	bl	800114c <USART_ITConfig>

	 NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 8000448:	2327      	movs	r3, #39	; 0x27
	 // we want to configure the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;// this sets the priority group of the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;// this sets the subpriority inside the group
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 800044a:	a807      	add	r0, sp, #28
	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting

	 USART_ITConfig(USART3, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
	 USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);

	 NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 800044c:	f88d 301c 	strb.w	r3, [sp, #28]
	 // we want to configure the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;// this sets the priority group of the USART3 interrupts
 8000450:	f88d 501d 	strb.w	r5, [sp, #29]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;// this sets the subpriority inside the group
 8000454:	f88d 501e 	strb.w	r5, [sp, #30]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
 8000458:	f88d 401f 	strb.w	r4, [sp, #31]
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 800045c:	f000 f960 	bl	8000720 <NVIC_Init>
	int16_t head, tail;
	uint16_t count;
} rx[3], tx[3], rx3, tx3;

void buffer_init(struct USARTBuffer * x) {
	x->head = 0;
 8000460:	4b0b      	ldr	r3, [pc, #44]	; (8000490 <usart3_begin+0xc0>)
 8000462:	f8a3 5100 	strh.w	r5, [r3, #256]	; 0x100
	x->tail = 0;
 8000466:	f8a3 5102 	strh.w	r5, [r3, #258]	; 0x102
	x->count = 0;
 800046a:	f8a3 5104 	strh.w	r5, [r3, #260]	; 0x104
	int16_t head, tail;
	uint16_t count;
} rx[3], tx[3], rx3, tx3;

void buffer_init(struct USARTBuffer * x) {
	x->head = 0;
 800046e:	4b09      	ldr	r3, [pc, #36]	; (8000494 <usart3_begin+0xc4>)

	 buffer_init(&rx3);
	 buffer_init(&tx3);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USART3, (FunctionalState) ENABLE);
 8000470:	4630      	mov	r0, r6
	int16_t head, tail;
	uint16_t count;
} rx[3], tx[3], rx3, tx3;

void buffer_init(struct USARTBuffer * x) {
	x->head = 0;
 8000472:	f8a3 5100 	strh.w	r5, [r3, #256]	; 0x100
	x->tail = 0;
 8000476:	f8a3 5102 	strh.w	r5, [r3, #258]	; 0x102
	x->count = 0;
 800047a:	f8a3 5104 	strh.w	r5, [r3, #260]	; 0x104

	 buffer_init(&rx3);
	 buffer_init(&tx3);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USART3, (FunctionalState) ENABLE);
 800047e:	4621      	mov	r1, r4

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8000480:	462f      	mov	r7, r5

	 buffer_init(&rx3);
	 buffer_init(&tx3);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USART3, (FunctionalState) ENABLE);
 8000482:	f000 fda2 	bl	8000fca <USART_Cmd>
}
 8000486:	b009      	add	sp, #36	; 0x24
 8000488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800048a:	bf00      	nop
 800048c:	40020400 	.word	0x40020400
 8000490:	20000fd0 	.word	0x20000fd0
 8000494:	200010d6 	.word	0x200010d6

08000498 <usart3_bare_write>:

void usart3_bare_write(uint16_t w) {
 8000498:	b510      	push	{r4, lr}
 800049a:	4604      	mov	r4, r0
	while (USART_GetFlagStatus(USART3, USART_FLAG_TXE ) == RESET)
 800049c:	4805      	ldr	r0, [pc, #20]	; (80004b4 <usart3_bare_write+0x1c>)
 800049e:	2180      	movs	r1, #128	; 0x80
 80004a0:	f000 fe6d 	bl	800117e <USART_GetFlagStatus>
 80004a4:	2800      	cmp	r0, #0
 80004a6:	d0f9      	beq.n	800049c <usart3_bare_write+0x4>
		;
	USART_SendData(USART3, w);
 80004a8:	4802      	ldr	r0, [pc, #8]	; (80004b4 <usart3_bare_write+0x1c>)
 80004aa:	4621      	mov	r1, r4
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}
 80004ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void usart3_bare_write(uint16_t w) {
	while (USART_GetFlagStatus(USART3, USART_FLAG_TXE ) == RESET)
		;
	USART_SendData(USART3, w);
 80004b0:	f000 bdb8 	b.w	8001024 <USART_SendData>
 80004b4:	40004800 	.word	0x40004800

080004b8 <usart3_write>:
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}

void usart3_write(uint16_t w) {
	if ( (tx3.head == tx3.tail) && tx3.count > 0 ) // queue is full
 80004b8:	4b16      	ldr	r3, [pc, #88]	; (8000514 <usart3_write+0x5c>)
 80004ba:	f9b3 1100 	ldrsh.w	r1, [r3, #256]	; 0x100
 80004be:	f9b3 2102 	ldrsh.w	r2, [r3, #258]	; 0x102
 80004c2:	4291      	cmp	r1, r2
		;
	USART_SendData(USART3, w);
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}

void usart3_write(uint16_t w) {
 80004c4:	b510      	push	{r4, lr}
 80004c6:	4604      	mov	r4, r0
	if ( (tx3.head == tx3.tail) && tx3.count > 0 ) // queue is full
 80004c8:	d108      	bne.n	80004dc <usart3_write+0x24>
 80004ca:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 80004ce:	b12b      	cbz	r3, 80004dc <usart3_write+0x24>
	{
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
 80004d0:	4811      	ldr	r0, [pc, #68]	; (8000518 <usart3_write+0x60>)
 80004d2:	2140      	movs	r1, #64	; 0x40
 80004d4:	f000 fe53 	bl	800117e <USART_GetFlagStatus>
 80004d8:	2800      	cmp	r0, #0
 80004da:	d0f9      	beq.n	80004d0 <usart3_write+0x18>
	}
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
 80004dc:	2200      	movs	r2, #0
 80004de:	480e      	ldr	r0, [pc, #56]	; (8000518 <usart3_write+0x60>)
 80004e0:	f240 7127 	movw	r1, #1831	; 0x727
 80004e4:	f000 fe32 	bl	800114c <USART_ITConfig>
	tx3.buf[tx3.head++] = w;
 80004e8:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <usart3_write+0x5c>)
	tx3.count++;
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) ENABLE);
 80004ea:	480b      	ldr	r0, [pc, #44]	; (8000518 <usart3_write+0x60>)
	if ( (tx3.head == tx3.tail) && tx3.count > 0 ) // queue is full
	{
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
	tx3.buf[tx3.head++] = w;
 80004ec:	f8b3 2100 	ldrh.w	r2, [r3, #256]	; 0x100
 80004f0:	b211      	sxth	r1, r2
 80004f2:	3201      	adds	r2, #1
 80004f4:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
	tx3.count++;
 80004f8:	f8b3 2104 	ldrh.w	r2, [r3, #260]	; 0x104
	if ( (tx3.head == tx3.tail) && tx3.count > 0 ) // queue is full
	{
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
	tx3.buf[tx3.head++] = w;
 80004fc:	f823 4011 	strh.w	r4, [r3, r1, lsl #1]
	tx3.count++;
 8000500:	3201      	adds	r2, #1
 8000502:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) ENABLE);
 8000506:	f240 7127 	movw	r1, #1831	; 0x727
 800050a:	2201      	movs	r2, #1
}
 800050c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
	tx3.buf[tx3.head++] = w;
	tx3.count++;
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) ENABLE);
 8000510:	f000 be1c 	b.w	800114c <USART_ITConfig>
 8000514:	200010d6 	.word	0x200010d6
 8000518:	40004800 	.word	0x40004800

0800051c <usart_write>:
}

void usart_write(USART_TypeDef * USARTx, uint16_t w) {
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	460e      	mov	r6, r1
 8000520:	4604      	mov	r4, r0
	if ( (tx[USART_id(USARTx)].head == tx[USART_id(USARTx)].tail) && tx[USART_id(USARTx)].count > 0 ) // queue is full
 8000522:	f7ff fed7 	bl	80002d4 <USART_id>
 8000526:	4b1c      	ldr	r3, [pc, #112]	; (8000598 <usart_write+0x7c>)
 8000528:	f44f 7283 	mov.w	r2, #262	; 0x106
 800052c:	fb02 3300 	mla	r3, r2, r0, r3
 8000530:	4605      	mov	r5, r0
 8000532:	f9b3 1100 	ldrsh.w	r1, [r3, #256]	; 0x100
 8000536:	f9b3 2102 	ldrsh.w	r2, [r3, #258]	; 0x102
 800053a:	4291      	cmp	r1, r2
 800053c:	d108      	bne.n	8000550 <usart_write+0x34>
 800053e:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8000542:	b12b      	cbz	r3, 8000550 <usart_write+0x34>
	{
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
 8000544:	4620      	mov	r0, r4
 8000546:	2140      	movs	r1, #64	; 0x40
 8000548:	f000 fe19 	bl	800117e <USART_GetFlagStatus>
 800054c:	2800      	cmp	r0, #0
 800054e:	d0f9      	beq.n	8000544 <usart_write+0x28>
	}
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8000550:	4620      	mov	r0, r4
 8000552:	2200      	movs	r2, #0
 8000554:	f240 7127 	movw	r1, #1831	; 0x727
 8000558:	f000 fdf8 	bl	800114c <USART_ITConfig>
	tx[USART_id(USARTx)].buf[tx[USART_id(USARTx)].head++] = w;
 800055c:	490e      	ldr	r1, [pc, #56]	; (8000598 <usart_write+0x7c>)
 800055e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000562:	fb03 1305 	mla	r3, r3, r5, r1
 8000566:	2083      	movs	r0, #131	; 0x83
 8000568:	f8b3 2100 	ldrh.w	r2, [r3, #256]	; 0x100
 800056c:	4345      	muls	r5, r0
 800056e:	fa05 f582 	sxtah	r5, r5, r2
 8000572:	3201      	adds	r2, #1
 8000574:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
	tx[USART_id(USARTx)].count++;
 8000578:	f8b3 2104 	ldrh.w	r2, [r3, #260]	; 0x104
	if ( (tx[USART_id(USARTx)].head == tx[USART_id(USARTx)].tail) && tx[USART_id(USARTx)].count > 0 ) // queue is full
	{
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
	tx[USART_id(USARTx)].buf[tx[USART_id(USARTx)].head++] = w;
 800057c:	f821 6015 	strh.w	r6, [r1, r5, lsl #1]
	tx[USART_id(USARTx)].count++;
 8000580:	3201      	adds	r2, #1
 8000582:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
 8000586:	4620      	mov	r0, r4
 8000588:	f240 7127 	movw	r1, #1831	; 0x727
 800058c:	2201      	movs	r2, #1
}
 800058e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
	tx[USART_id(USARTx)].buf[tx[USART_id(USARTx)].head++] = w;
	tx[USART_id(USARTx)].count++;
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
 8000592:	f000 bddb 	b.w	800114c <USART_ITConfig>
 8000596:	bf00      	nop
 8000598:	20000cbe 	.word	0x20000cbe

0800059c <usart3_print>:
}

void usart3_print(char * s) {
 800059c:	b510      	push	{r4, lr}
 800059e:	4604      	mov	r4, r0
	while (*s)
 80005a0:	e001      	b.n	80005a6 <usart3_print+0xa>
		usart3_write((uint16_t) *s++);
 80005a2:	f7ff ff89 	bl	80004b8 <usart3_write>
	tx[USART_id(USARTx)].count++;
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
}

void usart3_print(char * s) {
	while (*s)
 80005a6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80005aa:	2800      	cmp	r0, #0
 80005ac:	d1f9      	bne.n	80005a2 <usart3_print+0x6>
		usart3_write((uint16_t) *s++);
}
 80005ae:	bd10      	pop	{r4, pc}

080005b0 <usart_print>:

void usart_print(USART_TypeDef * USARTx, char * s) {
 80005b0:	b538      	push	{r3, r4, r5, lr}
 80005b2:	4605      	mov	r5, r0
 80005b4:	460c      	mov	r4, r1
	while (*s)
 80005b6:	e002      	b.n	80005be <usart_print+0xe>
		usart_write(USARTx, (uint16_t) *s++);
 80005b8:	4628      	mov	r0, r5
 80005ba:	f7ff ffaf 	bl	800051c <usart_write>
	while (*s)
		usart3_write((uint16_t) *s++);
}

void usart_print(USART_TypeDef * USARTx, char * s) {
	while (*s)
 80005be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80005c2:	2900      	cmp	r1, #0
 80005c4:	d1f8      	bne.n	80005b8 <usart_print+0x8>
		usart_write(USARTx, (uint16_t) *s++);
}
 80005c6:	bd38      	pop	{r3, r4, r5, pc}

080005c8 <usart3_bare_read>:

uint16_t usart3_bare_read() {
	return USART_ReceiveData(USART3 );
 80005c8:	4801      	ldr	r0, [pc, #4]	; (80005d0 <usart3_bare_read+0x8>)
 80005ca:	f000 bd2f 	b.w	800102c <USART_ReceiveData>
 80005ce:	bf00      	nop
 80005d0:	40004800 	.word	0x40004800

080005d4 <usart3_read>:
}

uint16_t usart3_read() {
	if ( (rx3.head != rx3.tail) || rx3.count > 0) {
 80005d4:	4b10      	ldr	r3, [pc, #64]	; (8000618 <usart3_read+0x44>)
 80005d6:	f8b3 1100 	ldrh.w	r1, [r3, #256]	; 0x100
 80005da:	f8b3 2102 	ldrh.w	r2, [r3, #258]	; 0x102
 80005de:	428a      	cmp	r2, r1
 80005e0:	4619      	mov	r1, r3
 80005e2:	d102      	bne.n	80005ea <usart3_read+0x16>
 80005e4:	f8b3 0104 	ldrh.w	r0, [r3, #260]	; 0x104
 80005e8:	b1a8      	cbz	r0, 8000616 <usart3_read+0x42>
		uint16_t c = rx3.buf[rx3.tail++];
 80005ea:	b213      	sxth	r3, r2
 80005ec:	3201      	adds	r2, #1
 80005ee:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
		rx3.tail %= USART_BUFFER_SIZE;
 80005f2:	4b0a      	ldr	r3, [pc, #40]	; (800061c <usart3_read+0x48>)
 80005f4:	b212      	sxth	r2, r2
 80005f6:	4013      	ands	r3, r2
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	da03      	bge.n	8000604 <usart3_read+0x30>
 80005fc:	3b01      	subs	r3, #1
 80005fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000602:	3301      	adds	r3, #1
 8000604:	4a04      	ldr	r2, [pc, #16]	; (8000618 <usart3_read+0x44>)
 8000606:	f8a2 3102 	strh.w	r3, [r2, #258]	; 0x102
		rx3.count--;
 800060a:	4613      	mov	r3, r2
 800060c:	f8b2 2104 	ldrh.w	r2, [r2, #260]	; 0x104
 8000610:	3a01      	subs	r2, #1
 8000612:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
		return c;
	} else
		return 0; // buffer is empty
}
 8000616:	4770      	bx	lr
 8000618:	20000fd0 	.word	0x20000fd0
 800061c:	8000007f 	.word	0x8000007f

08000620 <usart3_rxne>:

uint8_t usart3_rxne() {
 8000620:	b508      	push	{r3, lr}
	return USART_GetFlagStatus(USART3, USART_FLAG_RXNE ) == SET;
 8000622:	2120      	movs	r1, #32
 8000624:	4804      	ldr	r0, [pc, #16]	; (8000638 <usart3_rxne+0x18>)
 8000626:	f000 fdaa 	bl	800117e <USART_GetFlagStatus>
}
 800062a:	f1a0 0301 	sub.w	r3, r0, #1
 800062e:	4258      	negs	r0, r3
 8000630:	eb40 0003 	adc.w	r0, r0, r3
 8000634:	bd08      	pop	{r3, pc}
 8000636:	bf00      	nop
 8000638:	40004800 	.word	0x40004800

0800063c <usart3_available>:

uint8_t usart3_available() {
	return rx3.count;
}
 800063c:	4b01      	ldr	r3, [pc, #4]	; (8000644 <usart3_available+0x8>)
 800063e:	f893 0104 	ldrb.w	r0, [r3, #260]	; 0x104
 8000642:	4770      	bx	lr
 8000644:	20000fd0 	.word	0x20000fd0

08000648 <USART3_IRQHandler>:

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART3_IRQHandler(void) {
 8000648:	b538      	push	{r3, r4, r5, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 800064a:	482c      	ldr	r0, [pc, #176]	; (80006fc <USART3_IRQHandler+0xb4>)
 800064c:	f240 5125 	movw	r1, #1317	; 0x525
 8000650:	f000 fd9f 	bl	8001192 <USART_GetITStatus>
 8000654:	b1d0      	cbz	r0, 800068c <USART3_IRQHandler+0x44>
		rx3.buf[rx3.head++] = USART_ReceiveData(USART3 );
 8000656:	4c2a      	ldr	r4, [pc, #168]	; (8000700 <USART3_IRQHandler+0xb8>)
 8000658:	4828      	ldr	r0, [pc, #160]	; (80006fc <USART3_IRQHandler+0xb4>)
 800065a:	f8b4 5100 	ldrh.w	r5, [r4, #256]	; 0x100
 800065e:	f000 fce5 	bl	800102c <USART_ReceiveData>
 8000662:	b22b      	sxth	r3, r5
 8000664:	3501      	adds	r5, #1
 8000666:	f824 0013 	strh.w	r0, [r4, r3, lsl #1]
		rx3.head %= USART_BUFFER_SIZE;
 800066a:	4b26      	ldr	r3, [pc, #152]	; (8000704 <USART3_IRQHandler+0xbc>)
 800066c:	b22d      	sxth	r5, r5
 800066e:	402b      	ands	r3, r5
 8000670:	2b00      	cmp	r3, #0
 8000672:	4622      	mov	r2, r4
 8000674:	da03      	bge.n	800067e <USART3_IRQHandler+0x36>
 8000676:	3b01      	subs	r3, #1
 8000678:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800067c:	3301      	adds	r3, #1
 800067e:	f8a4 3100 	strh.w	r3, [r4, #256]	; 0x100
		rx3.count++;
 8000682:	f8b2 3104 	ldrh.w	r3, [r2, #260]	; 0x104
 8000686:	3301      	adds	r3, #1
 8000688:	f8a2 3104 	strh.w	r3, [r2, #260]	; 0x104
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
 800068c:	481b      	ldr	r0, [pc, #108]	; (80006fc <USART3_IRQHandler+0xb4>)
 800068e:	f240 7127 	movw	r1, #1831	; 0x727
 8000692:	f000 fd7e 	bl	8001192 <USART_GetITStatus>
 8000696:	2800      	cmp	r0, #0
 8000698:	d02e      	beq.n	80006f8 <USART3_IRQHandler+0xb0>
		if (tx[USART_PORT3].count == 0) {
 800069a:	4c1b      	ldr	r4, [pc, #108]	; (8000708 <USART3_IRQHandler+0xc0>)
 800069c:	f8b4 2310 	ldrh.w	r2, [r4, #784]	; 0x310
 80006a0:	b95a      	cbnz	r2, 80006ba <USART3_IRQHandler+0x72>
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
 80006a2:	4816      	ldr	r0, [pc, #88]	; (80006fc <USART3_IRQHandler+0xb4>)
 80006a4:	f240 7127 	movw	r1, #1831	; 0x727
 80006a8:	f000 fd50 	bl	800114c <USART_ITConfig>
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 80006ac:	4813      	ldr	r0, [pc, #76]	; (80006fc <USART3_IRQHandler+0xb4>)
 80006ae:	f240 7127 	movw	r1, #1831	; 0x727
			USART_SendData(USART3, tx[USART_PORT3].buf[tx[USART_PORT3].tail++]);
			tx[USART_PORT3].tail %= USART_BUFFER_SIZE;
			tx[USART_PORT3].count--;
		}
	}
}
 80006b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (tx[USART_PORT3].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 80006b6:	f000 bd8b 	b.w	80011d0 <USART_ClearITPendingBit>
		} else {
			USART_SendData(USART3, tx[USART_PORT3].buf[tx[USART_PORT3].tail++]);
 80006ba:	f8b4 330e 	ldrh.w	r3, [r4, #782]	; 0x30e
 80006be:	480f      	ldr	r0, [pc, #60]	; (80006fc <USART3_IRQHandler+0xb4>)
 80006c0:	b21a      	sxth	r2, r3
 80006c2:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80006c6:	3301      	adds	r3, #1
 80006c8:	f834 1012 	ldrh.w	r1, [r4, r2, lsl #1]
 80006cc:	f8a4 330e 	strh.w	r3, [r4, #782]	; 0x30e
 80006d0:	f000 fca8 	bl	8001024 <USART_SendData>
			tx[USART_PORT3].tail %= USART_BUFFER_SIZE;
 80006d4:	f9b4 230e 	ldrsh.w	r2, [r4, #782]	; 0x30e
 80006d8:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <USART3_IRQHandler+0xbc>)
 80006da:	4013      	ands	r3, r2
 80006dc:	2b00      	cmp	r3, #0
 80006de:	da03      	bge.n	80006e8 <USART3_IRQHandler+0xa0>
 80006e0:	3b01      	subs	r3, #1
 80006e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80006e6:	3301      	adds	r3, #1
 80006e8:	f8a4 330e 	strh.w	r3, [r4, #782]	; 0x30e
			tx[USART_PORT3].count--;
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <USART3_IRQHandler+0xc0>)
 80006ee:	f8b3 2310 	ldrh.w	r2, [r3, #784]	; 0x310
 80006f2:	3a01      	subs	r2, #1
 80006f4:	f8a3 2310 	strh.w	r2, [r3, #784]	; 0x310
 80006f8:	bd38      	pop	{r3, r4, r5, pc}
 80006fa:	bf00      	nop
 80006fc:	40004800 	.word	0x40004800
 8000700:	20000fd0 	.word	0x20000fd0
 8000704:	8000007f 	.word	0x8000007f
 8000708:	20000cbe 	.word	0x20000cbe

0800070c <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800070c:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000710:	4b02      	ldr	r3, [pc, #8]	; (800071c <NVIC_PriorityGroupConfig+0x10>)
 8000712:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8000716:	60d8      	str	r0, [r3, #12]
}
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000720:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000722:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000724:	b30b      	cbz	r3, 800076a <NVIC_Init+0x4a>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000726:	4b17      	ldr	r3, [pc, #92]	; (8000784 <NVIC_Init+0x64>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000728:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800072a:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800072c:	7884      	ldrb	r4, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800072e:	43db      	mvns	r3, r3
 8000730:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 8000734:	f1c3 0104 	rsb	r1, r3, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000738:	b2c9      	uxtb	r1, r1
 800073a:	fa12 f101 	lsls.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 800073e:	220f      	movs	r2, #15
 8000740:	411a      	asrs	r2, r3
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000742:	7803      	ldrb	r3, [r0, #0]
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000744:	b2c9      	uxtb	r1, r1
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000746:	4022      	ands	r2, r4
 8000748:	430a      	orrs	r2, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800074a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800074e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8000752:	0112      	lsls	r2, r2, #4
 8000754:	b2d2      	uxtb	r2, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000756:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800075a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800075c:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800075e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000760:	f003 031f 	and.w	r3, r3, #31
 8000764:	fa12 f303 	lsls.w	r3, r2, r3
 8000768:	e007      	b.n	800077a <NVIC_Init+0x5a>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800076a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800076c:	2201      	movs	r2, #1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800076e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000770:	f003 031f 	and.w	r3, r3, #31
 8000774:	fa12 f303 	lsls.w	r3, r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000778:	3120      	adds	r1, #32
 800077a:	4a03      	ldr	r2, [pc, #12]	; (8000788 <NVIC_Init+0x68>)
 800077c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000780:	bd10      	pop	{r4, pc}
 8000782:	bf00      	nop
 8000784:	e000ed00 	.word	0xe000ed00
 8000788:	e000e100 	.word	0xe000e100

0800078c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 800078c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8000790:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8000794:	4b01      	ldr	r3, [pc, #4]	; (800079c <NVIC_SetVectorTable+0x10>)
 8000796:	4301      	orrs	r1, r0
 8000798:	6099      	str	r1, [r3, #8]
}
 800079a:	4770      	bx	lr
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80007a0:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80007a2:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80007a4:	b109      	cbz	r1, 80007aa <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 80007a6:	4310      	orrs	r0, r2
 80007a8:	e001      	b.n	80007ae <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80007aa:	ea22 0000 	bic.w	r0, r2, r0
 80007ae:	6118      	str	r0, [r3, #16]
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80007b8:	4b04      	ldr	r3, [pc, #16]	; (80007cc <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80007ba:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80007bc:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80007be:	bf0c      	ite	eq
 80007c0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80007c4:	f022 0204 	bicne.w	r2, r2, #4
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	4770      	bx	lr
 80007cc:	e000e010 	.word	0xe000e010

080007d0 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80007d0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80007d2:	4b2c      	ldr	r3, [pc, #176]	; (8000884 <GPIO_DeInit+0xb4>)
 80007d4:	4298      	cmp	r0, r3
 80007d6:	d105      	bne.n	80007e4 <GPIO_DeInit+0x14>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80007d8:	2001      	movs	r0, #1
 80007da:	4601      	mov	r1, r0
 80007dc:	f000 fa5e 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80007e0:	2001      	movs	r0, #1
 80007e2:	e048      	b.n	8000876 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOB)
 80007e4:	4b28      	ldr	r3, [pc, #160]	; (8000888 <GPIO_DeInit+0xb8>)
 80007e6:	4298      	cmp	r0, r3
 80007e8:	d105      	bne.n	80007f6 <GPIO_DeInit+0x26>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80007ea:	2002      	movs	r0, #2
 80007ec:	2101      	movs	r1, #1
 80007ee:	f000 fa55 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80007f2:	2002      	movs	r0, #2
 80007f4:	e03f      	b.n	8000876 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOC)
 80007f6:	4b25      	ldr	r3, [pc, #148]	; (800088c <GPIO_DeInit+0xbc>)
 80007f8:	4298      	cmp	r0, r3
 80007fa:	d105      	bne.n	8000808 <GPIO_DeInit+0x38>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80007fc:	2004      	movs	r0, #4
 80007fe:	2101      	movs	r1, #1
 8000800:	f000 fa4c 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8000804:	2004      	movs	r0, #4
 8000806:	e036      	b.n	8000876 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOD)
 8000808:	4b21      	ldr	r3, [pc, #132]	; (8000890 <GPIO_DeInit+0xc0>)
 800080a:	4298      	cmp	r0, r3
 800080c:	d105      	bne.n	800081a <GPIO_DeInit+0x4a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800080e:	2008      	movs	r0, #8
 8000810:	2101      	movs	r1, #1
 8000812:	f000 fa43 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8000816:	2008      	movs	r0, #8
 8000818:	e02d      	b.n	8000876 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOE)
 800081a:	4b1e      	ldr	r3, [pc, #120]	; (8000894 <GPIO_DeInit+0xc4>)
 800081c:	4298      	cmp	r0, r3
 800081e:	d105      	bne.n	800082c <GPIO_DeInit+0x5c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000820:	2010      	movs	r0, #16
 8000822:	2101      	movs	r1, #1
 8000824:	f000 fa3a 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8000828:	2010      	movs	r0, #16
 800082a:	e024      	b.n	8000876 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOF)
 800082c:	4b1a      	ldr	r3, [pc, #104]	; (8000898 <GPIO_DeInit+0xc8>)
 800082e:	4298      	cmp	r0, r3
 8000830:	d105      	bne.n	800083e <GPIO_DeInit+0x6e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000832:	2020      	movs	r0, #32
 8000834:	2101      	movs	r1, #1
 8000836:	f000 fa31 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800083a:	2020      	movs	r0, #32
 800083c:	e01b      	b.n	8000876 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOG)
 800083e:	4b17      	ldr	r3, [pc, #92]	; (800089c <GPIO_DeInit+0xcc>)
 8000840:	4298      	cmp	r0, r3
 8000842:	d105      	bne.n	8000850 <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000844:	2040      	movs	r0, #64	; 0x40
 8000846:	2101      	movs	r1, #1
 8000848:	f000 fa28 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 800084c:	2040      	movs	r0, #64	; 0x40
 800084e:	e012      	b.n	8000876 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOH)
 8000850:	4b13      	ldr	r3, [pc, #76]	; (80008a0 <GPIO_DeInit+0xd0>)
 8000852:	4298      	cmp	r0, r3
 8000854:	d105      	bne.n	8000862 <GPIO_DeInit+0x92>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8000856:	2080      	movs	r0, #128	; 0x80
 8000858:	2101      	movs	r1, #1
 800085a:	f000 fa1f 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 800085e:	2080      	movs	r0, #128	; 0x80
 8000860:	e009      	b.n	8000876 <GPIO_DeInit+0xa6>
  }
  else
  {
    if (GPIOx == GPIOI)
 8000862:	4b10      	ldr	r3, [pc, #64]	; (80008a4 <GPIO_DeInit+0xd4>)
 8000864:	4298      	cmp	r0, r3
 8000866:	d10b      	bne.n	8000880 <GPIO_DeInit+0xb0>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8000868:	f44f 7080 	mov.w	r0, #256	; 0x100
 800086c:	2101      	movs	r1, #1
 800086e:	f000 fa15 	bl	8000c9c <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8000872:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000876:	2100      	movs	r1, #0
    }
  }
}
 8000878:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 800087c:	f000 ba0e 	b.w	8000c9c <RCC_AHB1PeriphResetCmd>
 8000880:	bd08      	pop	{r3, pc}
 8000882:	bf00      	nop
 8000884:	40020000 	.word	0x40020000
 8000888:	40020400 	.word	0x40020400
 800088c:	40020800 	.word	0x40020800
 8000890:	40020c00 	.word	0x40020c00
 8000894:	40021000 	.word	0x40021000
 8000898:	40021400 	.word	0x40021400
 800089c:	40021800 	.word	0x40021800
 80008a0:	40021c00 	.word	0x40021c00
 80008a4:	40022000 	.word	0x40022000

080008a8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80008a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80008ac:	2300      	movs	r3, #0
 80008ae:	f8d1 8000 	ldr.w	r8, [r1]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80008b2:	461a      	mov	r2, r3
  {
    pos = ((uint32_t)0x01) << pinpos;
 80008b4:	f04f 0c01 	mov.w	ip, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80008b8:	2703      	movs	r7, #3

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 80008ba:	fa0c f402 	lsl.w	r4, ip, r2
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80008be:	ea04 0508 	and.w	r5, r4, r8

    if (currentpin == pos)
 80008c2:	42a5      	cmp	r5, r4
 80008c4:	d12e      	bne.n	8000924 <GPIO_Init+0x7c>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80008c6:	6806      	ldr	r6, [r0, #0]
 80008c8:	fa17 f403 	lsls.w	r4, r7, r3
 80008cc:	43e4      	mvns	r4, r4
 80008ce:	4026      	ands	r6, r4
 80008d0:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80008d2:	790e      	ldrb	r6, [r1, #4]
 80008d4:	f8d0 9000 	ldr.w	r9, [r0]
 80008d8:	fa06 fa03 	lsl.w	sl, r6, r3

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80008dc:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80008de:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80008e2:	2e01      	cmp	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80008e4:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80008e8:	d814      	bhi.n	8000914 <GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80008ea:	6886      	ldr	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80008ec:	f891 9005 	ldrb.w	r9, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80008f0:	4026      	ands	r6, r4
 80008f2:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80008f4:	6886      	ldr	r6, [r0, #8]
 80008f6:	fa09 f903 	lsl.w	r9, r9, r3
 80008fa:	ea49 0606 	orr.w	r6, r9, r6
 80008fe:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000900:	6846      	ldr	r6, [r0, #4]
 8000902:	ea26 0505 	bic.w	r5, r6, r5
 8000906:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000908:	798d      	ldrb	r5, [r1, #6]
 800090a:	6846      	ldr	r6, [r0, #4]
 800090c:	4095      	lsls	r5, r2
 800090e:	b2ad      	uxth	r5, r5
 8000910:	4335      	orrs	r5, r6
 8000912:	6045      	str	r5, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000914:	68c5      	ldr	r5, [r0, #12]
 8000916:	402c      	ands	r4, r5
 8000918:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800091a:	79cc      	ldrb	r4, [r1, #7]
 800091c:	68c5      	ldr	r5, [r0, #12]
 800091e:	409c      	lsls	r4, r3
 8000920:	432c      	orrs	r4, r5
 8000922:	60c4      	str	r4, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000924:	3201      	adds	r2, #1
 8000926:	3302      	adds	r3, #2
 8000928:	2a10      	cmp	r2, #16
 800092a:	d1c6      	bne.n	80008ba <GPIO_Init+0x12>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800092c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08000930 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000930:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000934:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000936:	2300      	movs	r3, #0
 8000938:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800093a:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 800093c:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800093e:	71c3      	strb	r3, [r0, #7]
}
 8000940:	4770      	bx	lr

08000942 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000942:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8000944:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000948:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 800094a:	9b01      	ldr	r3, [sp, #4]
 800094c:	430b      	orrs	r3, r1
 800094e:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000950:	9b01      	ldr	r3, [sp, #4]
 8000952:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8000954:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000956:	9b01      	ldr	r3, [sp, #4]
 8000958:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800095a:	69c3      	ldr	r3, [r0, #28]
 800095c:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800095e:	69c3      	ldr	r3, [r0, #28]
 8000960:	9301      	str	r3, [sp, #4]
}
 8000962:	b002      	add	sp, #8
 8000964:	4770      	bx	lr

08000966 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000966:	6903      	ldr	r3, [r0, #16]
  {
    bitstatus = (uint8_t)Bit_SET;
 8000968:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 800096a:	bf0c      	ite	eq
 800096c:	2000      	moveq	r0, #0
 800096e:	2001      	movne	r0, #1
 8000970:	4770      	bx	lr

08000972 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000972:	6900      	ldr	r0, [r0, #16]
}
 8000974:	b280      	uxth	r0, r0
 8000976:	4770      	bx	lr

08000978 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000978:	6943      	ldr	r3, [r0, #20]
  {
    bitstatus = (uint8_t)Bit_SET;
 800097a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 800097c:	bf0c      	ite	eq
 800097e:	2000      	moveq	r0, #0
 8000980:	2001      	movne	r0, #1
 8000982:	4770      	bx	lr

08000984 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8000984:	6940      	ldr	r0, [r0, #20]
}
 8000986:	b280      	uxth	r0, r0
 8000988:	4770      	bx	lr

0800098a <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800098a:	8301      	strh	r1, [r0, #24]
}
 800098c:	4770      	bx	lr

0800098e <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800098e:	8341      	strh	r1, [r0, #26]
}
 8000990:	4770      	bx	lr

08000992 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000992:	b10a      	cbz	r2, 8000998 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000994:	8301      	strh	r1, [r0, #24]
 8000996:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8000998:	8341      	strh	r1, [r0, #26]
 800099a:	4770      	bx	lr

0800099c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 800099c:	6141      	str	r1, [r0, #20]
}
 800099e:	4770      	bx	lr

080009a0 <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80009a0:	6943      	ldr	r3, [r0, #20]
 80009a2:	404b      	eors	r3, r1
 80009a4:	6143      	str	r3, [r0, #20]
}
 80009a6:	4770      	bx	lr

080009a8 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80009a8:	f001 0307 	and.w	r3, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80009ac:	08c9      	lsrs	r1, r1, #3
 80009ae:	3108      	adds	r1, #8
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80009b0:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80009b2:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80009b4:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 80009b8:	240f      	movs	r4, #15
 80009ba:	409c      	lsls	r4, r3
 80009bc:	ea25 0404 	bic.w	r4, r5, r4
 80009c0:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80009c4:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80009c8:	fa12 f303 	lsls.w	r3, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80009cc:	431c      	orrs	r4, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80009ce:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
 80009d2:	bd30      	pop	{r4, r5, pc}

080009d4 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80009d4:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <RCC_DeInit+0x2c>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	f042 0201 	orr.w	r2, r2, #1
 80009dc:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80009e2:	6819      	ldr	r1, [r3, #0]
 80009e4:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 80009e8:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80009ec:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80009ee:	4905      	ldr	r1, [pc, #20]	; (8000a04 <RCC_DeInit+0x30>)
 80009f0:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80009f2:	6819      	ldr	r1, [r3, #0]
 80009f4:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80009f8:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80009fa:	60da      	str	r2, [r3, #12]
}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	40023800 	.word	0x40023800
 8000a04:	24003010 	.word	0x24003010

08000a08 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8000a08:	4b02      	ldr	r3, [pc, #8]	; (8000a14 <RCC_HSEConfig+0xc>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8000a0e:	7018      	strb	r0, [r3, #0]
}
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	40023802 	.word	0x40023802

08000a18 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8000a18:	4b03      	ldr	r3, [pc, #12]	; (8000a28 <RCC_AdjustHSICalibrationValue+0x10>)
 8000a1a:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8000a1c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000a20:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8000a24:	601a      	str	r2, [r3, #0]
}
 8000a26:	4770      	bx	lr
 8000a28:	40023800 	.word	0x40023800

08000a2c <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000a2c:	4b01      	ldr	r3, [pc, #4]	; (8000a34 <RCC_HSICmd+0x8>)
 8000a2e:	6018      	str	r0, [r3, #0]
}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	42470000 	.word	0x42470000

08000a38 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <RCC_LSEConfig+0x1c>)
 8000a3a:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000a3c:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000a3e:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000a40:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000a42:	d002      	beq.n	8000a4a <RCC_LSEConfig+0x12>
 8000a44:	2804      	cmp	r0, #4
 8000a46:	d104      	bne.n	8000a52 <RCC_LSEConfig+0x1a>
 8000a48:	e001      	b.n	8000a4e <RCC_LSEConfig+0x16>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8000a4a:	7018      	strb	r0, [r3, #0]
      break;
 8000a4c:	4770      	bx	lr
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8000a4e:	2205      	movs	r2, #5
 8000a50:	701a      	strb	r2, [r3, #0]
 8000a52:	4770      	bx	lr
 8000a54:	40023870 	.word	0x40023870

08000a58 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8000a58:	4b01      	ldr	r3, [pc, #4]	; (8000a60 <RCC_LSICmd+0x8>)
 8000a5a:	6018      	str	r0, [r3, #0]
}
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	42470e80 	.word	0x42470e80

08000a64 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8000a64:	4301      	orrs	r1, r0
 8000a66:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 8000a6a:	9900      	ldr	r1, [sp, #0]
 8000a6c:	085b      	lsrs	r3, r3, #1
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 8000a74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a78:	4b01      	ldr	r3, [pc, #4]	; (8000a80 <RCC_PLLConfig+0x1c>)
 8000a7a:	6059      	str	r1, [r3, #4]
                 (PLLQ << 24);
}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	40023800 	.word	0x40023800

08000a84 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000a84:	4b01      	ldr	r3, [pc, #4]	; (8000a8c <RCC_PLLCmd+0x8>)
 8000a86:	6018      	str	r0, [r3, #0]
}
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	42470060 	.word	0x42470060

08000a90 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8000a90:	0180      	lsls	r0, r0, #6
 8000a92:	4b03      	ldr	r3, [pc, #12]	; (8000aa0 <RCC_PLLI2SConfig+0x10>)
 8000a94:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 8000a98:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40023800 	.word	0x40023800

08000aa4 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8000aa4:	4b01      	ldr	r3, [pc, #4]	; (8000aac <RCC_PLLI2SCmd+0x8>)
 8000aa6:	6018      	str	r0, [r3, #0]
}
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	42470068 	.word	0x42470068

08000ab0 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8000ab0:	4b01      	ldr	r3, [pc, #4]	; (8000ab8 <RCC_ClockSecuritySystemCmd+0x8>)
 8000ab2:	6018      	str	r0, [r3, #0]
}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	4247004c 	.word	0x4247004c

08000abc <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <RCC_MCO1Config+0x10>)
 8000abe:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8000ac0:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8000ac4:	4302      	orrs	r2, r0
 8000ac6:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8000ac8:	609a      	str	r2, [r3, #8]
}
 8000aca:	4770      	bx	lr
 8000acc:	40023800 	.word	0x40023800

08000ad0 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8000ad0:	4b03      	ldr	r3, [pc, #12]	; (8000ae0 <RCC_MCO2Config+0x10>)
 8000ad2:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8000ad4:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8000ad8:	4302      	orrs	r2, r0
 8000ada:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8000adc:	609a      	str	r2, [r3, #8]
}
 8000ade:	4770      	bx	lr
 8000ae0:	40023800 	.word	0x40023800

08000ae4 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8000ae4:	4b03      	ldr	r3, [pc, #12]	; (8000af4 <RCC_SYSCLKConfig+0x10>)
 8000ae6:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8000ae8:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8000aec:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000aee:	609a      	str	r2, [r3, #8]
}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	40023800 	.word	0x40023800

08000af8 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000af8:	4b02      	ldr	r3, [pc, #8]	; (8000b04 <RCC_GetSYSCLKSource+0xc>)
 8000afa:	6898      	ldr	r0, [r3, #8]
}
 8000afc:	f000 000c 	and.w	r0, r0, #12
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800

08000b08 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8000b08:	4b03      	ldr	r3, [pc, #12]	; (8000b18 <RCC_HCLKConfig+0x10>)
 8000b0a:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8000b0c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000b10:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b12:	609a      	str	r2, [r3, #8]
}
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800

08000b1c <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000b1c:	4b03      	ldr	r3, [pc, #12]	; (8000b2c <RCC_PCLK1Config+0x10>)
 8000b1e:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8000b20:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000b24:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b26:	609a      	str	r2, [r3, #8]
}
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	40023800 	.word	0x40023800

08000b30 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <RCC_PCLK2Config+0x10>)
 8000b32:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8000b34:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000b38:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b3c:	609a      	str	r2, [r3, #8]
}
 8000b3e:	4770      	bx	lr
 8000b40:	40023800 	.word	0x40023800

08000b44 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b44:	4b1e      	ldr	r3, [pc, #120]	; (8000bc0 <RCC_GetClocksFreq+0x7c>)
 8000b46:	689a      	ldr	r2, [r3, #8]
 8000b48:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 8000b4c:	2a04      	cmp	r2, #4
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000b4e:	b510      	push	{r4, lr}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 8000b50:	d003      	beq.n	8000b5a <RCC_GetClocksFreq+0x16>
 8000b52:	2a08      	cmp	r2, #8
 8000b54:	d003      	beq.n	8000b5e <RCC_GetClocksFreq+0x1a>
 8000b56:	4b1b      	ldr	r3, [pc, #108]	; (8000bc4 <RCC_GetClocksFreq+0x80>)
 8000b58:	e018      	b.n	8000b8c <RCC_GetClocksFreq+0x48>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000b5a:	4b1b      	ldr	r3, [pc, #108]	; (8000bc8 <RCC_GetClocksFreq+0x84>)
 8000b5c:	e016      	b.n	8000b8c <RCC_GetClocksFreq+0x48>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000b5e:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b60:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8000b62:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b66:	6859      	ldr	r1, [r3, #4]
 8000b68:	bf14      	ite	ne
 8000b6a:	4b17      	ldrne	r3, [pc, #92]	; (8000bc8 <RCC_GetClocksFreq+0x84>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000b6c:	4b15      	ldreq	r3, [pc, #84]	; (8000bc4 <RCC_GetClocksFreq+0x80>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b6e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000b72:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000b76:	4a12      	ldr	r2, [pc, #72]	; (8000bc0 <RCC_GetClocksFreq+0x7c>)
 8000b78:	6852      	ldr	r2, [r2, #4]
 8000b7a:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b7e:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000b82:	3201      	adds	r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000b84:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000b86:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000b88:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b8c:	490c      	ldr	r1, [pc, #48]	; (8000bc0 <RCC_GetClocksFreq+0x7c>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000b8e:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b90:	688b      	ldr	r3, [r1, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8000b92:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <RCC_GetClocksFreq+0x88>)
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000b94:	6804      	ldr	r4, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 8000b96:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 8000b9a:	5cd3      	ldrb	r3, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000b9c:	fa34 f303 	lsrs.w	r3, r4, r3
 8000ba0:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000ba2:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 10;
 8000ba4:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8000ba8:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000baa:	fa33 f404 	lsrs.w	r4, r3, r4
 8000bae:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000bb0:	6889      	ldr	r1, [r1, #8]
  tmp = tmp >> 13;
 8000bb2:	f3c1 3142 	ubfx	r1, r1, #13, #3
  presc = APBAHBPrescTable[tmp];
 8000bb6:	5c52      	ldrb	r2, [r2, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000bb8:	40d3      	lsrs	r3, r2
 8000bba:	60c3      	str	r3, [r0, #12]
}
 8000bbc:	bd10      	pop	{r4, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	00f42400 	.word	0x00f42400
 8000bc8:	007a1200 	.word	0x007a1200
 8000bcc:	20000074 	.word	0x20000074

08000bd0 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8000bd0:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8000bd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000bd8:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <RCC_RTCCLKConfig+0x2c>)
 8000bda:	d108      	bne.n	8000bee <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8000bdc:	6899      	ldr	r1, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8000bde:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8000be2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8000be6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000bea:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8000bec:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8000bee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000bf0:	0500      	lsls	r0, r0, #20
 8000bf2:	ea42 5010 	orr.w	r0, r2, r0, lsr #20
 8000bf6:	6718      	str	r0, [r3, #112]	; 0x70
}
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	40023800 	.word	0x40023800

08000c00 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8000c00:	4b01      	ldr	r3, [pc, #4]	; (8000c08 <RCC_RTCCLKCmd+0x8>)
 8000c02:	6018      	str	r0, [r3, #0]
}
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	42470e3c 	.word	0x42470e3c

08000c0c <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8000c0c:	4b01      	ldr	r3, [pc, #4]	; (8000c14 <RCC_BackupResetCmd+0x8>)
 8000c0e:	6018      	str	r0, [r3, #0]
}
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	42470e40 	.word	0x42470e40

08000c18 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8000c18:	4b01      	ldr	r3, [pc, #4]	; (8000c20 <RCC_I2SCLKConfig+0x8>)
 8000c1a:	6018      	str	r0, [r3, #0]
}
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	4247015c 	.word	0x4247015c

08000c24 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000c24:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000c26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c28:	b109      	cbz	r1, 8000c2e <RCC_AHB1PeriphClockCmd+0xa>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000c2a:	4310      	orrs	r0, r2
 8000c2c:	e001      	b.n	8000c32 <RCC_AHB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000c2e:	ea22 0000 	bic.w	r0, r2, r0
 8000c32:	6318      	str	r0, [r3, #48]	; 0x30
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	40023800 	.word	0x40023800

08000c3c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8000c3c:	4b04      	ldr	r3, [pc, #16]	; (8000c50 <RCC_AHB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000c3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c40:	b109      	cbz	r1, 8000c46 <RCC_AHB2PeriphClockCmd+0xa>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000c42:	4310      	orrs	r0, r2
 8000c44:	e001      	b.n	8000c4a <RCC_AHB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8000c46:	ea22 0000 	bic.w	r0, r2, r0
 8000c4a:	6358      	str	r0, [r3, #52]	; 0x34
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40023800 	.word	0x40023800

08000c54 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000c54:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <RCC_AHB3PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000c56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c58:	b109      	cbz	r1, 8000c5e <RCC_AHB3PeriphClockCmd+0xa>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000c5a:	4310      	orrs	r0, r2
 8000c5c:	e001      	b.n	8000c62 <RCC_AHB3PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8000c5e:	ea22 0000 	bic.w	r0, r2, r0
 8000c62:	6398      	str	r0, [r3, #56]	; 0x38
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	40023800 	.word	0x40023800

08000c6c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000c6c:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000c6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c70:	b109      	cbz	r1, 8000c76 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000c72:	4310      	orrs	r0, r2
 8000c74:	e001      	b.n	8000c7a <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000c76:	ea22 0000 	bic.w	r0, r2, r0
 8000c7a:	6418      	str	r0, [r3, #64]	; 0x40
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	40023800 	.word	0x40023800

08000c84 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000c84:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c88:	b109      	cbz	r1, 8000c8e <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c8a:	4310      	orrs	r0, r2
 8000c8c:	e001      	b.n	8000c92 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c8e:	ea22 0000 	bic.w	r0, r2, r0
 8000c92:	6458      	str	r0, [r3, #68]	; 0x44
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	40023800 	.word	0x40023800

08000c9c <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000c9c:	4b04      	ldr	r3, [pc, #16]	; (8000cb0 <RCC_AHB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8000c9e:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ca0:	b109      	cbz	r1, 8000ca6 <RCC_AHB1PeriphResetCmd+0xa>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8000ca2:	4310      	orrs	r0, r2
 8000ca4:	e001      	b.n	8000caa <RCC_AHB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8000ca6:	ea22 0000 	bic.w	r0, r2, r0
 8000caa:	6118      	str	r0, [r3, #16]
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	40023800 	.word	0x40023800

08000cb4 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8000cb4:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <RCC_AHB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8000cb6:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cb8:	b109      	cbz	r1, 8000cbe <RCC_AHB2PeriphResetCmd+0xa>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8000cba:	4310      	orrs	r0, r2
 8000cbc:	e001      	b.n	8000cc2 <RCC_AHB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8000cbe:	ea22 0000 	bic.w	r0, r2, r0
 8000cc2:	6158      	str	r0, [r3, #20]
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	40023800 	.word	0x40023800

08000ccc <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000ccc:	4b04      	ldr	r3, [pc, #16]	; (8000ce0 <RCC_AHB3PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8000cce:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cd0:	b109      	cbz	r1, 8000cd6 <RCC_AHB3PeriphResetCmd+0xa>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8000cd2:	4310      	orrs	r0, r2
 8000cd4:	e001      	b.n	8000cda <RCC_AHB3PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8000cd6:	ea22 0000 	bic.w	r0, r2, r0
 8000cda:	6198      	str	r0, [r3, #24]
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	40023800 	.word	0x40023800

08000ce4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000ce4:	4b04      	ldr	r3, [pc, #16]	; (8000cf8 <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000ce6:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ce8:	b109      	cbz	r1, 8000cee <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000cea:	4310      	orrs	r0, r2
 8000cec:	e001      	b.n	8000cf2 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000cee:	ea22 0000 	bic.w	r0, r2, r0
 8000cf2:	6218      	str	r0, [r3, #32]
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	40023800 	.word	0x40023800

08000cfc <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000cfc:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000cfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d00:	b109      	cbz	r1, 8000d06 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000d02:	4310      	orrs	r0, r2
 8000d04:	e001      	b.n	8000d0a <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000d06:	ea22 0000 	bic.w	r0, r2, r0
 8000d0a:	6258      	str	r0, [r3, #36]	; 0x24
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	40023800 	.word	0x40023800

08000d14 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000d14:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <RCC_AHB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8000d16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d18:	b109      	cbz	r1, 8000d1e <RCC_AHB1PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8000d1a:	4310      	orrs	r0, r2
 8000d1c:	e001      	b.n	8000d22 <RCC_AHB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8000d1e:	ea22 0000 	bic.w	r0, r2, r0
 8000d22:	6518      	str	r0, [r3, #80]	; 0x50
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	40023800 	.word	0x40023800

08000d2c <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <RCC_AHB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8000d2e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d30:	b109      	cbz	r1, 8000d36 <RCC_AHB2PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8000d32:	4310      	orrs	r0, r2
 8000d34:	e001      	b.n	8000d3a <RCC_AHB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8000d36:	ea22 0000 	bic.w	r0, r2, r0
 8000d3a:	6558      	str	r0, [r3, #84]	; 0x54
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	40023800 	.word	0x40023800

08000d44 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000d44:	4b04      	ldr	r3, [pc, #16]	; (8000d58 <RCC_AHB3PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000d46:	6d9a      	ldr	r2, [r3, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d48:	b109      	cbz	r1, 8000d4e <RCC_AHB3PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000d4a:	4310      	orrs	r0, r2
 8000d4c:	e001      	b.n	8000d52 <RCC_AHB3PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8000d4e:	ea22 0000 	bic.w	r0, r2, r0
 8000d52:	6598      	str	r0, [r3, #88]	; 0x58
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	40023800 	.word	0x40023800

08000d5c <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <RCC_APB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8000d5e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d60:	b109      	cbz	r1, 8000d66 <RCC_APB1PeriphClockLPModeCmd+0xa>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8000d62:	4310      	orrs	r0, r2
 8000d64:	e001      	b.n	8000d6a <RCC_APB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8000d66:	ea22 0000 	bic.w	r0, r2, r0
 8000d6a:	6618      	str	r0, [r3, #96]	; 0x60
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40023800 	.word	0x40023800

08000d74 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d74:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <RCC_APB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000d76:	6e5a      	ldr	r2, [r3, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d78:	b109      	cbz	r1, 8000d7e <RCC_APB2PeriphClockLPModeCmd+0xa>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000d7a:	4310      	orrs	r0, r2
 8000d7c:	e001      	b.n	8000d82 <RCC_APB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8000d7e:	ea22 0000 	bic.w	r0, r2, r0
 8000d82:	6658      	str	r0, [r3, #100]	; 0x64
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	40023800 	.word	0x40023800

08000d8c <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8000d8c:	4b04      	ldr	r3, [pc, #16]	; (8000da0 <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000d8e:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d90:	b109      	cbz	r1, 8000d96 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000d92:	4310      	orrs	r0, r2
 8000d94:	e001      	b.n	8000d9a <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8000d96:	ea22 0000 	bic.w	r0, r2, r0
 8000d9a:	7018      	strb	r0, [r3, #0]
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	4002380d 	.word	0x4002380d

08000da4 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000da4:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	4a07      	ldr	r2, [pc, #28]	; (8000dc8 <RCC_GetFlagStatus+0x24>)
 8000daa:	d101      	bne.n	8000db0 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8000dac:	6813      	ldr	r3, [r2, #0]
 8000dae:	e003      	b.n	8000db8 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000db0:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8000db2:	bf0c      	ite	eq
 8000db4:	6f13      	ldreq	r3, [r2, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000db6:	6f53      	ldrne	r3, [r2, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000db8:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000dbc:	fa33 f000 	lsrs.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8000dc0:	f000 0001 	and.w	r0, r0, #1
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	40023800 	.word	0x40023800

08000dcc <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8000dcc:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t startupcounter = 0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8000dd2:	2031      	movs	r0, #49	; 0x31
 8000dd4:	f7ff ffe6 	bl	8000da4 <RCC_GetFlagStatus>
    startupcounter++;
 8000dd8:	9b01      	ldr	r3, [sp, #4]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8000dde:	9b01      	ldr	r3, [sp, #4]
 8000de0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000de4:	d001      	beq.n	8000dea <RCC_WaitForHSEStartUp+0x1e>
 8000de6:	2800      	cmp	r0, #0
 8000de8:	d0f3      	beq.n	8000dd2 <RCC_WaitForHSEStartUp+0x6>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8000dea:	2031      	movs	r0, #49	; 0x31
 8000dec:	f7ff ffda 	bl	8000da4 <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }
  return (status);
}
 8000df0:	3000      	adds	r0, #0
 8000df2:	bf18      	it	ne
 8000df4:	2001      	movne	r0, #1
 8000df6:	bd0e      	pop	{r1, r2, r3, pc}

08000df8 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000df8:	4b02      	ldr	r3, [pc, #8]	; (8000e04 <RCC_ClearFlag+0xc>)
 8000dfa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000dfc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000e00:	675a      	str	r2, [r3, #116]	; 0x74
}
 8000e02:	4770      	bx	lr
 8000e04:	40023800 	.word	0x40023800

08000e08 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000e08:	4b03      	ldr	r3, [pc, #12]	; (8000e18 <RCC_GetITStatus+0x10>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8000e0c:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8000e0e:	bf0c      	ite	eq
 8000e10:	2000      	moveq	r0, #0
 8000e12:	2001      	movne	r0, #1
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	40023800 	.word	0x40023800

08000e1c <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8000e1c:	4b01      	ldr	r3, [pc, #4]	; (8000e24 <RCC_ClearITPendingBit+0x8>)
 8000e1e:	7018      	strb	r0, [r3, #0]
}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	4002380e 	.word	0x4002380e

08000e28 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8000e28:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8000e2a:	4b23      	ldr	r3, [pc, #140]	; (8000eb8 <USART_DeInit+0x90>)
 8000e2c:	4298      	cmp	r0, r3
 8000e2e:	d105      	bne.n	8000e3c <USART_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8000e30:	2010      	movs	r0, #16
 8000e32:	2101      	movs	r1, #1
 8000e34:	f7ff ff62 	bl	8000cfc <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8000e38:	2010      	movs	r0, #16
 8000e3a:	e037      	b.n	8000eac <USART_DeInit+0x84>
  }
  else if (USARTx == USART2)
 8000e3c:	4b1f      	ldr	r3, [pc, #124]	; (8000ebc <USART_DeInit+0x94>)
 8000e3e:	4298      	cmp	r0, r3
 8000e40:	d107      	bne.n	8000e52 <USART_DeInit+0x2a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8000e42:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000e46:	2101      	movs	r1, #1
 8000e48:	f7ff ff4c 	bl	8000ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8000e4c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000e50:	e009      	b.n	8000e66 <USART_DeInit+0x3e>
  }
  else if (USARTx == USART3)
 8000e52:	4b1b      	ldr	r3, [pc, #108]	; (8000ec0 <USART_DeInit+0x98>)
 8000e54:	4298      	cmp	r0, r3
 8000e56:	d10b      	bne.n	8000e70 <USART_DeInit+0x48>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8000e58:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	f7ff ff41 	bl	8000ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000e62:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000e66:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8000e68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000e6c:	f7ff bf3a 	b.w	8000ce4 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
 8000e70:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <USART_DeInit+0x9c>)
 8000e72:	4298      	cmp	r0, r3
 8000e74:	d107      	bne.n	8000e86 <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8000e76:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	f7ff ff32 	bl	8000ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8000e80:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000e84:	e7ef      	b.n	8000e66 <USART_DeInit+0x3e>
  }
  else if (USARTx == UART5)
 8000e86:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <USART_DeInit+0xa0>)
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	d107      	bne.n	8000e9c <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8000e8c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000e90:	2101      	movs	r1, #1
 8000e92:	f7ff ff27 	bl	8000ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8000e96:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000e9a:	e7e4      	b.n	8000e66 <USART_DeInit+0x3e>
  }     
  else
  {
    if (USARTx == USART6)
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ecc <USART_DeInit+0xa4>)
 8000e9e:	4298      	cmp	r0, r3
 8000ea0:	d109      	bne.n	8000eb6 <USART_DeInit+0x8e>
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8000ea2:	2020      	movs	r0, #32
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	f7ff ff29 	bl	8000cfc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000eaa:	2020      	movs	r0, #32
 8000eac:	2100      	movs	r1, #0
    }
  }
}
 8000eae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000eb2:	f7ff bf23 	b.w	8000cfc <RCC_APB2PeriphResetCmd>
 8000eb6:	bd08      	pop	{r3, pc}
 8000eb8:	40011000 	.word	0x40011000
 8000ebc:	40004400 	.word	0x40004400
 8000ec0:	40004800 	.word	0x40004800
 8000ec4:	40004c00 	.word	0x40004c00
 8000ec8:	40005000 	.word	0x40005000
 8000ecc:	40011400 	.word	0x40011400

08000ed0 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000ed0:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000ed2:	88ca      	ldrh	r2, [r1, #6]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000ed4:	b29b      	uxth	r3, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000ed6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000eda:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000edc:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000ede:	460d      	mov	r5, r1
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000ee0:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000ee2:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ee4:	8909      	ldrh	r1, [r1, #8]
 8000ee6:	88aa      	ldrh	r2, [r5, #4]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000ee8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000eec:	430a      	orrs	r2, r1
 8000eee:	8969      	ldrh	r1, [r5, #10]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000ef0:	f023 030c 	bic.w	r3, r3, #12
 8000ef4:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ef6:	430a      	orrs	r2, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000ef8:	0c1b      	lsrs	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000efa:	b292      	uxth	r2, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000efc:	4313      	orrs	r3, r2
 8000efe:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000f00:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000f02:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000f04:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000f0a:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000f0c:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000f0e:	8283      	strh	r3, [r0, #20]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000f10:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000f12:	4668      	mov	r0, sp
 8000f14:	f7ff fe16 	bl	8000b44 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000f18:	4b1a      	ldr	r3, [pc, #104]	; (8000f84 <USART_Init+0xb4>)
 8000f1a:	429c      	cmp	r4, r3
 8000f1c:	d003      	beq.n	8000f26 <USART_Init+0x56>
 8000f1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000f22:	429c      	cmp	r4, r3
 8000f24:	d101      	bne.n	8000f2a <USART_Init+0x5a>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000f26:	9b03      	ldr	r3, [sp, #12]
 8000f28:	e000      	b.n	8000f2c <USART_Init+0x5c>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000f2a:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000f2c:	89a2      	ldrh	r2, [r4, #12]
 8000f2e:	b212      	sxth	r2, r2
 8000f30:	2a00      	cmp	r2, #0
 8000f32:	f04f 0119 	mov.w	r1, #25
 8000f36:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000f38:	fb01 f103 	mul.w	r1, r1, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000f3c:	da01      	bge.n	8000f42 <USART_Init+0x72>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000f3e:	0052      	lsls	r2, r2, #1
 8000f40:	e000      	b.n	8000f44 <USART_Init+0x74>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000f42:	0092      	lsls	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 8000f44:	2364      	movs	r3, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000f46:	fbb1 f1f2 	udiv	r1, r1, r2
  }
  tmpreg = (integerdivider / 100) << 4;
 8000f4a:	fbb1 f2f3 	udiv	r2, r1, r3
 8000f4e:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000f50:	0910      	lsrs	r0, r2, #4
 8000f52:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000f56:	89a0      	ldrh	r0, [r4, #12]
 8000f58:	b200      	sxth	r0, r0
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	da06      	bge.n	8000f6c <USART_Init+0x9c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000f5e:	00c9      	lsls	r1, r1, #3
 8000f60:	3132      	adds	r1, #50	; 0x32
 8000f62:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	e005      	b.n	8000f78 <USART_Init+0xa8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000f6c:	0109      	lsls	r1, r1, #4
 8000f6e:	3132      	adds	r1, #50	; 0x32
 8000f70:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f74:	f003 030f 	and.w	r3, r3, #15
 8000f78:	431a      	orrs	r2, r3
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000f7a:	b292      	uxth	r2, r2
 8000f7c:	8122      	strh	r2, [r4, #8]
}
 8000f7e:	b005      	add	sp, #20
 8000f80:	bd30      	pop	{r4, r5, pc}
 8000f82:	bf00      	nop
 8000f84:	40011000 	.word	0x40011000

08000f88 <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8000f88:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000f8c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000f8e:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8000f90:	2300      	movs	r3, #0
 8000f92:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8000f94:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8000f96:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000f98:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8000f9a:	8183      	strh	r3, [r0, #12]
}
 8000f9c:	4770      	bx	lr

08000f9e <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000f9e:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000fa0:	8a02      	ldrh	r2, [r0, #16]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8000fa2:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000fa4:	884c      	ldrh	r4, [r1, #2]
 8000fa6:	4323      	orrs	r3, r4
 8000fa8:	888c      	ldrh	r4, [r1, #4]
 8000faa:	88c9      	ldrh	r1, [r1, #6]
 8000fac:	4323      	orrs	r3, r4
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000fae:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000fb0:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8000fb2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000fb6:	b29b      	uxth	r3, r3
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	8203      	strh	r3, [r0, #16]
}
 8000fbc:	bd10      	pop	{r4, pc}

08000fbe <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8000fc2:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8000fc4:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8000fc6:	80c3      	strh	r3, [r0, #6]
}
 8000fc8:	4770      	bx	lr

08000fca <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000fca:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000fcc:	b119      	cbz	r1, 8000fd6 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fd4:	e003      	b.n	8000fde <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000fd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000fda:	041b      	lsls	r3, r3, #16
 8000fdc:	0c1b      	lsrs	r3, r3, #16
 8000fde:	8183      	strh	r3, [r0, #12]
 8000fe0:	4770      	bx	lr

08000fe2 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8000fe2:	8b03      	ldrh	r3, [r0, #24]
 8000fe4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000fe8:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8000fea:	8b03      	ldrh	r3, [r0, #24]
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	430b      	orrs	r3, r1
 8000ff0:	8303      	strh	r3, [r0, #24]
}
 8000ff2:	4770      	bx	lr

08000ff4 <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8000ff4:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ff6:	b129      	cbz	r1, 8001004 <USART_OverSampling8Cmd+0x10>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8000ff8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000ffc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001000:	b29b      	uxth	r3, r3
 8001002:	e001      	b.n	8001008 <USART_OverSampling8Cmd+0x14>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8001004:	045b      	lsls	r3, r3, #17
 8001006:	0c5b      	lsrs	r3, r3, #17
 8001008:	8183      	strh	r3, [r0, #12]
 800100a:	4770      	bx	lr

0800100c <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 800100c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800100e:	b119      	cbz	r1, 8001018 <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8001010:	b29b      	uxth	r3, r3
 8001012:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001016:	e003      	b.n	8001020 <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8001018:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800101c:	041b      	lsls	r3, r3, #16
 800101e:	0c1b      	lsrs	r3, r3, #16
 8001020:	8283      	strh	r3, [r0, #20]
 8001022:	4770      	bx	lr

08001024 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001024:	05c9      	lsls	r1, r1, #23
 8001026:	0dc9      	lsrs	r1, r1, #23
 8001028:	8081      	strh	r1, [r0, #4]
}
 800102a:	4770      	bx	lr

0800102c <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800102c:	8880      	ldrh	r0, [r0, #4]
 800102e:	05c0      	lsls	r0, r0, #23
}
 8001030:	0dc0      	lsrs	r0, r0, #23
 8001032:	4770      	bx	lr

08001034 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8001034:	8a03      	ldrh	r3, [r0, #16]
 8001036:	f023 030f 	bic.w	r3, r3, #15
 800103a:	041b      	lsls	r3, r3, #16
 800103c:	0c1b      	lsrs	r3, r3, #16
 800103e:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8001040:	8a03      	ldrh	r3, [r0, #16]
 8001042:	b29b      	uxth	r3, r3
 8001044:	430b      	orrs	r3, r1
 8001046:	8203      	strh	r3, [r0, #16]
}
 8001048:	4770      	bx	lr

0800104a <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 800104a:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 800104c:	b119      	cbz	r1, 8001056 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 800104e:	b29b      	uxth	r3, r3
 8001050:	f043 0302 	orr.w	r3, r3, #2
 8001054:	e003      	b.n	800105e <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8001056:	f023 0302 	bic.w	r3, r3, #2
 800105a:	041b      	lsls	r3, r3, #16
 800105c:	0c1b      	lsrs	r3, r3, #16
 800105e:	8183      	strh	r3, [r0, #12]
 8001060:	4770      	bx	lr

08001062 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8001062:	8983      	ldrh	r3, [r0, #12]
 8001064:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001068:	041b      	lsls	r3, r3, #16
 800106a:	0c1b      	lsrs	r3, r3, #16
 800106c:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 800106e:	8983      	ldrh	r3, [r0, #12]
 8001070:	b29b      	uxth	r3, r3
 8001072:	430b      	orrs	r3, r1
 8001074:	8183      	strh	r3, [r0, #12]
}
 8001076:	4770      	bx	lr

08001078 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8001078:	8a03      	ldrh	r3, [r0, #16]
 800107a:	f023 0320 	bic.w	r3, r3, #32
 800107e:	041b      	lsls	r3, r3, #16
 8001080:	0c1b      	lsrs	r3, r3, #16
 8001082:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8001084:	8a03      	ldrh	r3, [r0, #16]
 8001086:	b29b      	uxth	r3, r3
 8001088:	430b      	orrs	r3, r1
 800108a:	8203      	strh	r3, [r0, #16]
}
 800108c:	4770      	bx	lr

0800108e <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 800108e:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001090:	b119      	cbz	r1, 800109a <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8001092:	b29b      	uxth	r3, r3
 8001094:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001098:	e003      	b.n	80010a2 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 800109a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800109e:	041b      	lsls	r3, r3, #16
 80010a0:	0c1b      	lsrs	r3, r3, #16
 80010a2:	8203      	strh	r3, [r0, #16]
 80010a4:	4770      	bx	lr

080010a6 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 80010a6:	8983      	ldrh	r3, [r0, #12]
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	8183      	strh	r3, [r0, #12]
}
 80010b0:	4770      	bx	lr

080010b2 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 80010b2:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80010b4:	b119      	cbz	r1, 80010be <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	f043 0308 	orr.w	r3, r3, #8
 80010bc:	e003      	b.n	80010c6 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 80010be:	f023 0308 	bic.w	r3, r3, #8
 80010c2:	041b      	lsls	r3, r3, #16
 80010c4:	0c1b      	lsrs	r3, r3, #16
 80010c6:	8283      	strh	r3, [r0, #20]
 80010c8:	4770      	bx	lr

080010ca <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 80010ca:	8b03      	ldrh	r3, [r0, #24]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 80010d0:	8b03      	ldrh	r3, [r0, #24]
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80010d8:	8303      	strh	r3, [r0, #24]
}
 80010da:	4770      	bx	lr

080010dc <USART_SmartCardCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 80010dc:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010de:	b119      	cbz	r1, 80010e8 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	f043 0320 	orr.w	r3, r3, #32
 80010e6:	e003      	b.n	80010f0 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 80010e8:	f023 0320 	bic.w	r3, r3, #32
 80010ec:	041b      	lsls	r3, r3, #16
 80010ee:	0c1b      	lsrs	r3, r3, #16
 80010f0:	8283      	strh	r3, [r0, #20]
 80010f2:	4770      	bx	lr

080010f4 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80010f4:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80010f6:	b119      	cbz	r1, 8001100 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	f043 0310 	orr.w	r3, r3, #16
 80010fe:	e003      	b.n	8001108 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8001100:	f023 0310 	bic.w	r3, r3, #16
 8001104:	041b      	lsls	r3, r3, #16
 8001106:	0c1b      	lsrs	r3, r3, #16
 8001108:	8283      	strh	r3, [r0, #20]
 800110a:	4770      	bx	lr

0800110c <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 800110c:	8a83      	ldrh	r3, [r0, #20]
 800110e:	f023 0304 	bic.w	r3, r3, #4
 8001112:	041b      	lsls	r3, r3, #16
 8001114:	0c1b      	lsrs	r3, r3, #16
 8001116:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8001118:	8a83      	ldrh	r3, [r0, #20]
 800111a:	b29b      	uxth	r3, r3
 800111c:	430b      	orrs	r3, r1
 800111e:	8283      	strh	r3, [r0, #20]
}
 8001120:	4770      	bx	lr

08001122 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8001122:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001124:	b119      	cbz	r1, 800112e <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8001126:	b29b      	uxth	r3, r3
 8001128:	f043 0302 	orr.w	r3, r3, #2
 800112c:	e003      	b.n	8001136 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 800112e:	f023 0302 	bic.w	r3, r3, #2
 8001132:	041b      	lsls	r3, r3, #16
 8001134:	0c1b      	lsrs	r3, r3, #16
 8001136:	8283      	strh	r3, [r0, #20]
 8001138:	4770      	bx	lr

0800113a <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800113a:	8a83      	ldrh	r3, [r0, #20]
 800113c:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800113e:	b10a      	cbz	r2, 8001144 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8001140:	4319      	orrs	r1, r3
 8001142:	e001      	b.n	8001148 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8001144:	ea23 0101 	bic.w	r1, r3, r1
 8001148:	8281      	strh	r1, [r0, #20]
 800114a:	4770      	bx	lr

0800114c <USART_ITConfig>:
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800114c:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001150:	b510      	push	{r4, lr}

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001152:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 8001156:	2401      	movs	r4, #1
 8001158:	fa14 f101 	lsls.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800115c:	42a3      	cmp	r3, r4
 800115e:	d101      	bne.n	8001164 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8001160:	300c      	adds	r0, #12
 8001162:	e004      	b.n	800116e <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001164:	2b02      	cmp	r3, #2
 8001166:	d101      	bne.n	800116c <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8001168:	3010      	adds	r0, #16
 800116a:	e000      	b.n	800116e <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800116c:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800116e:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8001170:	b10a      	cbz	r2, 8001176 <USART_ITConfig+0x2a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001172:	4319      	orrs	r1, r3
 8001174:	e001      	b.n	800117a <USART_ITConfig+0x2e>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001176:	ea23 0101 	bic.w	r1, r3, r1
 800117a:	6001      	str	r1, [r0, #0]
 800117c:	bd10      	pop	{r4, pc}

0800117e <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 800117e:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 8001180:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001182:	bf0c      	ite	eq
 8001184:	2000      	moveq	r0, #0
 8001186:	2001      	movne	r0, #1
 8001188:	4770      	bx	lr

0800118a <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 800118a:	43c9      	mvns	r1, r1
 800118c:	b289      	uxth	r1, r1
 800118e:	8001      	strh	r1, [r0, #0]
}
 8001190:	4770      	bx	lr

08001192 <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8001192:	2201      	movs	r2, #1
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001194:	b510      	push	{r4, lr}
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001196:	f001 031f 	and.w	r3, r1, #31
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800119a:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 800119e:	409a      	lsls	r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80011a0:	2c01      	cmp	r4, #1
 80011a2:	d101      	bne.n	80011a8 <USART_GetITStatus+0x16>
  {
    itmask &= USARTx->CR1;
 80011a4:	8983      	ldrh	r3, [r0, #12]
 80011a6:	e003      	b.n	80011b0 <USART_GetITStatus+0x1e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80011a8:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 80011aa:	bf0c      	ite	eq
 80011ac:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80011ae:	8a83      	ldrhne	r3, [r0, #20]
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80011b4:	8802      	ldrh	r2, [r0, #0]
 80011b6:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80011b8:	b143      	cbz	r3, 80011cc <USART_GetITStatus+0x3a>
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 80011ba:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 80011bc:	2301      	movs	r3, #1
 80011be:	fa13 f101 	lsls.w	r1, r3, r1
  *            @arg USART_IT_NE:   Noise Error interrupt
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
 80011c2:	4211      	tst	r1, r2
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 80011c4:	bf0c      	ite	eq
 80011c6:	2000      	moveq	r0, #0
 80011c8:	2001      	movne	r0, #1
 80011ca:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80011cc:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80011ce:	bd10      	pop	{r4, pc}

080011d0 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80011d0:	0a09      	lsrs	r1, r1, #8
 80011d2:	2301      	movs	r3, #1
 80011d4:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 80011d6:	43db      	mvns	r3, r3
 80011d8:	b29b      	uxth	r3, r3
 80011da:	8003      	strh	r3, [r0, #0]
}
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop

080011e0 <_delay_ms>:
  volatile uint32_t i;				\
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
 80011e0:	b082      	sub	sp, #8
	while (t-- > 0) {
		__delay();
 80011e2:	2200      	movs	r2, #0
 80011e4:	f242 730f 	movw	r3, #9999	; 0x270f
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
	while (t-- > 0) {
 80011e8:	e009      	b.n	80011fe <_delay_ms+0x1e>
		__delay();
 80011ea:	9201      	str	r2, [sp, #4]
 80011ec:	e003      	b.n	80011f6 <_delay_ms+0x16>
 80011ee:	bf00      	nop
 80011f0:	9901      	ldr	r1, [sp, #4]
 80011f2:	3101      	adds	r1, #1
 80011f4:	9101      	str	r1, [sp, #4]
 80011f6:	9901      	ldr	r1, [sp, #4]
 80011f8:	4299      	cmp	r1, r3
 80011fa:	d9f8      	bls.n	80011ee <_delay_ms+0xe>
 80011fc:	3801      	subs	r0, #1
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
	while (t-- > 0) {
 80011fe:	2800      	cmp	r0, #0
 8001200:	d1f3      	bne.n	80011ea <_delay_ms+0xa>
		__delay();
	}
}
 8001202:	b002      	add	sp, #8
 8001204:	4770      	bx	lr
	...

08001208 <_close>:
	}
}

int _close(int file) {
	return -1;
}
 8001208:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800120c:	4770      	bx	lr

0800120e <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
	errno = ENOMEM;
 800120e:	4b03      	ldr	r3, [pc, #12]	; (800121c <_execve+0xe>)
 8001210:	220c      	movs	r2, #12
 8001212:	601a      	str	r2, [r3, #0]
	return -1;
}
 8001214:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	200011dc 	.word	0x200011dc

08001220 <_fork>:
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
	errno = EAGAIN;
 8001220:	4b02      	ldr	r3, [pc, #8]	; (800122c <_fork+0xc>)
 8001222:	220b      	movs	r2, #11
 8001224:	601a      	str	r2, [r3, #0]
	return -1;
}
 8001226:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800122a:	4770      	bx	lr
 800122c:	200011dc 	.word	0x200011dc

08001230 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 8001230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001234:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001236:	2000      	movs	r0, #0
 8001238:	4770      	bx	lr

0800123a <_getpid>:
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
	return 1;
}
 800123a:	2001      	movs	r0, #1
 800123c:	4770      	bx	lr

0800123e <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
	switch (file) {
 800123e:	2802      	cmp	r0, #2
 8001240:	d904      	bls.n	800124c <_isatty+0xe>
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8001242:	4b03      	ldr	r3, [pc, #12]	; (8001250 <_isatty+0x12>)
 8001244:	2209      	movs	r2, #9
 8001246:	601a      	str	r2, [r3, #0]
		return 0;
 8001248:	2000      	movs	r0, #0
 800124a:	4770      	bx	lr
int _isatty(int file) {
	switch (file) {
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 800124c:	2001      	movs	r0, #1
	default:
		//errno = ENOTTY;
		errno = EBADF;
		return 0;
	}
}
 800124e:	4770      	bx	lr
 8001250:	200011dc 	.word	0x200011dc

08001254 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
	errno = EINVAL;
 8001254:	4b02      	ldr	r3, [pc, #8]	; (8001260 <_kill+0xc>)
 8001256:	2216      	movs	r2, #22
 8001258:	601a      	str	r2, [r3, #0]
	return (-1);
}
 800125a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800125e:	4770      	bx	lr
 8001260:	200011dc 	.word	0x200011dc

08001264 <_link>:
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
	errno = EMLINK;
 8001264:	4b02      	ldr	r3, [pc, #8]	; (8001270 <_link+0xc>)
 8001266:	221f      	movs	r2, #31
 8001268:	601a      	str	r2, [r3, #0]
	return -1;
}
 800126a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800126e:	4770      	bx	lr
 8001270:	200011dc 	.word	0x200011dc

08001274 <_lseek>:
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
	return 0;
}
 8001274:	2000      	movs	r0, #0
 8001276:	4770      	bx	lr

08001278 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */

int _read(int file, char *ptr, int len) {
 8001278:	b530      	push	{r4, r5, lr}
	int n;
	int num = 0;
	switch (file) {
 800127a:	b138      	cbz	r0, 800128c <_read+0x14>
 800127c:	e00d      	b.n	800129a <_read+0x22>
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 800127e:	881d      	ldrh	r5, [r3, #0]
 8001280:	06ad      	lsls	r5, r5, #26
 8001282:	d5fc      	bpl.n	800127e <_read+0x6>
			char c = (char)(USART1->DR & (uint16_t)0x01FF);
 8001284:	88a5      	ldrh	r5, [r4, #4]
 8001286:	540d      	strb	r5, [r1, r0]
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8001288:	3001      	adds	r0, #1
 800128a:	e001      	b.n	8001290 <_read+0x18>
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 800128c:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <_read+0x30>)
 800128e:	461c      	mov	r4, r3
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8001290:	4290      	cmp	r0, r2
 8001292:	dbf4      	blt.n	800127e <_read+0x6>
 8001294:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8001298:	bd30      	pop	{r4, r5, pc}
					*ptr++ = c;
					num++;
				}
				break;
				default:
				errno = EBADF;
 800129a:	4b04      	ldr	r3, [pc, #16]	; (80012ac <_read+0x34>)
 800129c:	2209      	movs	r2, #9
 800129e:	601a      	str	r2, [r3, #0]
				return -1;
 80012a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			}
	return num;
}
 80012a4:	bd30      	pop	{r4, r5, pc}
 80012a6:	bf00      	nop
 80012a8:	40011000 	.word	0x40011000
 80012ac:	200011dc 	.word	0x200011dc

080012b0 <_stat>:
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
	st->st_mode = S_IFCHR;
 80012b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012b4:	604b      	str	r3, [r1, #4]
	return 0;
}
 80012b6:	2000      	movs	r0, #0
 80012b8:	4770      	bx	lr

080012ba <_times>:
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
	return -1;
}
 80012ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012be:	4770      	bx	lr

080012c0 <_unlink>:
/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
	errno = ENOENT;
 80012c0:	4b02      	ldr	r3, [pc, #8]	; (80012cc <_unlink+0xc>)
 80012c2:	2202      	movs	r2, #2
 80012c4:	601a      	str	r2, [r3, #0]
	return -1;
}
 80012c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012ca:	4770      	bx	lr
 80012cc:	200011dc 	.word	0x200011dc

080012d0 <_wait>:
/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
	errno = ECHILD;
 80012d0:	4b02      	ldr	r3, [pc, #8]	; (80012dc <_wait+0xc>)
 80012d2:	220a      	movs	r2, #10
 80012d4:	601a      	str	r2, [r3, #0]
	return -1;
}
 80012d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012da:	4770      	bx	lr
 80012dc:	200011dc 	.word	0x200011dc

080012e0 <_write>:
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 80012e0:	2801      	cmp	r0, #1
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 80012e2:	b530      	push	{r4, r5, lr}
	int n;
	switch (file) {
 80012e4:	d009      	beq.n	80012fa <_write+0x1a>
 80012e6:	2802      	cmp	r0, #2
 80012e8:	d11a      	bne.n	8001320 <_write+0x40>
 80012ea:	e013      	b.n	8001314 <_write+0x34>
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 80012ec:	8805      	ldrh	r5, [r0, #0]
 80012ee:	066d      	lsls	r5, r5, #25
 80012f0:	d5fc      	bpl.n	80012ec <_write+0xc>
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 80012f2:	5ccd      	ldrb	r5, [r1, r3]
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 80012f4:	3301      	adds	r3, #1
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 80012f6:	80a5      	strh	r5, [r4, #4]
 80012f8:	e002      	b.n	8001300 <_write+0x20>
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 80012fa:	480d      	ldr	r0, [pc, #52]	; (8001330 <_write+0x50>)
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 80012fc:	2300      	movs	r3, #0
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 80012fe:	4604      	mov	r4, r0
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8001300:	4293      	cmp	r3, r2
 8001302:	dbf3      	blt.n	80012ec <_write+0xc>
 8001304:	e011      	b.n	800132a <_write+0x4a>
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8001306:	8805      	ldrh	r5, [r0, #0]
 8001308:	066d      	lsls	r5, r5, #25
 800130a:	d5fc      	bpl.n	8001306 <_write+0x26>
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 800130c:	5ccd      	ldrb	r5, [r1, r3]
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 800130e:	3301      	adds	r3, #1
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8001310:	80a5      	strh	r5, [r4, #4]
 8001312:	e002      	b.n	800131a <_write+0x3a>
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8001314:	4806      	ldr	r0, [pc, #24]	; (8001330 <_write+0x50>)
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 8001316:	2300      	movs	r3, #0
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8001318:	4604      	mov	r4, r0
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 800131a:	4293      	cmp	r3, r2
 800131c:	dbf3      	blt.n	8001306 <_write+0x26>
 800131e:	e004      	b.n	800132a <_write+0x4a>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				default:
				errno = EBADF;
 8001320:	4b04      	ldr	r3, [pc, #16]	; (8001334 <_write+0x54>)
 8001322:	2209      	movs	r2, #9
 8001324:	601a      	str	r2, [r3, #0]
				return -1;
 8001326:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
			}
	return len;
}
 800132a:	4610      	mov	r0, r2
 800132c:	bd30      	pop	{r4, r5, pc}
 800132e:	bf00      	nop
 8001330:	40011000 	.word	0x40011000
 8001334:	200011dc 	.word	0x200011dc

08001338 <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 8001338:	b508      	push	{r3, lr}

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 800133a:	4b0d      	ldr	r3, [pc, #52]	; (8001370 <_sbrk+0x38>)
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	b90a      	cbnz	r2, 8001344 <_sbrk+0xc>
		heap_end = &_ebss;
 8001340:	4a0c      	ldr	r2, [pc, #48]	; (8001374 <_sbrk+0x3c>)
 8001342:	601a      	str	r2, [r3, #0]
	}
	prev_heap_end = heap_end;
 8001344:	681b      	ldr	r3, [r3, #0]
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8001346:	f3ef 8208 	mrs	r2, MSP

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 800134a:	1818      	adds	r0, r3, r0
 800134c:	4290      	cmp	r0, r2
 800134e:	d90a      	bls.n	8001366 <_sbrk+0x2e>
		_write(STDERR_FILENO, "Heap and stack collision\n", 25);
 8001350:	2219      	movs	r2, #25
 8001352:	2002      	movs	r0, #2
 8001354:	4908      	ldr	r1, [pc, #32]	; (8001378 <_sbrk+0x40>)
 8001356:	f7ff ffc3 	bl	80012e0 <_write>
		errno = ENOMEM;
 800135a:	4b08      	ldr	r3, [pc, #32]	; (800137c <_sbrk+0x44>)
 800135c:	220c      	movs	r2, #12
 800135e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001360:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001364:	e001      	b.n	800136a <_sbrk+0x32>
		//abort ();
	}

	heap_end += incr;
 8001366:	4a02      	ldr	r2, [pc, #8]	; (8001370 <_sbrk+0x38>)
 8001368:	6010      	str	r0, [r2, #0]
	return (caddr_t) prev_heap_end;

}
 800136a:	4618      	mov	r0, r3
 800136c:	bd08      	pop	{r3, pc}
 800136e:	bf00      	nop
 8001370:	20000964 	.word	0x20000964
 8001374:	200011e0 	.word	0x200011e0
 8001378:	0800689b 	.word	0x0800689b
 800137c:	200011dc 	.word	0x200011dc

08001380 <_exit>:
char *__env[1] = { 0 };
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
 8001380:	b508      	push	{r3, lr}
	_write(1, "exit", 4);
 8001382:	2001      	movs	r0, #1
 8001384:	4902      	ldr	r1, [pc, #8]	; (8001390 <_exit+0x10>)
 8001386:	2204      	movs	r2, #4
 8001388:	f7ff ffaa 	bl	80012e0 <_write>
 800138c:	e7fe      	b.n	800138c <_exit+0xc>
 800138e:	bf00      	nop
 8001390:	080068b5 	.word	0x080068b5
 8001394:	08006920 	.word	0x08006920
 8001398:	20000000 	.word	0x20000000
 800139c:	2000095c 	.word	0x2000095c
 80013a0:	2000095c 	.word	0x2000095c
 80013a4:	200011e0 	.word	0x200011e0

080013a8 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 80013a8:	4770      	bx	lr

080013aa <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80013aa:	e7fe      	b.n	80013aa <HardFault_Handler>

080013ac <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80013ac:	e7fe      	b.n	80013ac <MemManage_Handler>

080013ae <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80013ae:	e7fe      	b.n	80013ae <BusFault_Handler>

080013b0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80013b0:	e7fe      	b.n	80013b0 <UsageFault_Handler>

080013b2 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 80013b2:	4770      	bx	lr

080013b4 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 80013b4:	4770      	bx	lr

080013b6 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 80013b6:	4770      	bx	lr

080013b8 <SystemInit>:
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80013b8:	4b33      	ldr	r3, [pc, #204]	; (8001488 <SystemInit+0xd0>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	f042 0201 	orr.w	r2, r2, #1
 80013c0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80013c6:	6819      	ldr	r1, [r3, #0]
 80013c8:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 80013cc:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80013d0:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80013d2:	492e      	ldr	r1, [pc, #184]	; (800148c <SystemInit+0xd4>)
 80013d4:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80013d6:	6819      	ldr	r1, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013d8:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80013da:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80013de:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80013e0:	60da      	str	r2, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80013e2:	9200      	str	r2, [sp, #0]
 80013e4:	9201      	str	r2, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80013ec:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80013f4:	9201      	str	r2, [sp, #4]
    StartUpCounter++;
 80013f6:	9a00      	ldr	r2, [sp, #0]
 80013f8:	3201      	adds	r2, #1
 80013fa:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80013fc:	9a01      	ldr	r2, [sp, #4]
 80013fe:	b91a      	cbnz	r2, 8001408 <SystemInit+0x50>
 8001400:	9a00      	ldr	r2, [sp, #0]
 8001402:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8001406:	d1f2      	bne.n	80013ee <SystemInit+0x36>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001408:	4b1f      	ldr	r3, [pc, #124]	; (8001488 <SystemInit+0xd0>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8001410:	bf18      	it	ne
 8001412:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001414:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001416:	9b01      	ldr	r3, [sp, #4]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d12e      	bne.n	800147a <SystemInit+0xc2>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800141c:	4b1a      	ldr	r3, [pc, #104]	; (8001488 <SystemInit+0xd0>)
 800141e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001420:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001424:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001426:	4a1a      	ldr	r2, [pc, #104]	; (8001490 <SystemInit+0xd8>)
 8001428:	6811      	ldr	r1, [r2, #0]
 800142a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800142e:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001434:	689a      	ldr	r2, [r3, #8]
 8001436:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800143a:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800143c:	689a      	ldr	r2, [r3, #8]
 800143e:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8001442:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001444:	4a13      	ldr	r2, [pc, #76]	; (8001494 <SystemInit+0xdc>)
 8001446:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800144e:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001450:	6819      	ldr	r1, [r3, #0]
 8001452:	4a0d      	ldr	r2, [pc, #52]	; (8001488 <SystemInit+0xd0>)
 8001454:	0189      	lsls	r1, r1, #6
 8001456:	d5fb      	bpl.n	8001450 <SystemInit+0x98>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001458:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <SystemInit+0xe0>)
 800145a:	f240 6105 	movw	r1, #1541	; 0x605
 800145e:	6019      	str	r1, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001460:	6893      	ldr	r3, [r2, #8]
 8001462:	f023 0303 	bic.w	r3, r3, #3
 8001466:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001468:	6893      	ldr	r3, [r2, #8]
 800146a:	f043 0302 	orr.w	r3, r3, #2
 800146e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001470:	6893      	ldr	r3, [r2, #8]
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	2b08      	cmp	r3, #8
 8001478:	d1fa      	bne.n	8001470 <SystemInit+0xb8>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <SystemInit+0xe4>)
 800147c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001480:	609a      	str	r2, [r3, #8]
#endif
}
 8001482:	b002      	add	sp, #8
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	24003010 	.word	0x24003010
 8001490:	40007000 	.word	0x40007000
 8001494:	07405419 	.word	0x07405419
 8001498:	40023c00 	.word	0x40023c00
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80014a0:	4b18      	ldr	r3, [pc, #96]	; (8001504 <SystemCoreClockUpdate+0x64>)
 80014a2:	4a19      	ldr	r2, [pc, #100]	; (8001508 <SystemCoreClockUpdate+0x68>)
 80014a4:	6899      	ldr	r1, [r3, #8]
 80014a6:	f001 010c 	and.w	r1, r1, #12

  switch (tmp)
 80014aa:	2904      	cmp	r1, #4
 80014ac:	d003      	beq.n	80014b6 <SystemCoreClockUpdate+0x16>
 80014ae:	2908      	cmp	r1, #8
 80014b0:	d003      	beq.n	80014ba <SystemCoreClockUpdate+0x1a>
 80014b2:	4b16      	ldr	r3, [pc, #88]	; (800150c <SystemCoreClockUpdate+0x6c>)
 80014b4:	e019      	b.n	80014ea <SystemCoreClockUpdate+0x4a>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80014b6:	4b16      	ldr	r3, [pc, #88]	; (8001510 <SystemCoreClockUpdate+0x70>)
 80014b8:	e017      	b.n	80014ea <SystemCoreClockUpdate+0x4a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80014ba:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014bc:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 80014be:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80014c2:	6859      	ldr	r1, [r3, #4]
 80014c4:	bf14      	ite	ne
 80014c6:	4b12      	ldrne	r3, [pc, #72]	; (8001510 <SystemCoreClockUpdate+0x70>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80014c8:	4b10      	ldreq	r3, [pc, #64]	; (800150c <SystemCoreClockUpdate+0x6c>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014ca:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80014ce:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80014d2:	4a0c      	ldr	r2, [pc, #48]	; (8001504 <SystemCoreClockUpdate+0x64>)
 80014d4:	6852      	ldr	r2, [r2, #4]
 80014d6:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80014da:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80014de:	3201      	adds	r2, #1
 80014e0:	0052      	lsls	r2, r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80014e2:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
 80014e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80014e8:	4a07      	ldr	r2, [pc, #28]	; (8001508 <SystemCoreClockUpdate+0x68>)
 80014ea:	6013      	str	r3, [r2, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <SystemCoreClockUpdate+0x64>)
 80014ee:	689a      	ldr	r2, [r3, #8]
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <SystemCoreClockUpdate+0x68>)
 80014f2:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80014f6:	189a      	adds	r2, r3, r2
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80014f8:	6819      	ldr	r1, [r3, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80014fa:	7912      	ldrb	r2, [r2, #4]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80014fc:	fa31 f202 	lsrs.w	r2, r1, r2
 8001500:	601a      	str	r2, [r3, #0]
}
 8001502:	4770      	bx	lr
 8001504:	40023800 	.word	0x40023800
 8001508:	20000088 	.word	0x20000088
 800150c:	00f42400 	.word	0x00f42400
 8001510:	007a1200 	.word	0x007a1200

08001514 <cleanup_glue>:
 8001514:	b538      	push	{r3, r4, r5, lr}
 8001516:	460c      	mov	r4, r1
 8001518:	6809      	ldr	r1, [r1, #0]
 800151a:	4605      	mov	r5, r0
 800151c:	b109      	cbz	r1, 8001522 <cleanup_glue+0xe>
 800151e:	f7ff fff9 	bl	8001514 <cleanup_glue>
 8001522:	4628      	mov	r0, r5
 8001524:	4621      	mov	r1, r4
 8001526:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800152a:	f002 ba21 	b.w	8003970 <_free_r>
 800152e:	bf00      	nop

08001530 <_reclaim_reent>:
 8001530:	4b22      	ldr	r3, [pc, #136]	; (80015bc <_reclaim_reent+0x8c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4298      	cmp	r0, r3
 8001536:	b570      	push	{r4, r5, r6, lr}
 8001538:	4605      	mov	r5, r0
 800153a:	d032      	beq.n	80015a2 <_reclaim_reent+0x72>
 800153c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800153e:	b1ab      	cbz	r3, 800156c <_reclaim_reent+0x3c>
 8001540:	2200      	movs	r2, #0
 8001542:	4616      	mov	r6, r2
 8001544:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001548:	b909      	cbnz	r1, 800154e <_reclaim_reent+0x1e>
 800154a:	e007      	b.n	800155c <_reclaim_reent+0x2c>
 800154c:	4621      	mov	r1, r4
 800154e:	680c      	ldr	r4, [r1, #0]
 8001550:	4628      	mov	r0, r5
 8001552:	f002 fa0d 	bl	8003970 <_free_r>
 8001556:	2c00      	cmp	r4, #0
 8001558:	d1f8      	bne.n	800154c <_reclaim_reent+0x1c>
 800155a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800155c:	3601      	adds	r6, #1
 800155e:	2e20      	cmp	r6, #32
 8001560:	4632      	mov	r2, r6
 8001562:	d1ef      	bne.n	8001544 <_reclaim_reent+0x14>
 8001564:	4628      	mov	r0, r5
 8001566:	4619      	mov	r1, r3
 8001568:	f002 fa02 	bl	8003970 <_free_r>
 800156c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800156e:	b111      	cbz	r1, 8001576 <_reclaim_reent+0x46>
 8001570:	4628      	mov	r0, r5
 8001572:	f002 f9fd 	bl	8003970 <_free_r>
 8001576:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 800157a:	b159      	cbz	r1, 8001594 <_reclaim_reent+0x64>
 800157c:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 8001580:	42b1      	cmp	r1, r6
 8001582:	d101      	bne.n	8001588 <_reclaim_reent+0x58>
 8001584:	e006      	b.n	8001594 <_reclaim_reent+0x64>
 8001586:	4621      	mov	r1, r4
 8001588:	680c      	ldr	r4, [r1, #0]
 800158a:	4628      	mov	r0, r5
 800158c:	f002 f9f0 	bl	8003970 <_free_r>
 8001590:	42a6      	cmp	r6, r4
 8001592:	d1f8      	bne.n	8001586 <_reclaim_reent+0x56>
 8001594:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8001596:	b111      	cbz	r1, 800159e <_reclaim_reent+0x6e>
 8001598:	4628      	mov	r0, r5
 800159a:	f002 f9e9 	bl	8003970 <_free_r>
 800159e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80015a0:	b903      	cbnz	r3, 80015a4 <_reclaim_reent+0x74>
 80015a2:	bd70      	pop	{r4, r5, r6, pc}
 80015a4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80015a6:	4628      	mov	r0, r5
 80015a8:	4798      	blx	r3
 80015aa:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 80015ae:	2900      	cmp	r1, #0
 80015b0:	d0f7      	beq.n	80015a2 <_reclaim_reent+0x72>
 80015b2:	4628      	mov	r0, r5
 80015b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80015b8:	e7ac      	b.n	8001514 <cleanup_glue>
 80015ba:	bf00      	nop
 80015bc:	200000a0 	.word	0x200000a0

080015c0 <_wrapup_reent>:
 80015c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015c2:	4607      	mov	r7, r0
 80015c4:	b1b0      	cbz	r0, 80015f4 <_wrapup_reent+0x34>
 80015c6:	f8d7 6148 	ldr.w	r6, [r7, #328]	; 0x148
 80015ca:	b176      	cbz	r6, 80015ea <_wrapup_reent+0x2a>
 80015cc:	6875      	ldr	r5, [r6, #4]
 80015ce:	1e6c      	subs	r4, r5, #1
 80015d0:	d408      	bmi.n	80015e4 <_wrapup_reent+0x24>
 80015d2:	3502      	adds	r5, #2
 80015d4:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 80015d8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80015dc:	3c01      	subs	r4, #1
 80015de:	4798      	blx	r3
 80015e0:	1c63      	adds	r3, r4, #1
 80015e2:	d1f9      	bne.n	80015d8 <_wrapup_reent+0x18>
 80015e4:	6836      	ldr	r6, [r6, #0]
 80015e6:	2e00      	cmp	r6, #0
 80015e8:	d1f0      	bne.n	80015cc <_wrapup_reent+0xc>
 80015ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015ec:	b10b      	cbz	r3, 80015f2 <_wrapup_reent+0x32>
 80015ee:	4638      	mov	r0, r7
 80015f0:	4798      	blx	r3
 80015f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80015f4:	4b01      	ldr	r3, [pc, #4]	; (80015fc <_wrapup_reent+0x3c>)
 80015f6:	681f      	ldr	r7, [r3, #0]
 80015f8:	e7e5      	b.n	80015c6 <_wrapup_reent+0x6>
 80015fa:	bf00      	nop
 80015fc:	200000a0 	.word	0x200000a0

08001600 <_sprintf_r>:
 8001600:	b40c      	push	{r2, r3}
 8001602:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001604:	b09d      	sub	sp, #116	; 0x74
 8001606:	ac22      	add	r4, sp, #136	; 0x88
 8001608:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800160c:	f854 2b04 	ldr.w	r2, [r4], #4
 8001610:	9101      	str	r1, [sp, #4]
 8001612:	460e      	mov	r6, r1
 8001614:	4623      	mov	r3, r4
 8001616:	9503      	str	r5, [sp, #12]
 8001618:	9506      	str	r5, [sp, #24]
 800161a:	a901      	add	r1, sp, #4
 800161c:	f44f 7702 	mov.w	r7, #520	; 0x208
 8001620:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8001624:	f8ad 7010 	strh.w	r7, [sp, #16]
 8001628:	9605      	str	r6, [sp, #20]
 800162a:	f8ad 5012 	strh.w	r5, [sp, #18]
 800162e:	941b      	str	r4, [sp, #108]	; 0x6c
 8001630:	f000 f830 	bl	8001694 <_svfprintf_r>
 8001634:	9b01      	ldr	r3, [sp, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	701a      	strb	r2, [r3, #0]
 800163a:	b01d      	add	sp, #116	; 0x74
 800163c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8001640:	b002      	add	sp, #8
 8001642:	4770      	bx	lr

08001644 <sprintf>:
 8001644:	b40e      	push	{r1, r2, r3}
 8001646:	b570      	push	{r4, r5, r6, lr}
 8001648:	b09d      	sub	sp, #116	; 0x74
 800164a:	ac21      	add	r4, sp, #132	; 0x84
 800164c:	f240 03a0 	movw	r3, #160	; 0xa0
 8001650:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001654:	f854 2b04 	ldr.w	r2, [r4], #4
 8001658:	4606      	mov	r6, r0
 800165a:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800165e:	6818      	ldr	r0, [r3, #0]
 8001660:	9503      	str	r5, [sp, #12]
 8001662:	f44f 7302 	mov.w	r3, #520	; 0x208
 8001666:	f8ad 3010 	strh.w	r3, [sp, #16]
 800166a:	9506      	str	r5, [sp, #24]
 800166c:	4623      	mov	r3, r4
 800166e:	a901      	add	r1, sp, #4
 8001670:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8001674:	9601      	str	r6, [sp, #4]
 8001676:	9605      	str	r6, [sp, #20]
 8001678:	f8ad 5012 	strh.w	r5, [sp, #18]
 800167c:	941b      	str	r4, [sp, #108]	; 0x6c
 800167e:	f000 f809 	bl	8001694 <_svfprintf_r>
 8001682:	9b01      	ldr	r3, [sp, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
 8001688:	b01d      	add	sp, #116	; 0x74
 800168a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800168e:	b003      	add	sp, #12
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop

08001694 <_svfprintf_r>:
 8001694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001698:	b0c5      	sub	sp, #276	; 0x114
 800169a:	468a      	mov	sl, r1
 800169c:	4614      	mov	r4, r2
 800169e:	930e      	str	r3, [sp, #56]	; 0x38
 80016a0:	900f      	str	r0, [sp, #60]	; 0x3c
 80016a2:	f002 fa5d 	bl	8003b60 <_localeconv_r>
 80016a6:	6800      	ldr	r0, [r0, #0]
 80016a8:	9017      	str	r0, [sp, #92]	; 0x5c
 80016aa:	f003 fb33 	bl	8004d14 <strlen>
 80016ae:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80016b2:	901a      	str	r0, [sp, #104]	; 0x68
 80016b4:	2100      	movs	r1, #0
 80016b6:	2000      	movs	r0, #0
 80016b8:	061a      	lsls	r2, r3, #24
 80016ba:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 80016be:	d504      	bpl.n	80016ca <_svfprintf_r+0x36>
 80016c0:	f8da 3010 	ldr.w	r3, [sl, #16]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f001 8004 	beq.w	80026d2 <_svfprintf_r+0x103e>
 80016ca:	2300      	movs	r3, #0
 80016cc:	f10d 00e3 	add.w	r0, sp, #227	; 0xe3
 80016d0:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 80016d4:	a91f      	add	r1, sp, #124	; 0x7c
 80016d6:	9310      	str	r3, [sp, #64]	; 0x40
 80016d8:	933b      	str	r3, [sp, #236]	; 0xec
 80016da:	933a      	str	r3, [sp, #232]	; 0xe8
 80016dc:	931c      	str	r3, [sp, #112]	; 0x70
 80016de:	931b      	str	r3, [sp, #108]	; 0x6c
 80016e0:	930c      	str	r3, [sp, #48]	; 0x30
 80016e2:	ebc0 030b 	rsb	r3, r0, fp
 80016e6:	9007      	str	r0, [sp, #28]
 80016e8:	9139      	str	r1, [sp, #228]	; 0xe4
 80016ea:	9409      	str	r4, [sp, #36]	; 0x24
 80016ec:	460e      	mov	r6, r1
 80016ee:	931d      	str	r3, [sp, #116]	; 0x74
 80016f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80016f2:	7803      	ldrb	r3, [r0, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	bf18      	it	ne
 80016f8:	2b25      	cmpne	r3, #37	; 0x25
 80016fa:	f000 80af 	beq.w	800185c <_svfprintf_r+0x1c8>
 80016fe:	4607      	mov	r7, r0
 8001700:	f817 3f01 	ldrb.w	r3, [r7, #1]!
 8001704:	2b25      	cmp	r3, #37	; 0x25
 8001706:	bf18      	it	ne
 8001708:	2b00      	cmpne	r3, #0
 800170a:	d1f9      	bne.n	8001700 <_svfprintf_r+0x6c>
 800170c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800170e:	ebb7 0801 	subs.w	r8, r7, r1
 8001712:	d00e      	beq.n	8001732 <_svfprintf_r+0x9e>
 8001714:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001716:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001718:	6031      	str	r1, [r6, #0]
 800171a:	3401      	adds	r4, #1
 800171c:	4445      	add	r5, r8
 800171e:	2c07      	cmp	r4, #7
 8001720:	f8c6 8004 	str.w	r8, [r6, #4]
 8001724:	953b      	str	r5, [sp, #236]	; 0xec
 8001726:	943a      	str	r4, [sp, #232]	; 0xe8
 8001728:	dc7c      	bgt.n	8001824 <_svfprintf_r+0x190>
 800172a:	3608      	adds	r6, #8
 800172c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800172e:	4442      	add	r2, r8
 8001730:	920c      	str	r2, [sp, #48]	; 0x30
 8001732:	783b      	ldrb	r3, [r7, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d07d      	beq.n	8001834 <_svfprintf_r+0x1a0>
 8001738:	3701      	adds	r7, #1
 800173a:	9709      	str	r7, [sp, #36]	; 0x24
 800173c:	2300      	movs	r3, #0
 800173e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001740:	930b      	str	r3, [sp, #44]	; 0x2c
 8001742:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8001746:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800174a:	9308      	str	r3, [sp, #32]
 800174c:	2720      	movs	r7, #32
 800174e:	252b      	movs	r5, #43	; 0x2b
 8001750:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001754:	f1a3 0220 	sub.w	r2, r3, #32
 8001758:	2a58      	cmp	r2, #88	; 0x58
 800175a:	f200 823b 	bhi.w	8001bd4 <_svfprintf_r+0x540>
 800175e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001762:	024c      	.short	0x024c
 8001764:	02390239 	.word	0x02390239
 8001768:	02390254 	.word	0x02390254
 800176c:	02390239 	.word	0x02390239
 8001770:	02390239 	.word	0x02390239
 8001774:	02590239 	.word	0x02590239
 8001778:	0239007f 	.word	0x0239007f
 800177c:	0082005c 	.word	0x0082005c
 8001780:	009d0239 	.word	0x009d0239
 8001784:	00a200a2 	.word	0x00a200a2
 8001788:	00a200a2 	.word	0x00a200a2
 800178c:	00a200a2 	.word	0x00a200a2
 8001790:	00a200a2 	.word	0x00a200a2
 8001794:	023900a2 	.word	0x023900a2
 8001798:	02390239 	.word	0x02390239
 800179c:	02390239 	.word	0x02390239
 80017a0:	02390239 	.word	0x02390239
 80017a4:	02390239 	.word	0x02390239
 80017a8:	00b50239 	.word	0x00b50239
 80017ac:	02390154 	.word	0x02390154
 80017b0:	02390154 	.word	0x02390154
 80017b4:	02390239 	.word	0x02390239
 80017b8:	018b0239 	.word	0x018b0239
 80017bc:	02390239 	.word	0x02390239
 80017c0:	02390190 	.word	0x02390190
 80017c4:	02390239 	.word	0x02390239
 80017c8:	02390239 	.word	0x02390239
 80017cc:	023901a7 	.word	0x023901a7
 80017d0:	01ba0239 	.word	0x01ba0239
 80017d4:	02390239 	.word	0x02390239
 80017d8:	02390239 	.word	0x02390239
 80017dc:	02390239 	.word	0x02390239
 80017e0:	02390239 	.word	0x02390239
 80017e4:	02390239 	.word	0x02390239
 80017e8:	02780293 	.word	0x02780293
 80017ec:	01540154 	.word	0x01540154
 80017f0:	028e0154 	.word	0x028e0154
 80017f4:	02390278 	.word	0x02390278
 80017f8:	02130239 	.word	0x02130239
 80017fc:	02180239 	.word	0x02180239
 8001800:	02a50224 	.word	0x02a50224
 8001804:	023901de 	.word	0x023901de
 8001808:	023901e3 	.word	0x023901e3
 800180c:	02390264 	.word	0x02390264
 8001810:	02c70239 	.word	0x02c70239
 8001814:	4252      	negs	r2, r2
 8001816:	920b      	str	r2, [sp, #44]	; 0x2c
 8001818:	930e      	str	r3, [sp, #56]	; 0x38
 800181a:	9b08      	ldr	r3, [sp, #32]
 800181c:	f043 0304 	orr.w	r3, r3, #4
 8001820:	9308      	str	r3, [sp, #32]
 8001822:	e795      	b.n	8001750 <_svfprintf_r+0xbc>
 8001824:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001826:	4651      	mov	r1, sl
 8001828:	465a      	mov	r2, fp
 800182a:	f003 faa3 	bl	8004d74 <__ssprint_r>
 800182e:	b940      	cbnz	r0, 8001842 <_svfprintf_r+0x1ae>
 8001830:	ae1f      	add	r6, sp, #124	; 0x7c
 8001832:	e77b      	b.n	800172c <_svfprintf_r+0x98>
 8001834:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 8001836:	b123      	cbz	r3, 8001842 <_svfprintf_r+0x1ae>
 8001838:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800183a:	4651      	mov	r1, sl
 800183c:	aa39      	add	r2, sp, #228	; 0xe4
 800183e:	f003 fa99 	bl	8004d74 <__ssprint_r>
 8001842:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8001846:	f013 0f40 	tst.w	r3, #64	; 0x40
 800184a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800184c:	bf18      	it	ne
 800184e:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8001852:	930c      	str	r3, [sp, #48]	; 0x30
 8001854:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001856:	b045      	add	sp, #276	; 0x114
 8001858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800185c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800185e:	e768      	b.n	8001732 <_svfprintf_r+0x9e>
 8001860:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 8001864:	e774      	b.n	8001750 <_svfprintf_r+0xbc>
 8001866:	f810 3b01 	ldrb.w	r3, [r0], #1
 800186a:	2b2a      	cmp	r3, #42	; 0x2a
 800186c:	f001 804c 	beq.w	8002908 <_svfprintf_r+0x1274>
 8001870:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001874:	2400      	movs	r4, #0
 8001876:	2a09      	cmp	r2, #9
 8001878:	f63f af6c 	bhi.w	8001754 <_svfprintf_r+0xc0>
 800187c:	4601      	mov	r1, r0
 800187e:	2400      	movs	r4, #0
 8001880:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001884:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8001888:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800188c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001890:	2a09      	cmp	r2, #9
 8001892:	4608      	mov	r0, r1
 8001894:	d9f4      	bls.n	8001880 <_svfprintf_r+0x1ec>
 8001896:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 800189a:	e75b      	b.n	8001754 <_svfprintf_r+0xc0>
 800189c:	9a08      	ldr	r2, [sp, #32]
 800189e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80018a2:	9208      	str	r2, [sp, #32]
 80018a4:	e754      	b.n	8001750 <_svfprintf_r+0xbc>
 80018a6:	4601      	mov	r1, r0
 80018a8:	2200      	movs	r2, #0
 80018aa:	46b4      	mov	ip, r6
 80018ac:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 80018b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80018b4:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80018b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80018bc:	2e09      	cmp	r6, #9
 80018be:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80018c2:	4608      	mov	r0, r1
 80018c4:	d9f2      	bls.n	80018ac <_svfprintf_r+0x218>
 80018c6:	4666      	mov	r6, ip
 80018c8:	920b      	str	r2, [sp, #44]	; 0x2c
 80018ca:	e743      	b.n	8001754 <_svfprintf_r+0xc0>
 80018cc:	9315      	str	r3, [sp, #84]	; 0x54
 80018ce:	9b08      	ldr	r3, [sp, #32]
 80018d0:	9009      	str	r0, [sp, #36]	; 0x24
 80018d2:	f043 0310 	orr.w	r3, r3, #16
 80018d6:	9308      	str	r3, [sp, #32]
 80018d8:	9808      	ldr	r0, [sp, #32]
 80018da:	06c3      	lsls	r3, r0, #27
 80018dc:	f100 81bf 	bmi.w	8001c5e <_svfprintf_r+0x5ca>
 80018e0:	9a08      	ldr	r2, [sp, #32]
 80018e2:	0655      	lsls	r5, r2, #25
 80018e4:	f140 81bb 	bpl.w	8001c5e <_svfprintf_r+0x5ca>
 80018e8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80018ea:	f9b0 3000 	ldrsh.w	r3, [r0]
 80018ee:	3004      	adds	r0, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	900e      	str	r0, [sp, #56]	; 0x38
 80018f4:	f2c0 81ba 	blt.w	8001c6c <_svfprintf_r+0x5d8>
 80018f8:	bf0c      	ite	eq
 80018fa:	2100      	moveq	r1, #0
 80018fc:	2101      	movne	r1, #1
 80018fe:	2201      	movs	r2, #1
 8001900:	2c00      	cmp	r4, #0
 8001902:	bfa2      	ittt	ge
 8001904:	9808      	ldrge	r0, [sp, #32]
 8001906:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 800190a:	9008      	strge	r0, [sp, #32]
 800190c:	2c00      	cmp	r4, #0
 800190e:	bf18      	it	ne
 8001910:	f041 0101 	orrne.w	r1, r1, #1
 8001914:	2900      	cmp	r1, #0
 8001916:	f000 8323 	beq.w	8001f60 <_svfprintf_r+0x8cc>
 800191a:	2a01      	cmp	r2, #1
 800191c:	f000 845f 	beq.w	80021de <_svfprintf_r+0xb4a>
 8001920:	2a02      	cmp	r2, #2
 8001922:	bf18      	it	ne
 8001924:	465a      	movne	r2, fp
 8001926:	d102      	bne.n	800192e <_svfprintf_r+0x29a>
 8001928:	f000 bc48 	b.w	80021bc <_svfprintf_r+0xb28>
 800192c:	4602      	mov	r2, r0
 800192e:	f003 0107 	and.w	r1, r3, #7
 8001932:	3130      	adds	r1, #48	; 0x30
 8001934:	1e50      	subs	r0, r2, #1
 8001936:	08db      	lsrs	r3, r3, #3
 8001938:	f802 1c01 	strb.w	r1, [r2, #-1]
 800193c:	d1f6      	bne.n	800192c <_svfprintf_r+0x298>
 800193e:	9b08      	ldr	r3, [sp, #32]
 8001940:	9011      	str	r0, [sp, #68]	; 0x44
 8001942:	07dd      	lsls	r5, r3, #31
 8001944:	d507      	bpl.n	8001956 <_svfprintf_r+0x2c2>
 8001946:	2930      	cmp	r1, #48	; 0x30
 8001948:	f000 8733 	beq.w	80027b2 <_svfprintf_r+0x111e>
 800194c:	1e90      	subs	r0, r2, #2
 800194e:	2330      	movs	r3, #48	; 0x30
 8001950:	9011      	str	r0, [sp, #68]	; 0x44
 8001952:	f802 3c02 	strb.w	r3, [r2, #-2]
 8001956:	ebc0 030b 	rsb	r3, r0, fp
 800195a:	930d      	str	r3, [sp, #52]	; 0x34
 800195c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800195e:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8001962:	9412      	str	r4, [sp, #72]	; 0x48
 8001964:	42a3      	cmp	r3, r4
 8001966:	bfb8      	it	lt
 8001968:	4623      	movlt	r3, r4
 800196a:	2000      	movs	r0, #0
 800196c:	930a      	str	r3, [sp, #40]	; 0x28
 800196e:	9016      	str	r0, [sp, #88]	; 0x58
 8001970:	b111      	cbz	r1, 8001978 <_svfprintf_r+0x2e4>
 8001972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001974:	3301      	adds	r3, #1
 8001976:	930a      	str	r3, [sp, #40]	; 0x28
 8001978:	9b08      	ldr	r3, [sp, #32]
 800197a:	f013 0302 	ands.w	r3, r3, #2
 800197e:	9313      	str	r3, [sp, #76]	; 0x4c
 8001980:	d002      	beq.n	8001988 <_svfprintf_r+0x2f4>
 8001982:	980a      	ldr	r0, [sp, #40]	; 0x28
 8001984:	3002      	adds	r0, #2
 8001986:	900a      	str	r0, [sp, #40]	; 0x28
 8001988:	9b08      	ldr	r3, [sp, #32]
 800198a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 800198e:	9314      	str	r3, [sp, #80]	; 0x50
 8001990:	f040 81bb 	bne.w	8001d0a <_svfprintf_r+0x676>
 8001994:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001996:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001998:	1a47      	subs	r7, r0, r1
 800199a:	2f00      	cmp	r7, #0
 800199c:	f340 81b5 	ble.w	8001d0a <_svfprintf_r+0x676>
 80019a0:	2f10      	cmp	r7, #16
 80019a2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80019a4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80019a6:	f8df 8344 	ldr.w	r8, [pc, #836]	; 8001cec <_svfprintf_r+0x658>
 80019aa:	dd22      	ble.n	80019f2 <_svfprintf_r+0x35e>
 80019ac:	4623      	mov	r3, r4
 80019ae:	f04f 0910 	mov.w	r9, #16
 80019b2:	4644      	mov	r4, r8
 80019b4:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 80019b8:	e003      	b.n	80019c2 <_svfprintf_r+0x32e>
 80019ba:	3f10      	subs	r7, #16
 80019bc:	3608      	adds	r6, #8
 80019be:	2f10      	cmp	r7, #16
 80019c0:	dd15      	ble.n	80019ee <_svfprintf_r+0x35a>
 80019c2:	3301      	adds	r3, #1
 80019c4:	3510      	adds	r5, #16
 80019c6:	2b07      	cmp	r3, #7
 80019c8:	e886 0210 	stmia.w	r6, {r4, r9}
 80019cc:	953b      	str	r5, [sp, #236]	; 0xec
 80019ce:	933a      	str	r3, [sp, #232]	; 0xe8
 80019d0:	ddf3      	ble.n	80019ba <_svfprintf_r+0x326>
 80019d2:	4640      	mov	r0, r8
 80019d4:	4651      	mov	r1, sl
 80019d6:	465a      	mov	r2, fp
 80019d8:	f003 f9cc 	bl	8004d74 <__ssprint_r>
 80019dc:	2800      	cmp	r0, #0
 80019de:	f47f af30 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80019e2:	3f10      	subs	r7, #16
 80019e4:	2f10      	cmp	r7, #16
 80019e6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80019e8:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80019ea:	ae1f      	add	r6, sp, #124	; 0x7c
 80019ec:	dce9      	bgt.n	80019c2 <_svfprintf_r+0x32e>
 80019ee:	46a0      	mov	r8, r4
 80019f0:	461c      	mov	r4, r3
 80019f2:	3401      	adds	r4, #1
 80019f4:	19ed      	adds	r5, r5, r7
 80019f6:	2c07      	cmp	r4, #7
 80019f8:	f8c6 8000 	str.w	r8, [r6]
 80019fc:	6077      	str	r7, [r6, #4]
 80019fe:	953b      	str	r5, [sp, #236]	; 0xec
 8001a00:	943a      	str	r4, [sp, #232]	; 0xe8
 8001a02:	f300 8414 	bgt.w	800222e <_svfprintf_r+0xb9a>
 8001a06:	3608      	adds	r6, #8
 8001a08:	e180      	b.n	8001d0c <_svfprintf_r+0x678>
 8001a0a:	9009      	str	r0, [sp, #36]	; 0x24
 8001a0c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001a0e:	9315      	str	r3, [sp, #84]	; 0x54
 8001a10:	1dc3      	adds	r3, r0, #7
 8001a12:	f023 0307 	bic.w	r3, r3, #7
 8001a16:	f103 0108 	add.w	r1, r3, #8
 8001a1a:	910e      	str	r1, [sp, #56]	; 0x38
 8001a1c:	f8d3 8000 	ldr.w	r8, [r3]
 8001a20:	685d      	ldr	r5, [r3, #4]
 8001a22:	4642      	mov	r2, r8
 8001a24:	462b      	mov	r3, r5
 8001a26:	4629      	mov	r1, r5
 8001a28:	4640      	mov	r0, r8
 8001a2a:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8001a2e:	f003 f839 	bl	8004aa4 <__fpclassifyd>
 8001a32:	2801      	cmp	r0, #1
 8001a34:	4629      	mov	r1, r5
 8001a36:	4640      	mov	r0, r8
 8001a38:	f040 84d0 	bne.w	80023dc <_svfprintf_r+0xd48>
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2300      	movs	r3, #0
 8001a40:	f004 fd60 	bl	8006504 <__aeabi_dcmplt>
 8001a44:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8001a48:	b110      	cbz	r0, 8001a50 <_svfprintf_r+0x3bc>
 8001a4a:	212d      	movs	r1, #45	; 0x2d
 8001a4c:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
 8001a50:	2303      	movs	r3, #3
 8001a52:	930a      	str	r3, [sp, #40]	; 0x28
 8001a54:	2300      	movs	r3, #0
 8001a56:	9312      	str	r3, [sp, #72]	; 0x48
 8001a58:	4aa0      	ldr	r2, [pc, #640]	; (8001cdc <_svfprintf_r+0x648>)
 8001a5a:	4ba1      	ldr	r3, [pc, #644]	; (8001ce0 <_svfprintf_r+0x64c>)
 8001a5c:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001a5e:	2847      	cmp	r0, #71	; 0x47
 8001a60:	bfd8      	it	le
 8001a62:	461a      	movle	r2, r3
 8001a64:	9211      	str	r2, [sp, #68]	; 0x44
 8001a66:	9a08      	ldr	r2, [sp, #32]
 8001a68:	2303      	movs	r3, #3
 8001a6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a6e:	930d      	str	r3, [sp, #52]	; 0x34
 8001a70:	2300      	movs	r3, #0
 8001a72:	9208      	str	r2, [sp, #32]
 8001a74:	9316      	str	r3, [sp, #88]	; 0x58
 8001a76:	e77b      	b.n	8001970 <_svfprintf_r+0x2dc>
 8001a78:	9b08      	ldr	r3, [sp, #32]
 8001a7a:	f043 0308 	orr.w	r3, r3, #8
 8001a7e:	9308      	str	r3, [sp, #32]
 8001a80:	e666      	b.n	8001750 <_svfprintf_r+0xbc>
 8001a82:	9908      	ldr	r1, [sp, #32]
 8001a84:	9009      	str	r0, [sp, #36]	; 0x24
 8001a86:	f041 0110 	orr.w	r1, r1, #16
 8001a8a:	9108      	str	r1, [sp, #32]
 8001a8c:	9a08      	ldr	r2, [sp, #32]
 8001a8e:	9315      	str	r3, [sp, #84]	; 0x54
 8001a90:	f012 0110 	ands.w	r1, r2, #16
 8001a94:	f000 8090 	beq.w	8001bb8 <_svfprintf_r+0x524>
 8001a98:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001a9a:	6803      	ldr	r3, [r0, #0]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	1a99      	subs	r1, r3, r2
 8001aa0:	bf18      	it	ne
 8001aa2:	2101      	movne	r1, #1
 8001aa4:	3004      	adds	r0, #4
 8001aa6:	900e      	str	r0, [sp, #56]	; 0x38
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
 8001aae:	e727      	b.n	8001900 <_svfprintf_r+0x26c>
 8001ab0:	9908      	ldr	r1, [sp, #32]
 8001ab2:	9009      	str	r0, [sp, #36]	; 0x24
 8001ab4:	f041 0110 	orr.w	r1, r1, #16
 8001ab8:	9108      	str	r1, [sp, #32]
 8001aba:	9a08      	ldr	r2, [sp, #32]
 8001abc:	9315      	str	r3, [sp, #84]	; 0x54
 8001abe:	06d0      	lsls	r0, r2, #27
 8001ac0:	f140 80b9 	bpl.w	8001c36 <_svfprintf_r+0x5a2>
 8001ac4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001ac6:	6803      	ldr	r3, [r0, #0]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	1c19      	adds	r1, r3, #0
 8001acc:	bf18      	it	ne
 8001ace:	2101      	movne	r1, #1
 8001ad0:	3004      	adds	r0, #4
 8001ad2:	900e      	str	r0, [sp, #56]	; 0x38
 8001ad4:	e7e8      	b.n	8001aa8 <_svfprintf_r+0x414>
 8001ad6:	4a83      	ldr	r2, [pc, #524]	; (8001ce4 <_svfprintf_r+0x650>)
 8001ad8:	9315      	str	r3, [sp, #84]	; 0x54
 8001ada:	9b08      	ldr	r3, [sp, #32]
 8001adc:	921c      	str	r2, [sp, #112]	; 0x70
 8001ade:	06da      	lsls	r2, r3, #27
 8001ae0:	9009      	str	r0, [sp, #36]	; 0x24
 8001ae2:	f100 810d 	bmi.w	8001d00 <_svfprintf_r+0x66c>
 8001ae6:	9908      	ldr	r1, [sp, #32]
 8001ae8:	064b      	lsls	r3, r1, #25
 8001aea:	f140 8109 	bpl.w	8001d00 <_svfprintf_r+0x66c>
 8001aee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001af0:	8813      	ldrh	r3, [r2, #0]
 8001af2:	3204      	adds	r2, #4
 8001af4:	920e      	str	r2, [sp, #56]	; 0x38
 8001af6:	1c19      	adds	r1, r3, #0
 8001af8:	9a08      	ldr	r2, [sp, #32]
 8001afa:	bf18      	it	ne
 8001afc:	2101      	movne	r1, #1
 8001afe:	420a      	tst	r2, r1
 8001b00:	f000 83ca 	beq.w	8002298 <_svfprintf_r+0xc04>
 8001b04:	9908      	ldr	r1, [sp, #32]
 8001b06:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001b08:	2230      	movs	r2, #48	; 0x30
 8001b0a:	f041 0102 	orr.w	r1, r1, #2
 8001b0e:	f88d 210c 	strb.w	r2, [sp, #268]	; 0x10c
 8001b12:	9108      	str	r1, [sp, #32]
 8001b14:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 8001b18:	2101      	movs	r1, #1
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	e7c4      	b.n	8001aa8 <_svfprintf_r+0x414>
 8001b1e:	9b08      	ldr	r3, [sp, #32]
 8001b20:	f043 0310 	orr.w	r3, r3, #16
 8001b24:	9308      	str	r3, [sp, #32]
 8001b26:	e613      	b.n	8001750 <_svfprintf_r+0xbc>
 8001b28:	2500      	movs	r5, #0
 8001b2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001b2c:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 8001b30:	9315      	str	r3, [sp, #84]	; 0x54
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001b36:	9009      	str	r0, [sp, #36]	; 0x24
 8001b38:	9211      	str	r2, [sp, #68]	; 0x44
 8001b3a:	1d1f      	adds	r7, r3, #4
 8001b3c:	2a00      	cmp	r2, #0
 8001b3e:	f000 864b 	beq.w	80027d8 <_svfprintf_r+0x1144>
 8001b42:	2c00      	cmp	r4, #0
 8001b44:	9811      	ldr	r0, [sp, #68]	; 0x44
 8001b46:	f2c0 8602 	blt.w	800274e <_svfprintf_r+0x10ba>
 8001b4a:	4629      	mov	r1, r5
 8001b4c:	4622      	mov	r2, r4
 8001b4e:	f002 facf 	bl	80040f0 <memchr>
 8001b52:	2800      	cmp	r0, #0
 8001b54:	f000 866f 	beq.w	8002836 <_svfprintf_r+0x11a2>
 8001b58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001b5a:	9512      	str	r5, [sp, #72]	; 0x48
 8001b5c:	1ac0      	subs	r0, r0, r3
 8001b5e:	42a0      	cmp	r0, r4
 8001b60:	900d      	str	r0, [sp, #52]	; 0x34
 8001b62:	bfd1      	iteee	le
 8001b64:	9b0d      	ldrle	r3, [sp, #52]	; 0x34
 8001b66:	f89d 110f 	ldrbgt.w	r1, [sp, #271]	; 0x10f
 8001b6a:	970e      	strgt	r7, [sp, #56]	; 0x38
 8001b6c:	ea24 70e4 	bicgt.w	r0, r4, r4, asr #31
 8001b70:	bfd3      	iteet	le
 8001b72:	ea23 73e3 	bicle.w	r3, r3, r3, asr #31
 8001b76:	900a      	strgt	r0, [sp, #40]	; 0x28
 8001b78:	940d      	strgt	r4, [sp, #52]	; 0x34
 8001b7a:	930a      	strle	r3, [sp, #40]	; 0x28
 8001b7c:	bfdc      	itt	le
 8001b7e:	f89d 110f 	ldrble.w	r1, [sp, #271]	; 0x10f
 8001b82:	970e      	strle	r7, [sp, #56]	; 0x38
 8001b84:	9516      	str	r5, [sp, #88]	; 0x58
 8001b86:	e6f3      	b.n	8001970 <_svfprintf_r+0x2dc>
 8001b88:	9a08      	ldr	r2, [sp, #32]
 8001b8a:	f042 0210 	orr.w	r2, r2, #16
 8001b8e:	9208      	str	r2, [sp, #32]
 8001b90:	e5de      	b.n	8001750 <_svfprintf_r+0xbc>
 8001b92:	9009      	str	r0, [sp, #36]	; 0x24
 8001b94:	9808      	ldr	r0, [sp, #32]
 8001b96:	06c3      	lsls	r3, r0, #27
 8001b98:	f140 843f 	bpl.w	800241a <_svfprintf_r+0xd86>
 8001b9c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001b9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001ba0:	680b      	ldr	r3, [r1, #0]
 8001ba2:	3104      	adds	r1, #4
 8001ba4:	910e      	str	r1, [sp, #56]	; 0x38
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	e5a2      	b.n	80016f0 <_svfprintf_r+0x5c>
 8001baa:	9a08      	ldr	r2, [sp, #32]
 8001bac:	9009      	str	r0, [sp, #36]	; 0x24
 8001bae:	f012 0110 	ands.w	r1, r2, #16
 8001bb2:	9315      	str	r3, [sp, #84]	; 0x54
 8001bb4:	f47f af70 	bne.w	8001a98 <_svfprintf_r+0x404>
 8001bb8:	9b08      	ldr	r3, [sp, #32]
 8001bba:	f013 0240 	ands.w	r2, r3, #64	; 0x40
 8001bbe:	f000 8437 	beq.w	8002430 <_svfprintf_r+0xd9c>
 8001bc2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001bc4:	8803      	ldrh	r3, [r0, #0]
 8001bc6:	460a      	mov	r2, r1
 8001bc8:	1c19      	adds	r1, r3, #0
 8001bca:	bf18      	it	ne
 8001bcc:	2101      	movne	r1, #1
 8001bce:	3004      	adds	r0, #4
 8001bd0:	900e      	str	r0, [sp, #56]	; 0x38
 8001bd2:	e769      	b.n	8001aa8 <_svfprintf_r+0x414>
 8001bd4:	9009      	str	r0, [sp, #36]	; 0x24
 8001bd6:	9315      	str	r3, [sp, #84]	; 0x54
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f43f ae2b 	beq.w	8001834 <_svfprintf_r+0x1a0>
 8001bde:	2101      	movs	r1, #1
 8001be0:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8001be4:	aa2f      	add	r2, sp, #188	; 0xbc
 8001be6:	2300      	movs	r3, #0
 8001be8:	910a      	str	r1, [sp, #40]	; 0x28
 8001bea:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8001bee:	910d      	str	r1, [sp, #52]	; 0x34
 8001bf0:	9211      	str	r2, [sp, #68]	; 0x44
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	9312      	str	r3, [sp, #72]	; 0x48
 8001bf6:	9316      	str	r3, [sp, #88]	; 0x58
 8001bf8:	e6be      	b.n	8001978 <_svfprintf_r+0x2e4>
 8001bfa:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f47f ada6 	bne.w	8001750 <_svfprintf_r+0xbc>
 8001c04:	f88d 710f 	strb.w	r7, [sp, #271]	; 0x10f
 8001c08:	e5a2      	b.n	8001750 <_svfprintf_r+0xbc>
 8001c0a:	9a08      	ldr	r2, [sp, #32]
 8001c0c:	f042 0201 	orr.w	r2, r2, #1
 8001c10:	9208      	str	r2, [sp, #32]
 8001c12:	e59d      	b.n	8001750 <_svfprintf_r+0xbc>
 8001c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001c16:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8001c1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001c1e:	1d0b      	adds	r3, r1, #4
 8001c20:	2a00      	cmp	r2, #0
 8001c22:	f6ff adf7 	blt.w	8001814 <_svfprintf_r+0x180>
 8001c26:	930e      	str	r3, [sp, #56]	; 0x38
 8001c28:	e592      	b.n	8001750 <_svfprintf_r+0xbc>
 8001c2a:	9a08      	ldr	r2, [sp, #32]
 8001c2c:	9009      	str	r0, [sp, #36]	; 0x24
 8001c2e:	06d0      	lsls	r0, r2, #27
 8001c30:	9315      	str	r3, [sp, #84]	; 0x54
 8001c32:	f53f af47 	bmi.w	8001ac4 <_svfprintf_r+0x430>
 8001c36:	9908      	ldr	r1, [sp, #32]
 8001c38:	0649      	lsls	r1, r1, #25
 8001c3a:	f140 83ea 	bpl.w	8002412 <_svfprintf_r+0xd7e>
 8001c3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001c40:	8813      	ldrh	r3, [r2, #0]
 8001c42:	2201      	movs	r2, #1
 8001c44:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001c46:	1c19      	adds	r1, r3, #0
 8001c48:	bf18      	it	ne
 8001c4a:	2101      	movne	r1, #1
 8001c4c:	3004      	adds	r0, #4
 8001c4e:	900e      	str	r0, [sp, #56]	; 0x38
 8001c50:	e72a      	b.n	8001aa8 <_svfprintf_r+0x414>
 8001c52:	9009      	str	r0, [sp, #36]	; 0x24
 8001c54:	9808      	ldr	r0, [sp, #32]
 8001c56:	9315      	str	r3, [sp, #84]	; 0x54
 8001c58:	06c3      	lsls	r3, r0, #27
 8001c5a:	f57f ae41 	bpl.w	80018e0 <_svfprintf_r+0x24c>
 8001c5e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001c60:	680b      	ldr	r3, [r1, #0]
 8001c62:	3104      	adds	r1, #4
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	910e      	str	r1, [sp, #56]	; 0x38
 8001c68:	f6bf ae46 	bge.w	80018f8 <_svfprintf_r+0x264>
 8001c6c:	425b      	negs	r3, r3
 8001c6e:	222d      	movs	r2, #45	; 0x2d
 8001c70:	1c19      	adds	r1, r3, #0
 8001c72:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8001c76:	bf18      	it	ne
 8001c78:	2101      	movne	r1, #1
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	e640      	b.n	8001900 <_svfprintf_r+0x26c>
 8001c7e:	9908      	ldr	r1, [sp, #32]
 8001c80:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8001c84:	9108      	str	r1, [sp, #32]
 8001c86:	e563      	b.n	8001750 <_svfprintf_r+0xbc>
 8001c88:	9315      	str	r3, [sp, #84]	; 0x54
 8001c8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001c8c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	9009      	str	r0, [sp, #36]	; 0x24
 8001c92:	2200      	movs	r2, #0
 8001c94:	2001      	movs	r0, #1
 8001c96:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8001c9a:	3104      	adds	r1, #4
 8001c9c:	aa2f      	add	r2, sp, #188	; 0xbc
 8001c9e:	900a      	str	r0, [sp, #40]	; 0x28
 8001ca0:	910e      	str	r1, [sp, #56]	; 0x38
 8001ca2:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8001ca6:	900d      	str	r0, [sp, #52]	; 0x34
 8001ca8:	9211      	str	r2, [sp, #68]	; 0x44
 8001caa:	e7a2      	b.n	8001bf2 <_svfprintf_r+0x55e>
 8001cac:	490e      	ldr	r1, [pc, #56]	; (8001ce8 <_svfprintf_r+0x654>)
 8001cae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001cb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001cb2:	911c      	str	r1, [sp, #112]	; 0x70
 8001cb4:	9908      	ldr	r1, [sp, #32]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	9009      	str	r0, [sp, #36]	; 0x24
 8001cba:	3204      	adds	r2, #4
 8001cbc:	f041 0102 	orr.w	r1, r1, #2
 8001cc0:	2078      	movs	r0, #120	; 0x78
 8001cc2:	920e      	str	r2, [sp, #56]	; 0x38
 8001cc4:	9108      	str	r1, [sp, #32]
 8001cc6:	2230      	movs	r2, #48	; 0x30
 8001cc8:	1c19      	adds	r1, r3, #0
 8001cca:	f88d 210c 	strb.w	r2, [sp, #268]	; 0x10c
 8001cce:	bf18      	it	ne
 8001cd0:	2101      	movne	r1, #1
 8001cd2:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	9015      	str	r0, [sp, #84]	; 0x54
 8001cda:	e6e5      	b.n	8001aa8 <_svfprintf_r+0x414>
 8001cdc:	080068c0 	.word	0x080068c0
 8001ce0:	080068bc 	.word	0x080068bc
 8001ce4:	080068cc 	.word	0x080068cc
 8001ce8:	080068e0 	.word	0x080068e0
 8001cec:	08006720 	.word	0x08006720
 8001cf0:	9315      	str	r3, [sp, #84]	; 0x54
 8001cf2:	9b08      	ldr	r3, [sp, #32]
 8001cf4:	49a4      	ldr	r1, [pc, #656]	; (8001f88 <_svfprintf_r+0x8f4>)
 8001cf6:	9009      	str	r0, [sp, #36]	; 0x24
 8001cf8:	06da      	lsls	r2, r3, #27
 8001cfa:	911c      	str	r1, [sp, #112]	; 0x70
 8001cfc:	f57f aef3 	bpl.w	8001ae6 <_svfprintf_r+0x452>
 8001d00:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001d02:	6803      	ldr	r3, [r0, #0]
 8001d04:	3004      	adds	r0, #4
 8001d06:	900e      	str	r0, [sp, #56]	; 0x38
 8001d08:	e6f5      	b.n	8001af6 <_svfprintf_r+0x462>
 8001d0a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001d0c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8001d10:	b16b      	cbz	r3, 8001d2e <_svfprintf_r+0x69a>
 8001d12:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001d14:	f20d 130f 	addw	r3, sp, #271	; 0x10f
 8001d18:	3401      	adds	r4, #1
 8001d1a:	6033      	str	r3, [r6, #0]
 8001d1c:	3501      	adds	r5, #1
 8001d1e:	2301      	movs	r3, #1
 8001d20:	2c07      	cmp	r4, #7
 8001d22:	6073      	str	r3, [r6, #4]
 8001d24:	953b      	str	r5, [sp, #236]	; 0xec
 8001d26:	943a      	str	r4, [sp, #232]	; 0xe8
 8001d28:	f300 81f5 	bgt.w	8002116 <_svfprintf_r+0xa82>
 8001d2c:	3608      	adds	r6, #8
 8001d2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001d30:	b163      	cbz	r3, 8001d4c <_svfprintf_r+0x6b8>
 8001d32:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001d34:	ab43      	add	r3, sp, #268	; 0x10c
 8001d36:	3401      	adds	r4, #1
 8001d38:	6033      	str	r3, [r6, #0]
 8001d3a:	3502      	adds	r5, #2
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	2c07      	cmp	r4, #7
 8001d40:	6073      	str	r3, [r6, #4]
 8001d42:	953b      	str	r5, [sp, #236]	; 0xec
 8001d44:	943a      	str	r4, [sp, #232]	; 0xe8
 8001d46:	f300 81db 	bgt.w	8002100 <_svfprintf_r+0xa6c>
 8001d4a:	3608      	adds	r6, #8
 8001d4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8001d4e:	2b80      	cmp	r3, #128	; 0x80
 8001d50:	f000 8122 	beq.w	8001f98 <_svfprintf_r+0x904>
 8001d54:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001d56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001d58:	1ac7      	subs	r7, r0, r3
 8001d5a:	2f00      	cmp	r7, #0
 8001d5c:	dd32      	ble.n	8001dc4 <_svfprintf_r+0x730>
 8001d5e:	2f10      	cmp	r7, #16
 8001d60:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001d62:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8001f90 <_svfprintf_r+0x8fc>
 8001d66:	dd22      	ble.n	8001dae <_svfprintf_r+0x71a>
 8001d68:	4623      	mov	r3, r4
 8001d6a:	f04f 0910 	mov.w	r9, #16
 8001d6e:	4644      	mov	r4, r8
 8001d70:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001d74:	e003      	b.n	8001d7e <_svfprintf_r+0x6ea>
 8001d76:	3f10      	subs	r7, #16
 8001d78:	3608      	adds	r6, #8
 8001d7a:	2f10      	cmp	r7, #16
 8001d7c:	dd15      	ble.n	8001daa <_svfprintf_r+0x716>
 8001d7e:	3301      	adds	r3, #1
 8001d80:	3510      	adds	r5, #16
 8001d82:	2b07      	cmp	r3, #7
 8001d84:	e886 0210 	stmia.w	r6, {r4, r9}
 8001d88:	953b      	str	r5, [sp, #236]	; 0xec
 8001d8a:	933a      	str	r3, [sp, #232]	; 0xe8
 8001d8c:	ddf3      	ble.n	8001d76 <_svfprintf_r+0x6e2>
 8001d8e:	4640      	mov	r0, r8
 8001d90:	4651      	mov	r1, sl
 8001d92:	465a      	mov	r2, fp
 8001d94:	f002 ffee 	bl	8004d74 <__ssprint_r>
 8001d98:	2800      	cmp	r0, #0
 8001d9a:	f47f ad52 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8001d9e:	3f10      	subs	r7, #16
 8001da0:	2f10      	cmp	r7, #16
 8001da2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001da4:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001da6:	ae1f      	add	r6, sp, #124	; 0x7c
 8001da8:	dce9      	bgt.n	8001d7e <_svfprintf_r+0x6ea>
 8001daa:	46a0      	mov	r8, r4
 8001dac:	461c      	mov	r4, r3
 8001dae:	3401      	adds	r4, #1
 8001db0:	19ed      	adds	r5, r5, r7
 8001db2:	2c07      	cmp	r4, #7
 8001db4:	f8c6 8000 	str.w	r8, [r6]
 8001db8:	6077      	str	r7, [r6, #4]
 8001dba:	953b      	str	r5, [sp, #236]	; 0xec
 8001dbc:	943a      	str	r4, [sp, #232]	; 0xe8
 8001dbe:	f300 8194 	bgt.w	80020ea <_svfprintf_r+0xa56>
 8001dc2:	3608      	adds	r6, #8
 8001dc4:	9908      	ldr	r1, [sp, #32]
 8001dc6:	05ca      	lsls	r2, r1, #23
 8001dc8:	d472      	bmi.n	8001eb0 <_svfprintf_r+0x81c>
 8001dca:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001dcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001dce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8001dd0:	6073      	str	r3, [r6, #4]
 8001dd2:	3401      	adds	r4, #1
 8001dd4:	18ed      	adds	r5, r5, r3
 8001dd6:	2c07      	cmp	r4, #7
 8001dd8:	6032      	str	r2, [r6, #0]
 8001dda:	953b      	str	r5, [sp, #236]	; 0xec
 8001ddc:	943a      	str	r4, [sp, #232]	; 0xe8
 8001dde:	dc5c      	bgt.n	8001e9a <_svfprintf_r+0x806>
 8001de0:	3608      	adds	r6, #8
 8001de2:	9908      	ldr	r1, [sp, #32]
 8001de4:	074b      	lsls	r3, r1, #29
 8001de6:	d53e      	bpl.n	8001e66 <_svfprintf_r+0x7d2>
 8001de8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001dec:	1ad7      	subs	r7, r2, r3
 8001dee:	2f00      	cmp	r7, #0
 8001df0:	dd39      	ble.n	8001e66 <_svfprintf_r+0x7d2>
 8001df2:	2f10      	cmp	r7, #16
 8001df4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001df6:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8001f94 <_svfprintf_r+0x900>
 8001dfa:	dd22      	ble.n	8001e42 <_svfprintf_r+0x7ae>
 8001dfc:	4623      	mov	r3, r4
 8001dfe:	f04f 0910 	mov.w	r9, #16
 8001e02:	4644      	mov	r4, r8
 8001e04:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001e08:	e003      	b.n	8001e12 <_svfprintf_r+0x77e>
 8001e0a:	3f10      	subs	r7, #16
 8001e0c:	3608      	adds	r6, #8
 8001e0e:	2f10      	cmp	r7, #16
 8001e10:	dd15      	ble.n	8001e3e <_svfprintf_r+0x7aa>
 8001e12:	3301      	adds	r3, #1
 8001e14:	3510      	adds	r5, #16
 8001e16:	2b07      	cmp	r3, #7
 8001e18:	e886 0210 	stmia.w	r6, {r4, r9}
 8001e1c:	953b      	str	r5, [sp, #236]	; 0xec
 8001e1e:	933a      	str	r3, [sp, #232]	; 0xe8
 8001e20:	ddf3      	ble.n	8001e0a <_svfprintf_r+0x776>
 8001e22:	4640      	mov	r0, r8
 8001e24:	4651      	mov	r1, sl
 8001e26:	465a      	mov	r2, fp
 8001e28:	f002 ffa4 	bl	8004d74 <__ssprint_r>
 8001e2c:	2800      	cmp	r0, #0
 8001e2e:	f47f ad08 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8001e32:	3f10      	subs	r7, #16
 8001e34:	2f10      	cmp	r7, #16
 8001e36:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001e38:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001e3a:	ae1f      	add	r6, sp, #124	; 0x7c
 8001e3c:	dce9      	bgt.n	8001e12 <_svfprintf_r+0x77e>
 8001e3e:	46a0      	mov	r8, r4
 8001e40:	461c      	mov	r4, r3
 8001e42:	3401      	adds	r4, #1
 8001e44:	197d      	adds	r5, r7, r5
 8001e46:	2c07      	cmp	r4, #7
 8001e48:	f8c6 8000 	str.w	r8, [r6]
 8001e4c:	6077      	str	r7, [r6, #4]
 8001e4e:	953b      	str	r5, [sp, #236]	; 0xec
 8001e50:	943a      	str	r4, [sp, #232]	; 0xe8
 8001e52:	dd08      	ble.n	8001e66 <_svfprintf_r+0x7d2>
 8001e54:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001e56:	4651      	mov	r1, sl
 8001e58:	465a      	mov	r2, fp
 8001e5a:	f002 ff8b 	bl	8004d74 <__ssprint_r>
 8001e5e:	2800      	cmp	r0, #0
 8001e60:	f47f acef 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8001e64:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001e66:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001e68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001e6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001e6c:	428a      	cmp	r2, r1
 8001e6e:	bfac      	ite	ge
 8001e70:	1880      	addge	r0, r0, r2
 8001e72:	1840      	addlt	r0, r0, r1
 8001e74:	900c      	str	r0, [sp, #48]	; 0x30
 8001e76:	2d00      	cmp	r5, #0
 8001e78:	f040 8129 	bne.w	80020ce <_svfprintf_r+0xa3a>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	933a      	str	r3, [sp, #232]	; 0xe8
 8001e80:	ae1f      	add	r6, sp, #124	; 0x7c
 8001e82:	e435      	b.n	80016f0 <_svfprintf_r+0x5c>
 8001e84:	46a0      	mov	r8, r4
 8001e86:	461c      	mov	r4, r3
 8001e88:	3401      	adds	r4, #1
 8001e8a:	19ed      	adds	r5, r5, r7
 8001e8c:	2c07      	cmp	r4, #7
 8001e8e:	f8c6 8000 	str.w	r8, [r6]
 8001e92:	6077      	str	r7, [r6, #4]
 8001e94:	953b      	str	r5, [sp, #236]	; 0xec
 8001e96:	943a      	str	r4, [sp, #232]	; 0xe8
 8001e98:	dda2      	ble.n	8001de0 <_svfprintf_r+0x74c>
 8001e9a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001e9c:	4651      	mov	r1, sl
 8001e9e:	465a      	mov	r2, fp
 8001ea0:	f002 ff68 	bl	8004d74 <__ssprint_r>
 8001ea4:	2800      	cmp	r0, #0
 8001ea6:	f47f accc 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8001eaa:	ae1f      	add	r6, sp, #124	; 0x7c
 8001eac:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001eae:	e798      	b.n	8001de2 <_svfprintf_r+0x74e>
 8001eb0:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001eb2:	2865      	cmp	r0, #101	; 0x65
 8001eb4:	f340 80aa 	ble.w	800200c <_svfprintf_r+0x978>
 8001eb8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f004 fb16 	bl	80064f0 <__aeabi_dcmpeq>
 8001ec4:	2800      	cmp	r0, #0
 8001ec6:	f000 8131 	beq.w	800212c <_svfprintf_r+0xa98>
 8001eca:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001ecc:	4b2f      	ldr	r3, [pc, #188]	; (8001f8c <_svfprintf_r+0x8f8>)
 8001ece:	3401      	adds	r4, #1
 8001ed0:	6033      	str	r3, [r6, #0]
 8001ed2:	3501      	adds	r5, #1
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	2c07      	cmp	r4, #7
 8001ed8:	6073      	str	r3, [r6, #4]
 8001eda:	953b      	str	r5, [sp, #236]	; 0xec
 8001edc:	943a      	str	r4, [sp, #232]	; 0xe8
 8001ede:	f300 82b8 	bgt.w	8002452 <_svfprintf_r+0xdbe>
 8001ee2:	3608      	adds	r6, #8
 8001ee4:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8001ee6:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001ee8:	4299      	cmp	r1, r3
 8001eea:	dc03      	bgt.n	8001ef4 <_svfprintf_r+0x860>
 8001eec:	9a08      	ldr	r2, [sp, #32]
 8001eee:	07d3      	lsls	r3, r2, #31
 8001ef0:	f57f af77 	bpl.w	8001de2 <_svfprintf_r+0x74e>
 8001ef4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001ef6:	981a      	ldr	r0, [sp, #104]	; 0x68
 8001ef8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001efa:	6070      	str	r0, [r6, #4]
 8001efc:	3401      	adds	r4, #1
 8001efe:	182d      	adds	r5, r5, r0
 8001f00:	2c07      	cmp	r4, #7
 8001f02:	6033      	str	r3, [r6, #0]
 8001f04:	953b      	str	r5, [sp, #236]	; 0xec
 8001f06:	943a      	str	r4, [sp, #232]	; 0xe8
 8001f08:	f300 8300 	bgt.w	800250c <_svfprintf_r+0xe78>
 8001f0c:	3608      	adds	r6, #8
 8001f0e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001f10:	1e4f      	subs	r7, r1, #1
 8001f12:	2f00      	cmp	r7, #0
 8001f14:	f77f af65 	ble.w	8001de2 <_svfprintf_r+0x74e>
 8001f18:	2f10      	cmp	r7, #16
 8001f1a:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001f1c:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8001f90 <_svfprintf_r+0x8fc>
 8001f20:	ddb2      	ble.n	8001e88 <_svfprintf_r+0x7f4>
 8001f22:	4623      	mov	r3, r4
 8001f24:	f04f 0910 	mov.w	r9, #16
 8001f28:	4644      	mov	r4, r8
 8001f2a:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001f2e:	e003      	b.n	8001f38 <_svfprintf_r+0x8a4>
 8001f30:	3608      	adds	r6, #8
 8001f32:	3f10      	subs	r7, #16
 8001f34:	2f10      	cmp	r7, #16
 8001f36:	dda5      	ble.n	8001e84 <_svfprintf_r+0x7f0>
 8001f38:	3301      	adds	r3, #1
 8001f3a:	3510      	adds	r5, #16
 8001f3c:	2b07      	cmp	r3, #7
 8001f3e:	e886 0210 	stmia.w	r6, {r4, r9}
 8001f42:	953b      	str	r5, [sp, #236]	; 0xec
 8001f44:	933a      	str	r3, [sp, #232]	; 0xe8
 8001f46:	ddf3      	ble.n	8001f30 <_svfprintf_r+0x89c>
 8001f48:	4640      	mov	r0, r8
 8001f4a:	4651      	mov	r1, sl
 8001f4c:	465a      	mov	r2, fp
 8001f4e:	f002 ff11 	bl	8004d74 <__ssprint_r>
 8001f52:	2800      	cmp	r0, #0
 8001f54:	f47f ac75 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8001f58:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001f5a:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001f5c:	ae1f      	add	r6, sp, #124	; 0x7c
 8001f5e:	e7e8      	b.n	8001f32 <_svfprintf_r+0x89e>
 8001f60:	2a00      	cmp	r2, #0
 8001f62:	f040 80be 	bne.w	80020e2 <_svfprintf_r+0xa4e>
 8001f66:	9808      	ldr	r0, [sp, #32]
 8001f68:	07c1      	lsls	r1, r0, #31
 8001f6a:	bf5c      	itt	pl
 8001f6c:	920d      	strpl	r2, [sp, #52]	; 0x34
 8001f6e:	f8cd b044 	strpl.w	fp, [sp, #68]	; 0x44
 8001f72:	f57f acf3 	bpl.w	800195c <_svfprintf_r+0x2c8>
 8001f76:	991d      	ldr	r1, [sp, #116]	; 0x74
 8001f78:	2330      	movs	r3, #48	; 0x30
 8001f7a:	f10d 02e3 	add.w	r2, sp, #227	; 0xe3
 8001f7e:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 8001f82:	910d      	str	r1, [sp, #52]	; 0x34
 8001f84:	9211      	str	r2, [sp, #68]	; 0x44
 8001f86:	e4e9      	b.n	800195c <_svfprintf_r+0x2c8>
 8001f88:	080068e0 	.word	0x080068e0
 8001f8c:	080068fc 	.word	0x080068fc
 8001f90:	08006730 	.word	0x08006730
 8001f94:	08006720 	.word	0x08006720
 8001f98:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001f9a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001f9c:	1a47      	subs	r7, r0, r1
 8001f9e:	2f00      	cmp	r7, #0
 8001fa0:	f77f aed8 	ble.w	8001d54 <_svfprintf_r+0x6c0>
 8001fa4:	2f10      	cmp	r7, #16
 8001fa6:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001fa8:	f8df 86d8 	ldr.w	r8, [pc, #1752]	; 8002684 <_svfprintf_r+0xff0>
 8001fac:	dd22      	ble.n	8001ff4 <_svfprintf_r+0x960>
 8001fae:	4623      	mov	r3, r4
 8001fb0:	f04f 0910 	mov.w	r9, #16
 8001fb4:	4644      	mov	r4, r8
 8001fb6:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001fba:	e003      	b.n	8001fc4 <_svfprintf_r+0x930>
 8001fbc:	3f10      	subs	r7, #16
 8001fbe:	3608      	adds	r6, #8
 8001fc0:	2f10      	cmp	r7, #16
 8001fc2:	dd15      	ble.n	8001ff0 <_svfprintf_r+0x95c>
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	3510      	adds	r5, #16
 8001fc8:	2b07      	cmp	r3, #7
 8001fca:	e886 0210 	stmia.w	r6, {r4, r9}
 8001fce:	953b      	str	r5, [sp, #236]	; 0xec
 8001fd0:	933a      	str	r3, [sp, #232]	; 0xe8
 8001fd2:	ddf3      	ble.n	8001fbc <_svfprintf_r+0x928>
 8001fd4:	4640      	mov	r0, r8
 8001fd6:	4651      	mov	r1, sl
 8001fd8:	465a      	mov	r2, fp
 8001fda:	f002 fecb 	bl	8004d74 <__ssprint_r>
 8001fde:	2800      	cmp	r0, #0
 8001fe0:	f47f ac2f 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8001fe4:	3f10      	subs	r7, #16
 8001fe6:	2f10      	cmp	r7, #16
 8001fe8:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001fea:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001fec:	ae1f      	add	r6, sp, #124	; 0x7c
 8001fee:	dce9      	bgt.n	8001fc4 <_svfprintf_r+0x930>
 8001ff0:	46a0      	mov	r8, r4
 8001ff2:	461c      	mov	r4, r3
 8001ff4:	3401      	adds	r4, #1
 8001ff6:	19ed      	adds	r5, r5, r7
 8001ff8:	2c07      	cmp	r4, #7
 8001ffa:	f8c6 8000 	str.w	r8, [r6]
 8001ffe:	6077      	str	r7, [r6, #4]
 8002000:	953b      	str	r5, [sp, #236]	; 0xec
 8002002:	943a      	str	r4, [sp, #232]	; 0xe8
 8002004:	f300 81df 	bgt.w	80023c6 <_svfprintf_r+0xd32>
 8002008:	3608      	adds	r6, #8
 800200a:	e6a3      	b.n	8001d54 <_svfprintf_r+0x6c0>
 800200c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800200e:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002010:	2a01      	cmp	r2, #1
 8002012:	f340 81a5 	ble.w	8002360 <_svfprintf_r+0xccc>
 8002016:	3401      	adds	r4, #1
 8002018:	9811      	ldr	r0, [sp, #68]	; 0x44
 800201a:	3501      	adds	r5, #1
 800201c:	2301      	movs	r3, #1
 800201e:	2c07      	cmp	r4, #7
 8002020:	6030      	str	r0, [r6, #0]
 8002022:	6073      	str	r3, [r6, #4]
 8002024:	953b      	str	r5, [sp, #236]	; 0xec
 8002026:	943a      	str	r4, [sp, #232]	; 0xe8
 8002028:	f300 81c1 	bgt.w	80023ae <_svfprintf_r+0xd1a>
 800202c:	3608      	adds	r6, #8
 800202e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8002030:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002032:	6071      	str	r1, [r6, #4]
 8002034:	3401      	adds	r4, #1
 8002036:	186d      	adds	r5, r5, r1
 8002038:	2c07      	cmp	r4, #7
 800203a:	6032      	str	r2, [r6, #0]
 800203c:	953b      	str	r5, [sp, #236]	; 0xec
 800203e:	943a      	str	r4, [sp, #232]	; 0xe8
 8002040:	f300 81a9 	bgt.w	8002396 <_svfprintf_r+0xd02>
 8002044:	3608      	adds	r6, #8
 8002046:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800204a:	2200      	movs	r2, #0
 800204c:	2300      	movs	r3, #0
 800204e:	f004 fa4f 	bl	80064f0 <__aeabi_dcmpeq>
 8002052:	2800      	cmp	r0, #0
 8002054:	f040 80f6 	bne.w	8002244 <_svfprintf_r+0xbb0>
 8002058:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800205a:	9811      	ldr	r0, [sp, #68]	; 0x44
 800205c:	1e5a      	subs	r2, r3, #1
 800205e:	3401      	adds	r4, #1
 8002060:	1c43      	adds	r3, r0, #1
 8002062:	18ad      	adds	r5, r5, r2
 8002064:	2c07      	cmp	r4, #7
 8002066:	6033      	str	r3, [r6, #0]
 8002068:	6072      	str	r2, [r6, #4]
 800206a:	953b      	str	r5, [sp, #236]	; 0xec
 800206c:	943a      	str	r4, [sp, #232]	; 0xe8
 800206e:	dc22      	bgt.n	80020b6 <_svfprintf_r+0xa22>
 8002070:	3608      	adds	r6, #8
 8002072:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002074:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8002076:	3401      	adds	r4, #1
 8002078:	18ed      	adds	r5, r5, r3
 800207a:	2c07      	cmp	r4, #7
 800207c:	ab3c      	add	r3, sp, #240	; 0xf0
 800207e:	6033      	str	r3, [r6, #0]
 8002080:	6070      	str	r0, [r6, #4]
 8002082:	953b      	str	r5, [sp, #236]	; 0xec
 8002084:	943a      	str	r4, [sp, #232]	; 0xe8
 8002086:	f77f aeab 	ble.w	8001de0 <_svfprintf_r+0x74c>
 800208a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800208c:	4651      	mov	r1, sl
 800208e:	465a      	mov	r2, fp
 8002090:	f002 fe70 	bl	8004d74 <__ssprint_r>
 8002094:	2800      	cmp	r0, #0
 8002096:	f47f abd4 	bne.w	8001842 <_svfprintf_r+0x1ae>
 800209a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800209c:	ae1f      	add	r6, sp, #124	; 0x7c
 800209e:	e6a0      	b.n	8001de2 <_svfprintf_r+0x74e>
 80020a0:	46a0      	mov	r8, r4
 80020a2:	461c      	mov	r4, r3
 80020a4:	3401      	adds	r4, #1
 80020a6:	19ed      	adds	r5, r5, r7
 80020a8:	2c07      	cmp	r4, #7
 80020aa:	f8c6 8000 	str.w	r8, [r6]
 80020ae:	6077      	str	r7, [r6, #4]
 80020b0:	953b      	str	r5, [sp, #236]	; 0xec
 80020b2:	943a      	str	r4, [sp, #232]	; 0xe8
 80020b4:	dddc      	ble.n	8002070 <_svfprintf_r+0x9dc>
 80020b6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80020b8:	4651      	mov	r1, sl
 80020ba:	465a      	mov	r2, fp
 80020bc:	f002 fe5a 	bl	8004d74 <__ssprint_r>
 80020c0:	2800      	cmp	r0, #0
 80020c2:	f47f abbe 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80020c6:	ae1f      	add	r6, sp, #124	; 0x7c
 80020c8:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80020ca:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80020cc:	e7d1      	b.n	8002072 <_svfprintf_r+0x9de>
 80020ce:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80020d0:	4651      	mov	r1, sl
 80020d2:	465a      	mov	r2, fp
 80020d4:	f002 fe4e 	bl	8004d74 <__ssprint_r>
 80020d8:	2800      	cmp	r0, #0
 80020da:	f43f aecf 	beq.w	8001e7c <_svfprintf_r+0x7e8>
 80020de:	f7ff bbb0 	b.w	8001842 <_svfprintf_r+0x1ae>
 80020e2:	910d      	str	r1, [sp, #52]	; 0x34
 80020e4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80020e8:	e438      	b.n	800195c <_svfprintf_r+0x2c8>
 80020ea:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80020ec:	4651      	mov	r1, sl
 80020ee:	465a      	mov	r2, fp
 80020f0:	f002 fe40 	bl	8004d74 <__ssprint_r>
 80020f4:	2800      	cmp	r0, #0
 80020f6:	f47f aba4 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80020fa:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80020fc:	ae1f      	add	r6, sp, #124	; 0x7c
 80020fe:	e661      	b.n	8001dc4 <_svfprintf_r+0x730>
 8002100:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002102:	4651      	mov	r1, sl
 8002104:	465a      	mov	r2, fp
 8002106:	f002 fe35 	bl	8004d74 <__ssprint_r>
 800210a:	2800      	cmp	r0, #0
 800210c:	f47f ab99 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8002110:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002112:	ae1f      	add	r6, sp, #124	; 0x7c
 8002114:	e61a      	b.n	8001d4c <_svfprintf_r+0x6b8>
 8002116:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002118:	4651      	mov	r1, sl
 800211a:	465a      	mov	r2, fp
 800211c:	f002 fe2a 	bl	8004d74 <__ssprint_r>
 8002120:	2800      	cmp	r0, #0
 8002122:	f47f ab8e 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8002126:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002128:	ae1f      	add	r6, sp, #124	; 0x7c
 800212a:	e600      	b.n	8001d2e <_svfprintf_r+0x69a>
 800212c:	9f40      	ldr	r7, [sp, #256]	; 0x100
 800212e:	2f00      	cmp	r7, #0
 8002130:	f340 819a 	ble.w	8002468 <_svfprintf_r+0xdd4>
 8002134:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8002136:	9816      	ldr	r0, [sp, #88]	; 0x58
 8002138:	9911      	ldr	r1, [sp, #68]	; 0x44
 800213a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800213c:	4287      	cmp	r7, r0
 800213e:	bfa8      	it	ge
 8002140:	4607      	movge	r7, r0
 8002142:	1889      	adds	r1, r1, r2
 8002144:	2f00      	cmp	r7, #0
 8002146:	910d      	str	r1, [sp, #52]	; 0x34
 8002148:	dd0b      	ble.n	8002162 <_svfprintf_r+0xace>
 800214a:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800214c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800214e:	6077      	str	r7, [r6, #4]
 8002150:	3401      	adds	r4, #1
 8002152:	19ed      	adds	r5, r5, r7
 8002154:	2c07      	cmp	r4, #7
 8002156:	6032      	str	r2, [r6, #0]
 8002158:	953b      	str	r5, [sp, #236]	; 0xec
 800215a:	943a      	str	r4, [sp, #232]	; 0xe8
 800215c:	f300 8304 	bgt.w	8002768 <_svfprintf_r+0x10d4>
 8002160:	3608      	adds	r6, #8
 8002162:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002164:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 8002168:	1bdf      	subs	r7, r3, r7
 800216a:	2f00      	cmp	r7, #0
 800216c:	f340 80a0 	ble.w	80022b0 <_svfprintf_r+0xc1c>
 8002170:	2f10      	cmp	r7, #16
 8002172:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002174:	f8df 850c 	ldr.w	r8, [pc, #1292]	; 8002684 <_svfprintf_r+0xff0>
 8002178:	f340 815f 	ble.w	800243a <_svfprintf_r+0xda6>
 800217c:	4623      	mov	r3, r4
 800217e:	f04f 0910 	mov.w	r9, #16
 8002182:	4644      	mov	r4, r8
 8002184:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8002188:	e004      	b.n	8002194 <_svfprintf_r+0xb00>
 800218a:	3608      	adds	r6, #8
 800218c:	3f10      	subs	r7, #16
 800218e:	2f10      	cmp	r7, #16
 8002190:	f340 8151 	ble.w	8002436 <_svfprintf_r+0xda2>
 8002194:	3301      	adds	r3, #1
 8002196:	3510      	adds	r5, #16
 8002198:	2b07      	cmp	r3, #7
 800219a:	e886 0210 	stmia.w	r6, {r4, r9}
 800219e:	953b      	str	r5, [sp, #236]	; 0xec
 80021a0:	933a      	str	r3, [sp, #232]	; 0xe8
 80021a2:	ddf2      	ble.n	800218a <_svfprintf_r+0xaf6>
 80021a4:	4640      	mov	r0, r8
 80021a6:	4651      	mov	r1, sl
 80021a8:	465a      	mov	r2, fp
 80021aa:	f002 fde3 	bl	8004d74 <__ssprint_r>
 80021ae:	2800      	cmp	r0, #0
 80021b0:	f47f ab47 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80021b4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80021b6:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80021b8:	ae1f      	add	r6, sp, #124	; 0x7c
 80021ba:	e7e7      	b.n	800218c <_svfprintf_r+0xaf8>
 80021bc:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80021be:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 80021c2:	f003 000f 	and.w	r0, r3, #15
 80021c6:	460a      	mov	r2, r1
 80021c8:	5c28      	ldrb	r0, [r5, r0]
 80021ca:	3901      	subs	r1, #1
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	7010      	strb	r0, [r2, #0]
 80021d0:	d1f7      	bne.n	80021c2 <_svfprintf_r+0xb2e>
 80021d2:	ebc2 030b 	rsb	r3, r2, fp
 80021d6:	9211      	str	r2, [sp, #68]	; 0x44
 80021d8:	930d      	str	r3, [sp, #52]	; 0x34
 80021da:	f7ff bbbf 	b.w	800195c <_svfprintf_r+0x2c8>
 80021de:	2b09      	cmp	r3, #9
 80021e0:	bf82      	ittt	hi
 80021e2:	f64c 45cd 	movwhi	r5, #52429	; 0xcccd
 80021e6:	f10d 01e3 	addhi.w	r1, sp, #227	; 0xe3
 80021ea:	f6cc 45cc 	movthi	r5, #52428	; 0xcccc
 80021ee:	d809      	bhi.n	8002204 <_svfprintf_r+0xb70>
 80021f0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80021f2:	3330      	adds	r3, #48	; 0x30
 80021f4:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 80021f8:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 80021fc:	900d      	str	r0, [sp, #52]	; 0x34
 80021fe:	9111      	str	r1, [sp, #68]	; 0x44
 8002200:	f7ff bbac 	b.w	800195c <_svfprintf_r+0x2c8>
 8002204:	fba5 0203 	umull	r0, r2, r5, r3
 8002208:	08d2      	lsrs	r2, r2, #3
 800220a:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 800220e:	4608      	mov	r0, r1
 8002210:	eba3 0347 	sub.w	r3, r3, r7, lsl #1
 8002214:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002218:	7001      	strb	r1, [r0, #0]
 800221a:	4613      	mov	r3, r2
 800221c:	1e41      	subs	r1, r0, #1
 800221e:	2a00      	cmp	r2, #0
 8002220:	d1f0      	bne.n	8002204 <_svfprintf_r+0xb70>
 8002222:	ebc0 030b 	rsb	r3, r0, fp
 8002226:	9011      	str	r0, [sp, #68]	; 0x44
 8002228:	930d      	str	r3, [sp, #52]	; 0x34
 800222a:	f7ff bb97 	b.w	800195c <_svfprintf_r+0x2c8>
 800222e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002230:	4651      	mov	r1, sl
 8002232:	465a      	mov	r2, fp
 8002234:	f002 fd9e 	bl	8004d74 <__ssprint_r>
 8002238:	2800      	cmp	r0, #0
 800223a:	f47f ab02 	bne.w	8001842 <_svfprintf_r+0x1ae>
 800223e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002240:	ae1f      	add	r6, sp, #124	; 0x7c
 8002242:	e563      	b.n	8001d0c <_svfprintf_r+0x678>
 8002244:	9910      	ldr	r1, [sp, #64]	; 0x40
 8002246:	1e4f      	subs	r7, r1, #1
 8002248:	2f00      	cmp	r7, #0
 800224a:	f77f af12 	ble.w	8002072 <_svfprintf_r+0x9de>
 800224e:	2f10      	cmp	r7, #16
 8002250:	f8df 8430 	ldr.w	r8, [pc, #1072]	; 8002684 <_svfprintf_r+0xff0>
 8002254:	f77f af26 	ble.w	80020a4 <_svfprintf_r+0xa10>
 8002258:	4623      	mov	r3, r4
 800225a:	f04f 0910 	mov.w	r9, #16
 800225e:	4644      	mov	r4, r8
 8002260:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8002264:	e004      	b.n	8002270 <_svfprintf_r+0xbdc>
 8002266:	3608      	adds	r6, #8
 8002268:	3f10      	subs	r7, #16
 800226a:	2f10      	cmp	r7, #16
 800226c:	f77f af18 	ble.w	80020a0 <_svfprintf_r+0xa0c>
 8002270:	3301      	adds	r3, #1
 8002272:	3510      	adds	r5, #16
 8002274:	2b07      	cmp	r3, #7
 8002276:	e886 0210 	stmia.w	r6, {r4, r9}
 800227a:	953b      	str	r5, [sp, #236]	; 0xec
 800227c:	933a      	str	r3, [sp, #232]	; 0xe8
 800227e:	ddf2      	ble.n	8002266 <_svfprintf_r+0xbd2>
 8002280:	4640      	mov	r0, r8
 8002282:	4651      	mov	r1, sl
 8002284:	465a      	mov	r2, fp
 8002286:	f002 fd75 	bl	8004d74 <__ssprint_r>
 800228a:	2800      	cmp	r0, #0
 800228c:	f47f aad9 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8002290:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002292:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8002294:	ae1f      	add	r6, sp, #124	; 0x7c
 8002296:	e7e7      	b.n	8002268 <_svfprintf_r+0xbd4>
 8002298:	2202      	movs	r2, #2
 800229a:	e405      	b.n	8001aa8 <_svfprintf_r+0x414>
 800229c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800229e:	4651      	mov	r1, sl
 80022a0:	465a      	mov	r2, fp
 80022a2:	f002 fd67 	bl	8004d74 <__ssprint_r>
 80022a6:	2800      	cmp	r0, #0
 80022a8:	f47f aacb 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80022ac:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80022ae:	ae1f      	add	r6, sp, #124	; 0x7c
 80022b0:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80022b2:	9810      	ldr	r0, [sp, #64]	; 0x40
 80022b4:	4298      	cmp	r0, r3
 80022b6:	dc45      	bgt.n	8002344 <_svfprintf_r+0xcb0>
 80022b8:	9908      	ldr	r1, [sp, #32]
 80022ba:	07c9      	lsls	r1, r1, #31
 80022bc:	d442      	bmi.n	8002344 <_svfprintf_r+0xcb0>
 80022be:	9911      	ldr	r1, [sp, #68]	; 0x44
 80022c0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80022c2:	180a      	adds	r2, r1, r0
 80022c4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80022c6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80022c8:	1a8f      	subs	r7, r1, r2
 80022ca:	1ac3      	subs	r3, r0, r3
 80022cc:	42bb      	cmp	r3, r7
 80022ce:	bfb8      	it	lt
 80022d0:	461f      	movlt	r7, r3
 80022d2:	2f00      	cmp	r7, #0
 80022d4:	dd0a      	ble.n	80022ec <_svfprintf_r+0xc58>
 80022d6:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80022d8:	6032      	str	r2, [r6, #0]
 80022da:	3401      	adds	r4, #1
 80022dc:	19ed      	adds	r5, r5, r7
 80022de:	2c07      	cmp	r4, #7
 80022e0:	6077      	str	r7, [r6, #4]
 80022e2:	953b      	str	r5, [sp, #236]	; 0xec
 80022e4:	943a      	str	r4, [sp, #232]	; 0xe8
 80022e6:	f300 8256 	bgt.w	8002796 <_svfprintf_r+0x1102>
 80022ea:	3608      	adds	r6, #8
 80022ec:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 80022f0:	1bdf      	subs	r7, r3, r7
 80022f2:	2f00      	cmp	r7, #0
 80022f4:	f77f ad75 	ble.w	8001de2 <_svfprintf_r+0x74e>
 80022f8:	2f10      	cmp	r7, #16
 80022fa:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80022fc:	f8df 8384 	ldr.w	r8, [pc, #900]	; 8002684 <_svfprintf_r+0xff0>
 8002300:	f77f adc2 	ble.w	8001e88 <_svfprintf_r+0x7f4>
 8002304:	4623      	mov	r3, r4
 8002306:	f04f 0910 	mov.w	r9, #16
 800230a:	4644      	mov	r4, r8
 800230c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8002310:	e004      	b.n	800231c <_svfprintf_r+0xc88>
 8002312:	3608      	adds	r6, #8
 8002314:	3f10      	subs	r7, #16
 8002316:	2f10      	cmp	r7, #16
 8002318:	f77f adb4 	ble.w	8001e84 <_svfprintf_r+0x7f0>
 800231c:	3301      	adds	r3, #1
 800231e:	3510      	adds	r5, #16
 8002320:	2b07      	cmp	r3, #7
 8002322:	e886 0210 	stmia.w	r6, {r4, r9}
 8002326:	953b      	str	r5, [sp, #236]	; 0xec
 8002328:	933a      	str	r3, [sp, #232]	; 0xe8
 800232a:	ddf2      	ble.n	8002312 <_svfprintf_r+0xc7e>
 800232c:	4640      	mov	r0, r8
 800232e:	4651      	mov	r1, sl
 8002330:	465a      	mov	r2, fp
 8002332:	f002 fd1f 	bl	8004d74 <__ssprint_r>
 8002336:	2800      	cmp	r0, #0
 8002338:	f47f aa83 	bne.w	8001842 <_svfprintf_r+0x1ae>
 800233c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800233e:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8002340:	ae1f      	add	r6, sp, #124	; 0x7c
 8002342:	e7e7      	b.n	8002314 <_svfprintf_r+0xc80>
 8002344:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002346:	981a      	ldr	r0, [sp, #104]	; 0x68
 8002348:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800234a:	6070      	str	r0, [r6, #4]
 800234c:	3401      	adds	r4, #1
 800234e:	182d      	adds	r5, r5, r0
 8002350:	2c07      	cmp	r4, #7
 8002352:	6032      	str	r2, [r6, #0]
 8002354:	953b      	str	r5, [sp, #236]	; 0xec
 8002356:	943a      	str	r4, [sp, #232]	; 0xe8
 8002358:	f300 8211 	bgt.w	800277e <_svfprintf_r+0x10ea>
 800235c:	3608      	adds	r6, #8
 800235e:	e7ae      	b.n	80022be <_svfprintf_r+0xc2a>
 8002360:	9b08      	ldr	r3, [sp, #32]
 8002362:	07da      	lsls	r2, r3, #31
 8002364:	f53f ae57 	bmi.w	8002016 <_svfprintf_r+0x982>
 8002368:	3401      	adds	r4, #1
 800236a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800236c:	3501      	adds	r5, #1
 800236e:	2301      	movs	r3, #1
 8002370:	2c07      	cmp	r4, #7
 8002372:	6032      	str	r2, [r6, #0]
 8002374:	6073      	str	r3, [r6, #4]
 8002376:	953b      	str	r5, [sp, #236]	; 0xec
 8002378:	943a      	str	r4, [sp, #232]	; 0xe8
 800237a:	f77f ae79 	ble.w	8002070 <_svfprintf_r+0x9dc>
 800237e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002380:	4651      	mov	r1, sl
 8002382:	465a      	mov	r2, fp
 8002384:	f002 fcf6 	bl	8004d74 <__ssprint_r>
 8002388:	2800      	cmp	r0, #0
 800238a:	f47f aa5a 	bne.w	8001842 <_svfprintf_r+0x1ae>
 800238e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002390:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002392:	ae1f      	add	r6, sp, #124	; 0x7c
 8002394:	e66d      	b.n	8002072 <_svfprintf_r+0x9de>
 8002396:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002398:	4651      	mov	r1, sl
 800239a:	465a      	mov	r2, fp
 800239c:	f002 fcea 	bl	8004d74 <__ssprint_r>
 80023a0:	2800      	cmp	r0, #0
 80023a2:	f47f aa4e 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80023a6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80023a8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80023aa:	ae1f      	add	r6, sp, #124	; 0x7c
 80023ac:	e64b      	b.n	8002046 <_svfprintf_r+0x9b2>
 80023ae:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80023b0:	4651      	mov	r1, sl
 80023b2:	465a      	mov	r2, fp
 80023b4:	f002 fcde 	bl	8004d74 <__ssprint_r>
 80023b8:	2800      	cmp	r0, #0
 80023ba:	f47f aa42 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80023be:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80023c0:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80023c2:	ae1f      	add	r6, sp, #124	; 0x7c
 80023c4:	e633      	b.n	800202e <_svfprintf_r+0x99a>
 80023c6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80023c8:	4651      	mov	r1, sl
 80023ca:	465a      	mov	r2, fp
 80023cc:	f002 fcd2 	bl	8004d74 <__ssprint_r>
 80023d0:	2800      	cmp	r0, #0
 80023d2:	f47f aa36 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80023d6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80023d8:	ae1f      	add	r6, sp, #124	; 0x7c
 80023da:	e4bb      	b.n	8001d54 <_svfprintf_r+0x6c0>
 80023dc:	f002 fb62 	bl	8004aa4 <__fpclassifyd>
 80023e0:	2800      	cmp	r0, #0
 80023e2:	f040 809e 	bne.w	8002522 <_svfprintf_r+0xe8e>
 80023e6:	2203      	movs	r2, #3
 80023e8:	9012      	str	r0, [sp, #72]	; 0x48
 80023ea:	4ba3      	ldr	r3, [pc, #652]	; (8002678 <_svfprintf_r+0xfe4>)
 80023ec:	920a      	str	r2, [sp, #40]	; 0x28
 80023ee:	9815      	ldr	r0, [sp, #84]	; 0x54
 80023f0:	4aa2      	ldr	r2, [pc, #648]	; (800267c <_svfprintf_r+0xfe8>)
 80023f2:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 80023f6:	2847      	cmp	r0, #71	; 0x47
 80023f8:	bfd8      	it	le
 80023fa:	461a      	movle	r2, r3
 80023fc:	9211      	str	r2, [sp, #68]	; 0x44
 80023fe:	2303      	movs	r3, #3
 8002400:	9a08      	ldr	r2, [sp, #32]
 8002402:	930d      	str	r3, [sp, #52]	; 0x34
 8002404:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002406:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800240a:	9208      	str	r2, [sp, #32]
 800240c:	9316      	str	r3, [sp, #88]	; 0x58
 800240e:	f7ff baaf 	b.w	8001970 <_svfprintf_r+0x2dc>
 8002412:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002414:	2201      	movs	r2, #1
 8002416:	680b      	ldr	r3, [r1, #0]
 8002418:	e414      	b.n	8001c44 <_svfprintf_r+0x5b0>
 800241a:	9b08      	ldr	r3, [sp, #32]
 800241c:	065f      	lsls	r7, r3, #25
 800241e:	d56d      	bpl.n	80024fc <_svfprintf_r+0xe68>
 8002420:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002422:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002424:	6803      	ldr	r3, [r0, #0]
 8002426:	3004      	adds	r0, #4
 8002428:	900e      	str	r0, [sp, #56]	; 0x38
 800242a:	8019      	strh	r1, [r3, #0]
 800242c:	f7ff b960 	b.w	80016f0 <_svfprintf_r+0x5c>
 8002430:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002432:	680b      	ldr	r3, [r1, #0]
 8002434:	e406      	b.n	8001c44 <_svfprintf_r+0x5b0>
 8002436:	46a0      	mov	r8, r4
 8002438:	461c      	mov	r4, r3
 800243a:	3401      	adds	r4, #1
 800243c:	19ed      	adds	r5, r5, r7
 800243e:	2c07      	cmp	r4, #7
 8002440:	f8c6 8000 	str.w	r8, [r6]
 8002444:	6077      	str	r7, [r6, #4]
 8002446:	953b      	str	r5, [sp, #236]	; 0xec
 8002448:	943a      	str	r4, [sp, #232]	; 0xe8
 800244a:	f73f af27 	bgt.w	800229c <_svfprintf_r+0xc08>
 800244e:	3608      	adds	r6, #8
 8002450:	e72e      	b.n	80022b0 <_svfprintf_r+0xc1c>
 8002452:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002454:	4651      	mov	r1, sl
 8002456:	465a      	mov	r2, fp
 8002458:	f002 fc8c 	bl	8004d74 <__ssprint_r>
 800245c:	2800      	cmp	r0, #0
 800245e:	f47f a9f0 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8002462:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002464:	ae1f      	add	r6, sp, #124	; 0x7c
 8002466:	e53d      	b.n	8001ee4 <_svfprintf_r+0x850>
 8002468:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800246a:	4b85      	ldr	r3, [pc, #532]	; (8002680 <_svfprintf_r+0xfec>)
 800246c:	3401      	adds	r4, #1
 800246e:	6033      	str	r3, [r6, #0]
 8002470:	3501      	adds	r5, #1
 8002472:	2301      	movs	r3, #1
 8002474:	2c07      	cmp	r4, #7
 8002476:	6073      	str	r3, [r6, #4]
 8002478:	953b      	str	r5, [sp, #236]	; 0xec
 800247a:	943a      	str	r4, [sp, #232]	; 0xe8
 800247c:	f300 8139 	bgt.w	80026f2 <_svfprintf_r+0x105e>
 8002480:	3608      	adds	r6, #8
 8002482:	b92f      	cbnz	r7, 8002490 <_svfprintf_r+0xdfc>
 8002484:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002486:	b91a      	cbnz	r2, 8002490 <_svfprintf_r+0xdfc>
 8002488:	9b08      	ldr	r3, [sp, #32]
 800248a:	07d8      	lsls	r0, r3, #31
 800248c:	f57f aca9 	bpl.w	8001de2 <_svfprintf_r+0x74e>
 8002490:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002492:	991a      	ldr	r1, [sp, #104]	; 0x68
 8002494:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8002496:	6071      	str	r1, [r6, #4]
 8002498:	3401      	adds	r4, #1
 800249a:	186d      	adds	r5, r5, r1
 800249c:	2c07      	cmp	r4, #7
 800249e:	6030      	str	r0, [r6, #0]
 80024a0:	953b      	str	r5, [sp, #236]	; 0xec
 80024a2:	943a      	str	r4, [sp, #232]	; 0xe8
 80024a4:	f300 81d2 	bgt.w	800284c <_svfprintf_r+0x11b8>
 80024a8:	3608      	adds	r6, #8
 80024aa:	427f      	negs	r7, r7
 80024ac:	2f00      	cmp	r7, #0
 80024ae:	f340 8141 	ble.w	8002734 <_svfprintf_r+0x10a0>
 80024b2:	2f10      	cmp	r7, #16
 80024b4:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 8002684 <_svfprintf_r+0xff0>
 80024b8:	f340 8183 	ble.w	80027c2 <_svfprintf_r+0x112e>
 80024bc:	4623      	mov	r3, r4
 80024be:	f04f 0910 	mov.w	r9, #16
 80024c2:	4644      	mov	r4, r8
 80024c4:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 80024c8:	e004      	b.n	80024d4 <_svfprintf_r+0xe40>
 80024ca:	3608      	adds	r6, #8
 80024cc:	3f10      	subs	r7, #16
 80024ce:	2f10      	cmp	r7, #16
 80024d0:	f340 8175 	ble.w	80027be <_svfprintf_r+0x112a>
 80024d4:	3301      	adds	r3, #1
 80024d6:	3510      	adds	r5, #16
 80024d8:	2b07      	cmp	r3, #7
 80024da:	e886 0210 	stmia.w	r6, {r4, r9}
 80024de:	953b      	str	r5, [sp, #236]	; 0xec
 80024e0:	933a      	str	r3, [sp, #232]	; 0xe8
 80024e2:	ddf2      	ble.n	80024ca <_svfprintf_r+0xe36>
 80024e4:	4640      	mov	r0, r8
 80024e6:	4651      	mov	r1, sl
 80024e8:	465a      	mov	r2, fp
 80024ea:	f002 fc43 	bl	8004d74 <__ssprint_r>
 80024ee:	2800      	cmp	r0, #0
 80024f0:	f47f a9a7 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80024f4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80024f6:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80024f8:	ae1f      	add	r6, sp, #124	; 0x7c
 80024fa:	e7e7      	b.n	80024cc <_svfprintf_r+0xe38>
 80024fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80024fe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002500:	6813      	ldr	r3, [r2, #0]
 8002502:	3204      	adds	r2, #4
 8002504:	920e      	str	r2, [sp, #56]	; 0x38
 8002506:	6018      	str	r0, [r3, #0]
 8002508:	f7ff b8f2 	b.w	80016f0 <_svfprintf_r+0x5c>
 800250c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800250e:	4651      	mov	r1, sl
 8002510:	465a      	mov	r2, fp
 8002512:	f002 fc2f 	bl	8004d74 <__ssprint_r>
 8002516:	2800      	cmp	r0, #0
 8002518:	f47f a993 	bne.w	8001842 <_svfprintf_r+0x1ae>
 800251c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800251e:	ae1f      	add	r6, sp, #124	; 0x7c
 8002520:	e4f5      	b.n	8001f0e <_svfprintf_r+0x87a>
 8002522:	1c60      	adds	r0, r4, #1
 8002524:	f000 80f1 	beq.w	800270a <_svfprintf_r+0x1076>
 8002528:	9915      	ldr	r1, [sp, #84]	; 0x54
 800252a:	2967      	cmp	r1, #103	; 0x67
 800252c:	bf18      	it	ne
 800252e:	2947      	cmpne	r1, #71	; 0x47
 8002530:	bf14      	ite	ne
 8002532:	2300      	movne	r3, #0
 8002534:	2301      	moveq	r3, #1
 8002536:	bf18      	it	ne
 8002538:	930a      	strne	r3, [sp, #40]	; 0x28
 800253a:	d104      	bne.n	8002546 <_svfprintf_r+0xeb2>
 800253c:	2c00      	cmp	r4, #0
 800253e:	f000 81ad 	beq.w	800289c <_svfprintf_r+0x1208>
 8002542:	2201      	movs	r2, #1
 8002544:	920a      	str	r2, [sp, #40]	; 0x28
 8002546:	9808      	ldr	r0, [sp, #32]
 8002548:	2d00      	cmp	r5, #0
 800254a:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 800254e:	9008      	str	r0, [sp, #32]
 8002550:	f2c0 8189 	blt.w	8002866 <_svfprintf_r+0x11d2>
 8002554:	2200      	movs	r2, #0
 8002556:	9212      	str	r2, [sp, #72]	; 0x48
 8002558:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800255a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800255c:	f1a3 0166 	sub.w	r1, r3, #102	; 0x66
 8002560:	424b      	negs	r3, r1
 8002562:	eb43 0301 	adc.w	r3, r3, r1
 8002566:	469c      	mov	ip, r3
 8002568:	2846      	cmp	r0, #70	; 0x46
 800256a:	bf08      	it	eq
 800256c:	f04c 0c01 	orreq.w	ip, ip, #1
 8002570:	930d      	str	r3, [sp, #52]	; 0x34
 8002572:	46a1      	mov	r9, r4
 8002574:	2103      	movs	r1, #3
 8002576:	f1bc 0f00 	cmp.w	ip, #0
 800257a:	d107      	bne.n	800258c <_svfprintf_r+0xef8>
 800257c:	2865      	cmp	r0, #101	; 0x65
 800257e:	bf18      	it	ne
 8002580:	2845      	cmpne	r0, #69	; 0x45
 8002582:	bf0c      	ite	eq
 8002584:	f104 0901 	addeq.w	r9, r4, #1
 8002588:	46a1      	movne	r9, r4
 800258a:	2102      	movs	r1, #2
 800258c:	e88d 0202 	stmia.w	sp, {r1, r9}
 8002590:	a940      	add	r1, sp, #256	; 0x100
 8002592:	9102      	str	r1, [sp, #8]
 8002594:	a941      	add	r1, sp, #260	; 0x104
 8002596:	9103      	str	r1, [sp, #12]
 8002598:	4642      	mov	r2, r8
 800259a:	a942      	add	r1, sp, #264	; 0x108
 800259c:	462b      	mov	r3, r5
 800259e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80025a0:	9104      	str	r1, [sp, #16]
 80025a2:	f8cd c018 	str.w	ip, [sp, #24]
 80025a6:	f000 fa6b 	bl	8002a80 <_dtoa_r>
 80025aa:	9915      	ldr	r1, [sp, #84]	; 0x54
 80025ac:	9011      	str	r0, [sp, #68]	; 0x44
 80025ae:	2947      	cmp	r1, #71	; 0x47
 80025b0:	bf18      	it	ne
 80025b2:	2967      	cmpne	r1, #103	; 0x67
 80025b4:	f8dd c018 	ldr.w	ip, [sp, #24]
 80025b8:	d104      	bne.n	80025c4 <_svfprintf_r+0xf30>
 80025ba:	9a08      	ldr	r2, [sp, #32]
 80025bc:	07d2      	lsls	r2, r2, #31
 80025be:	bf58      	it	pl
 80025c0:	9f42      	ldrpl	r7, [sp, #264]	; 0x108
 80025c2:	d515      	bpl.n	80025f0 <_svfprintf_r+0xf5c>
 80025c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80025c6:	eb03 0709 	add.w	r7, r3, r9
 80025ca:	f1bc 0f00 	cmp.w	ip, #0
 80025ce:	d005      	beq.n	80025dc <_svfprintf_r+0xf48>
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b30      	cmp	r3, #48	; 0x30
 80025d4:	f000 8165 	beq.w	80028a2 <_svfprintf_r+0x120e>
 80025d8:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80025da:	18ff      	adds	r7, r7, r3
 80025dc:	4640      	mov	r0, r8
 80025de:	4629      	mov	r1, r5
 80025e0:	2200      	movs	r2, #0
 80025e2:	2300      	movs	r3, #0
 80025e4:	f003 ff84 	bl	80064f0 <__aeabi_dcmpeq>
 80025e8:	2800      	cmp	r0, #0
 80025ea:	f000 8117 	beq.w	800281c <_svfprintf_r+0x1188>
 80025ee:	9742      	str	r7, [sp, #264]	; 0x108
 80025f0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80025f2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80025f4:	1a3f      	subs	r7, r7, r0
 80025f6:	9710      	str	r7, [sp, #64]	; 0x40
 80025f8:	2900      	cmp	r1, #0
 80025fa:	f000 80f9 	beq.w	80027f0 <_svfprintf_r+0x115c>
 80025fe:	9940      	ldr	r1, [sp, #256]	; 0x100
 8002600:	1ccb      	adds	r3, r1, #3
 8002602:	db02      	blt.n	800260a <_svfprintf_r+0xf76>
 8002604:	428c      	cmp	r4, r1
 8002606:	f280 80fa 	bge.w	80027fe <_svfprintf_r+0x116a>
 800260a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800260c:	3a02      	subs	r2, #2
 800260e:	9215      	str	r2, [sp, #84]	; 0x54
 8002610:	3901      	subs	r1, #1
 8002612:	9815      	ldr	r0, [sp, #84]	; 0x54
 8002614:	9140      	str	r1, [sp, #256]	; 0x100
 8002616:	2900      	cmp	r1, #0
 8002618:	f88d 00f0 	strb.w	r0, [sp, #240]	; 0xf0
 800261c:	f2c0 815d 	blt.w	80028da <_svfprintf_r+0x1246>
 8002620:	232b      	movs	r3, #43	; 0x2b
 8002622:	f88d 30f1 	strb.w	r3, [sp, #241]	; 0xf1
 8002626:	2909      	cmp	r1, #9
 8002628:	f340 8122 	ble.w	8002870 <_svfprintf_r+0x11dc>
 800262c:	f10d 07ff 	add.w	r7, sp, #255	; 0xff
 8002630:	f246 6467 	movw	r4, #26215	; 0x6667
 8002634:	4638      	mov	r0, r7
 8002636:	f2c6 6466 	movt	r4, #26214	; 0x6666
 800263a:	fb84 3201 	smull	r3, r2, r4, r1
 800263e:	17cb      	asrs	r3, r1, #31
 8002640:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 8002644:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8002648:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
 800264c:	3230      	adds	r2, #48	; 0x30
 800264e:	2b09      	cmp	r3, #9
 8002650:	4605      	mov	r5, r0
 8002652:	4619      	mov	r1, r3
 8002654:	f800 2d01 	strb.w	r2, [r0, #-1]!
 8002658:	dcef      	bgt.n	800263a <_svfprintf_r+0xfa6>
 800265a:	3130      	adds	r1, #48	; 0x30
 800265c:	1eaa      	subs	r2, r5, #2
 800265e:	b2c9      	uxtb	r1, r1
 8002660:	42ba      	cmp	r2, r7
 8002662:	f805 1c02 	strb.w	r1, [r5, #-2]
 8002666:	bf28      	it	cs
 8002668:	f10d 01f2 	addcs.w	r1, sp, #242	; 0xf2
 800266c:	d213      	bcs.n	8002696 <_svfprintf_r+0x1002>
 800266e:	f10d 03f2 	add.w	r3, sp, #242	; 0xf2
 8002672:	f10d 00fe 	add.w	r0, sp, #254	; 0xfe
 8002676:	e009      	b.n	800268c <_svfprintf_r+0xff8>
 8002678:	080068c4 	.word	0x080068c4
 800267c:	080068c8 	.word	0x080068c8
 8002680:	080068fc 	.word	0x080068fc
 8002684:	08006730 	.word	0x08006730
 8002688:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800268c:	f803 1b01 	strb.w	r1, [r3], #1
 8002690:	4282      	cmp	r2, r0
 8002692:	4619      	mov	r1, r3
 8002694:	d1f8      	bne.n	8002688 <_svfprintf_r+0xff4>
 8002696:	9810      	ldr	r0, [sp, #64]	; 0x40
 8002698:	ab3c      	add	r3, sp, #240	; 0xf0
 800269a:	1acb      	subs	r3, r1, r3
 800269c:	931b      	str	r3, [sp, #108]	; 0x6c
 800269e:	2801      	cmp	r0, #1
 80026a0:	4403      	add	r3, r0
 80026a2:	930d      	str	r3, [sp, #52]	; 0x34
 80026a4:	f340 8125 	ble.w	80028f2 <_svfprintf_r+0x125e>
 80026a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80026aa:	3301      	adds	r3, #1
 80026ac:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
 80026b0:	2100      	movs	r1, #0
 80026b2:	930d      	str	r3, [sp, #52]	; 0x34
 80026b4:	900a      	str	r0, [sp, #40]	; 0x28
 80026b6:	9116      	str	r1, [sp, #88]	; 0x58
 80026b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80026ba:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 80026be:	2b00      	cmp	r3, #0
 80026c0:	f43f a956 	beq.w	8001970 <_svfprintf_r+0x2dc>
 80026c4:	232d      	movs	r3, #45	; 0x2d
 80026c6:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 80026ca:	2300      	movs	r3, #0
 80026cc:	9312      	str	r3, [sp, #72]	; 0x48
 80026ce:	f7ff b950 	b.w	8001972 <_svfprintf_r+0x2de>
 80026d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80026d4:	2140      	movs	r1, #64	; 0x40
 80026d6:	f001 fa57 	bl	8003b88 <_malloc_r>
 80026da:	f8ca 0000 	str.w	r0, [sl]
 80026de:	f8ca 0010 	str.w	r0, [sl, #16]
 80026e2:	2800      	cmp	r0, #0
 80026e4:	f000 812b 	beq.w	800293e <_svfprintf_r+0x12aa>
 80026e8:	2340      	movs	r3, #64	; 0x40
 80026ea:	f8ca 3014 	str.w	r3, [sl, #20]
 80026ee:	f7fe bfec 	b.w	80016ca <_svfprintf_r+0x36>
 80026f2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80026f4:	4651      	mov	r1, sl
 80026f6:	465a      	mov	r2, fp
 80026f8:	f002 fb3c 	bl	8004d74 <__ssprint_r>
 80026fc:	2800      	cmp	r0, #0
 80026fe:	f47f a8a0 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8002702:	9f40      	ldr	r7, [sp, #256]	; 0x100
 8002704:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002706:	ae1f      	add	r6, sp, #124	; 0x7c
 8002708:	e6bb      	b.n	8002482 <_svfprintf_r+0xdee>
 800270a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800270c:	2847      	cmp	r0, #71	; 0x47
 800270e:	bf18      	it	ne
 8002710:	2867      	cmpne	r0, #103	; 0x67
 8002712:	bf14      	ite	ne
 8002714:	2000      	movne	r0, #0
 8002716:	2001      	moveq	r0, #1
 8002718:	900a      	str	r0, [sp, #40]	; 0x28
 800271a:	2406      	movs	r4, #6
 800271c:	e713      	b.n	8002546 <_svfprintf_r+0xeb2>
 800271e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002720:	4651      	mov	r1, sl
 8002722:	465a      	mov	r2, fp
 8002724:	f002 fb26 	bl	8004d74 <__ssprint_r>
 8002728:	2800      	cmp	r0, #0
 800272a:	f47f a88a 	bne.w	8001842 <_svfprintf_r+0x1ae>
 800272e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002730:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002732:	ae1f      	add	r6, sp, #124	; 0x7c
 8002734:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002736:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002738:	6072      	str	r2, [r6, #4]
 800273a:	3401      	adds	r4, #1
 800273c:	18ad      	adds	r5, r5, r2
 800273e:	2c07      	cmp	r4, #7
 8002740:	6033      	str	r3, [r6, #0]
 8002742:	953b      	str	r5, [sp, #236]	; 0xec
 8002744:	943a      	str	r4, [sp, #232]	; 0xe8
 8002746:	f77f ab4b 	ble.w	8001de0 <_svfprintf_r+0x74c>
 800274a:	f7ff bba6 	b.w	8001e9a <_svfprintf_r+0x806>
 800274e:	f002 fae1 	bl	8004d14 <strlen>
 8002752:	900d      	str	r0, [sp, #52]	; 0x34
 8002754:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8002758:	9512      	str	r5, [sp, #72]	; 0x48
 800275a:	900a      	str	r0, [sp, #40]	; 0x28
 800275c:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8002760:	970e      	str	r7, [sp, #56]	; 0x38
 8002762:	9516      	str	r5, [sp, #88]	; 0x58
 8002764:	f7ff b904 	b.w	8001970 <_svfprintf_r+0x2dc>
 8002768:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800276a:	4651      	mov	r1, sl
 800276c:	465a      	mov	r2, fp
 800276e:	f002 fb01 	bl	8004d74 <__ssprint_r>
 8002772:	2800      	cmp	r0, #0
 8002774:	f47f a865 	bne.w	8001842 <_svfprintf_r+0x1ae>
 8002778:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800277a:	ae1f      	add	r6, sp, #124	; 0x7c
 800277c:	e4f1      	b.n	8002162 <_svfprintf_r+0xace>
 800277e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002780:	4651      	mov	r1, sl
 8002782:	465a      	mov	r2, fp
 8002784:	f002 faf6 	bl	8004d74 <__ssprint_r>
 8002788:	2800      	cmp	r0, #0
 800278a:	f47f a85a 	bne.w	8001842 <_svfprintf_r+0x1ae>
 800278e:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8002790:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002792:	ae1f      	add	r6, sp, #124	; 0x7c
 8002794:	e593      	b.n	80022be <_svfprintf_r+0xc2a>
 8002796:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002798:	4651      	mov	r1, sl
 800279a:	465a      	mov	r2, fp
 800279c:	f002 faea 	bl	8004d74 <__ssprint_r>
 80027a0:	2800      	cmp	r0, #0
 80027a2:	f47f a84e 	bne.w	8001842 <_svfprintf_r+0x1ae>
 80027a6:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80027a8:	9910      	ldr	r1, [sp, #64]	; 0x40
 80027aa:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80027ac:	1acb      	subs	r3, r1, r3
 80027ae:	ae1f      	add	r6, sp, #124	; 0x7c
 80027b0:	e59c      	b.n	80022ec <_svfprintf_r+0xc58>
 80027b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80027b4:	ebc3 030b 	rsb	r3, r3, fp
 80027b8:	930d      	str	r3, [sp, #52]	; 0x34
 80027ba:	f7ff b8cf 	b.w	800195c <_svfprintf_r+0x2c8>
 80027be:	46a0      	mov	r8, r4
 80027c0:	461c      	mov	r4, r3
 80027c2:	3401      	adds	r4, #1
 80027c4:	19ed      	adds	r5, r5, r7
 80027c6:	2c07      	cmp	r4, #7
 80027c8:	f8c6 8000 	str.w	r8, [r6]
 80027cc:	6077      	str	r7, [r6, #4]
 80027ce:	953b      	str	r5, [sp, #236]	; 0xec
 80027d0:	943a      	str	r4, [sp, #232]	; 0xe8
 80027d2:	dca4      	bgt.n	800271e <_svfprintf_r+0x108a>
 80027d4:	3608      	adds	r6, #8
 80027d6:	e7ad      	b.n	8002734 <_svfprintf_r+0x10a0>
 80027d8:	2c06      	cmp	r4, #6
 80027da:	bf28      	it	cs
 80027dc:	2406      	movcs	r4, #6
 80027de:	495f      	ldr	r1, [pc, #380]	; (800295c <_svfprintf_r+0x12c8>)
 80027e0:	940d      	str	r4, [sp, #52]	; 0x34
 80027e2:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
 80027e6:	900a      	str	r0, [sp, #40]	; 0x28
 80027e8:	970e      	str	r7, [sp, #56]	; 0x38
 80027ea:	9111      	str	r1, [sp, #68]	; 0x44
 80027ec:	f7ff ba01 	b.w	8001bf2 <_svfprintf_r+0x55e>
 80027f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80027f2:	2b65      	cmp	r3, #101	; 0x65
 80027f4:	dd6f      	ble.n	80028d6 <_svfprintf_r+0x1242>
 80027f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80027f8:	9940      	ldr	r1, [sp, #256]	; 0x100
 80027fa:	2a00      	cmp	r2, #0
 80027fc:	d15e      	bne.n	80028bc <_svfprintf_r+0x1228>
 80027fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002800:	428a      	cmp	r2, r1
 8002802:	dc3d      	bgt.n	8002880 <_svfprintf_r+0x11ec>
 8002804:	9b08      	ldr	r3, [sp, #32]
 8002806:	07da      	lsls	r2, r3, #31
 8002808:	d56c      	bpl.n	80028e4 <_svfprintf_r+0x1250>
 800280a:	1c4b      	adds	r3, r1, #1
 800280c:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
 8002810:	2267      	movs	r2, #103	; 0x67
 8002812:	930d      	str	r3, [sp, #52]	; 0x34
 8002814:	900a      	str	r0, [sp, #40]	; 0x28
 8002816:	9215      	str	r2, [sp, #84]	; 0x54
 8002818:	9116      	str	r1, [sp, #88]	; 0x58
 800281a:	e74d      	b.n	80026b8 <_svfprintf_r+0x1024>
 800281c:	9b42      	ldr	r3, [sp, #264]	; 0x108
 800281e:	429f      	cmp	r7, r3
 8002820:	bf98      	it	ls
 8002822:	461f      	movls	r7, r3
 8002824:	f67f aee4 	bls.w	80025f0 <_svfprintf_r+0xf5c>
 8002828:	2230      	movs	r2, #48	; 0x30
 800282a:	f803 2b01 	strb.w	r2, [r3], #1
 800282e:	42bb      	cmp	r3, r7
 8002830:	9342      	str	r3, [sp, #264]	; 0x108
 8002832:	d1fa      	bne.n	800282a <_svfprintf_r+0x1196>
 8002834:	e6dc      	b.n	80025f0 <_svfprintf_r+0xf5c>
 8002836:	ea24 72e4 	bic.w	r2, r4, r4, asr #31
 800283a:	9012      	str	r0, [sp, #72]	; 0x48
 800283c:	920a      	str	r2, [sp, #40]	; 0x28
 800283e:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8002842:	970e      	str	r7, [sp, #56]	; 0x38
 8002844:	940d      	str	r4, [sp, #52]	; 0x34
 8002846:	9016      	str	r0, [sp, #88]	; 0x58
 8002848:	f7ff b892 	b.w	8001970 <_svfprintf_r+0x2dc>
 800284c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800284e:	4651      	mov	r1, sl
 8002850:	465a      	mov	r2, fp
 8002852:	f002 fa8f 	bl	8004d74 <__ssprint_r>
 8002856:	2800      	cmp	r0, #0
 8002858:	f47e aff3 	bne.w	8001842 <_svfprintf_r+0x1ae>
 800285c:	9f40      	ldr	r7, [sp, #256]	; 0x100
 800285e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002860:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002862:	ae1f      	add	r6, sp, #124	; 0x7c
 8002864:	e621      	b.n	80024aa <_svfprintf_r+0xe16>
 8002866:	212d      	movs	r1, #45	; 0x2d
 8002868:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800286c:	9112      	str	r1, [sp, #72]	; 0x48
 800286e:	e673      	b.n	8002558 <_svfprintf_r+0xec4>
 8002870:	3130      	adds	r1, #48	; 0x30
 8002872:	2330      	movs	r3, #48	; 0x30
 8002874:	f88d 10f3 	strb.w	r1, [sp, #243]	; 0xf3
 8002878:	f88d 30f2 	strb.w	r3, [sp, #242]	; 0xf2
 800287c:	a93d      	add	r1, sp, #244	; 0xf4
 800287e:	e70a      	b.n	8002696 <_svfprintf_r+0x1002>
 8002880:	2900      	cmp	r1, #0
 8002882:	9810      	ldr	r0, [sp, #64]	; 0x40
 8002884:	bfd4      	ite	le
 8002886:	f1c1 0302 	rsble	r3, r1, #2
 800288a:	2301      	movgt	r3, #1
 800288c:	181b      	adds	r3, r3, r0
 800288e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8002892:	930d      	str	r3, [sp, #52]	; 0x34
 8002894:	2367      	movs	r3, #103	; 0x67
 8002896:	920a      	str	r2, [sp, #40]	; 0x28
 8002898:	9315      	str	r3, [sp, #84]	; 0x54
 800289a:	e7bd      	b.n	8002818 <_svfprintf_r+0x1184>
 800289c:	2401      	movs	r4, #1
 800289e:	940a      	str	r4, [sp, #40]	; 0x28
 80028a0:	e651      	b.n	8002546 <_svfprintf_r+0xeb2>
 80028a2:	4640      	mov	r0, r8
 80028a4:	4629      	mov	r1, r5
 80028a6:	2200      	movs	r2, #0
 80028a8:	2300      	movs	r3, #0
 80028aa:	f003 fe21 	bl	80064f0 <__aeabi_dcmpeq>
 80028ae:	2800      	cmp	r0, #0
 80028b0:	f47f ae92 	bne.w	80025d8 <_svfprintf_r+0xf44>
 80028b4:	f1c9 0301 	rsb	r3, r9, #1
 80028b8:	9340      	str	r3, [sp, #256]	; 0x100
 80028ba:	e68e      	b.n	80025da <_svfprintf_r+0xf46>
 80028bc:	2900      	cmp	r1, #0
 80028be:	dd38      	ble.n	8002932 <_svfprintf_r+0x129e>
 80028c0:	bb74      	cbnz	r4, 8002920 <_svfprintf_r+0x128c>
 80028c2:	9b08      	ldr	r3, [sp, #32]
 80028c4:	07dd      	lsls	r5, r3, #31
 80028c6:	d42b      	bmi.n	8002920 <_svfprintf_r+0x128c>
 80028c8:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 80028cc:	2266      	movs	r2, #102	; 0x66
 80028ce:	900a      	str	r0, [sp, #40]	; 0x28
 80028d0:	910d      	str	r1, [sp, #52]	; 0x34
 80028d2:	9215      	str	r2, [sp, #84]	; 0x54
 80028d4:	e7a0      	b.n	8002818 <_svfprintf_r+0x1184>
 80028d6:	9940      	ldr	r1, [sp, #256]	; 0x100
 80028d8:	e69a      	b.n	8002610 <_svfprintf_r+0xf7c>
 80028da:	232d      	movs	r3, #45	; 0x2d
 80028dc:	4249      	negs	r1, r1
 80028de:	f88d 30f1 	strb.w	r3, [sp, #241]	; 0xf1
 80028e2:	e6a0      	b.n	8002626 <_svfprintf_r+0xf92>
 80028e4:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 80028e8:	2267      	movs	r2, #103	; 0x67
 80028ea:	900a      	str	r0, [sp, #40]	; 0x28
 80028ec:	910d      	str	r1, [sp, #52]	; 0x34
 80028ee:	9215      	str	r2, [sp, #84]	; 0x54
 80028f0:	e792      	b.n	8002818 <_svfprintf_r+0x1184>
 80028f2:	9908      	ldr	r1, [sp, #32]
 80028f4:	f011 0301 	ands.w	r3, r1, #1
 80028f8:	f47f aed6 	bne.w	80026a8 <_svfprintf_r+0x1014>
 80028fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80028fe:	9316      	str	r3, [sp, #88]	; 0x58
 8002900:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8002904:	920a      	str	r2, [sp, #40]	; 0x28
 8002906:	e6d7      	b.n	80026b8 <_svfprintf_r+0x1024>
 8002908:	990e      	ldr	r1, [sp, #56]	; 0x38
 800290a:	680c      	ldr	r4, [r1, #0]
 800290c:	1d0b      	adds	r3, r1, #4
 800290e:	2c00      	cmp	r4, #0
 8002910:	bfbc      	itt	lt
 8002912:	930e      	strlt	r3, [sp, #56]	; 0x38
 8002914:	f04f 34ff 	movlt.w	r4, #4294967295	; 0xffffffff
 8002918:	f6bf a985 	bge.w	8001c26 <_svfprintf_r+0x592>
 800291c:	f7fe bf18 	b.w	8001750 <_svfprintf_r+0xbc>
 8002920:	3401      	adds	r4, #1
 8002922:	190c      	adds	r4, r1, r4
 8002924:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8002928:	2066      	movs	r0, #102	; 0x66
 800292a:	940d      	str	r4, [sp, #52]	; 0x34
 800292c:	930a      	str	r3, [sp, #40]	; 0x28
 800292e:	9015      	str	r0, [sp, #84]	; 0x54
 8002930:	e772      	b.n	8002818 <_svfprintf_r+0x1184>
 8002932:	b914      	cbnz	r4, 800293a <_svfprintf_r+0x12a6>
 8002934:	9a08      	ldr	r2, [sp, #32]
 8002936:	07d0      	lsls	r0, r2, #31
 8002938:	d509      	bpl.n	800294e <_svfprintf_r+0x12ba>
 800293a:	3402      	adds	r4, #2
 800293c:	e7f2      	b.n	8002924 <_svfprintf_r+0x1290>
 800293e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002940:	230c      	movs	r3, #12
 8002942:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002946:	600b      	str	r3, [r1, #0]
 8002948:	920c      	str	r2, [sp, #48]	; 0x30
 800294a:	f7fe bf83 	b.w	8001854 <_svfprintf_r+0x1c0>
 800294e:	2001      	movs	r0, #1
 8002950:	2266      	movs	r2, #102	; 0x66
 8002952:	900a      	str	r0, [sp, #40]	; 0x28
 8002954:	9215      	str	r2, [sp, #84]	; 0x54
 8002956:	900d      	str	r0, [sp, #52]	; 0x34
 8002958:	e75e      	b.n	8002818 <_svfprintf_r+0x1184>
 800295a:	bf00      	nop
 800295c:	080068f4 	.word	0x080068f4

08002960 <quorem>:
 8002960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002964:	6903      	ldr	r3, [r0, #16]
 8002966:	690d      	ldr	r5, [r1, #16]
 8002968:	429d      	cmp	r5, r3
 800296a:	4681      	mov	r9, r0
 800296c:	f300 8084 	bgt.w	8002a78 <quorem+0x118>
 8002970:	1ceb      	adds	r3, r5, #3
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	18cf      	adds	r7, r1, r3
 8002976:	18c3      	adds	r3, r0, r3
 8002978:	687e      	ldr	r6, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	3601      	adds	r6, #1
 800297e:	fbb3 f6f6 	udiv	r6, r3, r6
 8002982:	f101 0414 	add.w	r4, r1, #20
 8002986:	3d01      	subs	r5, #1
 8002988:	3704      	adds	r7, #4
 800298a:	f100 0814 	add.w	r8, r0, #20
 800298e:	2e00      	cmp	r6, #0
 8002990:	d03c      	beq.n	8002a0c <quorem+0xac>
 8002992:	f04f 0e00 	mov.w	lr, #0
 8002996:	4642      	mov	r2, r8
 8002998:	4623      	mov	r3, r4
 800299a:	46f4      	mov	ip, lr
 800299c:	f853 bb04 	ldr.w	fp, [r3], #4
 80029a0:	6810      	ldr	r0, [r2, #0]
 80029a2:	fa1f fa8b 	uxth.w	sl, fp
 80029a6:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 80029aa:	fb06 ea0a 	mla	sl, r6, sl, lr
 80029ae:	fb06 fe0b 	mul.w	lr, r6, fp
 80029b2:	eb0e 4e1a 	add.w	lr, lr, sl, lsr #16
 80029b6:	fa1c fc80 	uxtah	ip, ip, r0
 80029ba:	fa1f fb8e 	uxth.w	fp, lr
 80029be:	fa1f fa8a 	uxth.w	sl, sl
 80029c2:	ebca 0c0c 	rsb	ip, sl, ip
 80029c6:	ebcb 4010 	rsb	r0, fp, r0, lsr #16
 80029ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80029ce:	fa1f fc8c 	uxth.w	ip, ip
 80029d2:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
 80029d6:	429f      	cmp	r7, r3
 80029d8:	f842 cb04 	str.w	ip, [r2], #4
 80029dc:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 80029e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80029e4:	d2da      	bcs.n	800299c <quorem+0x3c>
 80029e6:	1d2a      	adds	r2, r5, #4
 80029e8:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 80029ec:	6858      	ldr	r0, [r3, #4]
 80029ee:	b968      	cbnz	r0, 8002a0c <quorem+0xac>
 80029f0:	4598      	cmp	r8, r3
 80029f2:	d209      	bcs.n	8002a08 <quorem+0xa8>
 80029f4:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80029f8:	b112      	cbz	r2, 8002a00 <quorem+0xa0>
 80029fa:	e005      	b.n	8002a08 <quorem+0xa8>
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	b91a      	cbnz	r2, 8002a08 <quorem+0xa8>
 8002a00:	3b04      	subs	r3, #4
 8002a02:	3d01      	subs	r5, #1
 8002a04:	4598      	cmp	r8, r3
 8002a06:	d3f9      	bcc.n	80029fc <quorem+0x9c>
 8002a08:	f8c9 5010 	str.w	r5, [r9, #16]
 8002a0c:	4648      	mov	r0, r9
 8002a0e:	f001 fe4f 	bl	80046b0 <__mcmp>
 8002a12:	2800      	cmp	r0, #0
 8002a14:	db2d      	blt.n	8002a72 <quorem+0x112>
 8002a16:	3601      	adds	r6, #1
 8002a18:	4643      	mov	r3, r8
 8002a1a:	f04f 0c00 	mov.w	ip, #0
 8002a1e:	f854 2b04 	ldr.w	r2, [r4], #4
 8002a22:	6818      	ldr	r0, [r3, #0]
 8002a24:	b291      	uxth	r1, r2
 8002a26:	fa1f fa80 	uxth.w	sl, r0
 8002a2a:	0c12      	lsrs	r2, r2, #16
 8002a2c:	ebc1 010a 	rsb	r1, r1, sl
 8002a30:	4461      	add	r1, ip
 8002a32:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
 8002a36:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8002a3a:	b289      	uxth	r1, r1
 8002a3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002a40:	42a7      	cmp	r7, r4
 8002a42:	f843 1b04 	str.w	r1, [r3], #4
 8002a46:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002a4a:	d2e8      	bcs.n	8002a1e <quorem+0xbe>
 8002a4c:	1d2a      	adds	r2, r5, #4
 8002a4e:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 8002a52:	6859      	ldr	r1, [r3, #4]
 8002a54:	b969      	cbnz	r1, 8002a72 <quorem+0x112>
 8002a56:	4598      	cmp	r8, r3
 8002a58:	d209      	bcs.n	8002a6e <quorem+0x10e>
 8002a5a:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8002a5e:	b112      	cbz	r2, 8002a66 <quorem+0x106>
 8002a60:	e005      	b.n	8002a6e <quorem+0x10e>
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	b91a      	cbnz	r2, 8002a6e <quorem+0x10e>
 8002a66:	3b04      	subs	r3, #4
 8002a68:	3d01      	subs	r5, #1
 8002a6a:	4598      	cmp	r8, r3
 8002a6c:	d3f9      	bcc.n	8002a62 <quorem+0x102>
 8002a6e:	f8c9 5010 	str.w	r5, [r9, #16]
 8002a72:	4630      	mov	r0, r6
 8002a74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a78:	2000      	movs	r0, #0
 8002a7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a7e:	bf00      	nop

08002a80 <_dtoa_r>:
 8002a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a84:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002a86:	b09d      	sub	sp, #116	; 0x74
 8002a88:	4607      	mov	r7, r0
 8002a8a:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8002a8c:	4692      	mov	sl, r2
 8002a8e:	469b      	mov	fp, r3
 8002a90:	b141      	cbz	r1, 8002aa4 <_dtoa_r+0x24>
 8002a92:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002a94:	2201      	movs	r2, #1
 8002a96:	409a      	lsls	r2, r3
 8002a98:	604b      	str	r3, [r1, #4]
 8002a9a:	608a      	str	r2, [r1, #8]
 8002a9c:	f001 fbd4 	bl	8004248 <_Bfree>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	643b      	str	r3, [r7, #64]	; 0x40
 8002aa4:	f1bb 0500 	subs.w	r5, fp, #0
 8002aa8:	f2c0 80df 	blt.w	8002c6a <_dtoa_r+0x1ea>
 8002aac:	2300      	movs	r3, #0
 8002aae:	6023      	str	r3, [r4, #0]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8002ab8:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8002abc:	402b      	ands	r3, r5
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	f000 80be 	beq.w	8002c40 <_dtoa_r+0x1c0>
 8002ac4:	4650      	mov	r0, sl
 8002ac6:	4659      	mov	r1, fp
 8002ac8:	2200      	movs	r2, #0
 8002aca:	2300      	movs	r3, #0
 8002acc:	46d0      	mov	r8, sl
 8002ace:	46d9      	mov	r9, fp
 8002ad0:	2401      	movs	r4, #1
 8002ad2:	f003 fd0d 	bl	80064f0 <__aeabi_dcmpeq>
 8002ad6:	b978      	cbnz	r0, 8002af8 <_dtoa_r+0x78>
 8002ad8:	f014 0fff 	tst.w	r4, #255	; 0xff
 8002adc:	d110      	bne.n	8002b00 <_dtoa_r+0x80>
 8002ade:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8002ae0:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	602b      	str	r3, [r5, #0]
 8002ae6:	4d78      	ldr	r5, [pc, #480]	; (8002cc8 <_dtoa_r+0x248>)
 8002ae8:	b114      	cbz	r4, 8002af0 <_dtoa_r+0x70>
 8002aea:	4d78      	ldr	r5, [pc, #480]	; (8002ccc <_dtoa_r+0x24c>)
 8002aec:	6025      	str	r5, [r4, #0]
 8002aee:	3d01      	subs	r5, #1
 8002af0:	4628      	mov	r0, r5
 8002af2:	b01d      	add	sp, #116	; 0x74
 8002af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002af8:	2400      	movs	r4, #0
 8002afa:	f014 0fff 	tst.w	r4, #255	; 0xff
 8002afe:	d0ee      	beq.n	8002ade <_dtoa_r+0x5e>
 8002b00:	a91b      	add	r1, sp, #108	; 0x6c
 8002b02:	9100      	str	r1, [sp, #0]
 8002b04:	4638      	mov	r0, r7
 8002b06:	a91a      	add	r1, sp, #104	; 0x68
 8002b08:	4642      	mov	r2, r8
 8002b0a:	464b      	mov	r3, r9
 8002b0c:	9101      	str	r1, [sp, #4]
 8002b0e:	f001 fed1 	bl	80048b4 <__d2b>
 8002b12:	f3c5 540a 	ubfx	r4, r5, #20, #11
 8002b16:	900a      	str	r0, [sp, #40]	; 0x28
 8002b18:	2c00      	cmp	r4, #0
 8002b1a:	f040 80b5 	bne.w	8002c88 <_dtoa_r+0x208>
 8002b1e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8002b20:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8002b22:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8002b26:	1934      	adds	r4, r6, r4
 8002b28:	429c      	cmp	r4, r3
 8002b2a:	f2c0 8281 	blt.w	8003030 <_dtoa_r+0x5b0>
 8002b2e:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8002b32:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8002b36:	1b1b      	subs	r3, r3, r4
 8002b38:	f204 4212 	addw	r2, r4, #1042	; 0x412
 8002b3c:	fa15 f303 	lsls.w	r3, r5, r3
 8002b40:	fa2a f002 	lsr.w	r0, sl, r2
 8002b44:	4318      	orrs	r0, r3
 8002b46:	f003 f9f5 	bl	8005f34 <__aeabi_ui2d>
 8002b4a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8002b4e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002b50:	2501      	movs	r5, #1
 8002b52:	f1a0 70f8 	sub.w	r0, r0, #32505856	; 0x1f00000
 8002b56:	900d      	str	r0, [sp, #52]	; 0x34
 8002b58:	3c01      	subs	r4, #1
 8002b5a:	9516      	str	r5, [sp, #88]	; 0x58
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8002b64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002b68:	f003 f8a6 	bl	8005cb8 <__aeabi_dsub>
 8002b6c:	a350      	add	r3, pc, #320	; (adr r3, 8002cb0 <_dtoa_r+0x230>)
 8002b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b72:	f003 fa55 	bl	8006020 <__aeabi_dmul>
 8002b76:	a350      	add	r3, pc, #320	; (adr r3, 8002cb8 <_dtoa_r+0x238>)
 8002b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7c:	f003 f89e 	bl	8005cbc <__adddf3>
 8002b80:	4680      	mov	r8, r0
 8002b82:	4620      	mov	r0, r4
 8002b84:	4689      	mov	r9, r1
 8002b86:	f003 f9e5 	bl	8005f54 <__aeabi_i2d>
 8002b8a:	a34d      	add	r3, pc, #308	; (adr r3, 8002cc0 <_dtoa_r+0x240>)
 8002b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b90:	f003 fa46 	bl	8006020 <__aeabi_dmul>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	4640      	mov	r0, r8
 8002b9a:	4649      	mov	r1, r9
 8002b9c:	f003 f88e 	bl	8005cbc <__adddf3>
 8002ba0:	4680      	mov	r8, r0
 8002ba2:	4689      	mov	r9, r1
 8002ba4:	f003 fcd6 	bl	8006554 <__aeabi_d2iz>
 8002ba8:	4649      	mov	r1, r9
 8002baa:	9005      	str	r0, [sp, #20]
 8002bac:	2200      	movs	r2, #0
 8002bae:	4640      	mov	r0, r8
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	f003 fca7 	bl	8006504 <__aeabi_dcmplt>
 8002bb6:	b150      	cbz	r0, 8002bce <_dtoa_r+0x14e>
 8002bb8:	9805      	ldr	r0, [sp, #20]
 8002bba:	f003 f9cb 	bl	8005f54 <__aeabi_i2d>
 8002bbe:	4642      	mov	r2, r8
 8002bc0:	464b      	mov	r3, r9
 8002bc2:	f003 fc95 	bl	80064f0 <__aeabi_dcmpeq>
 8002bc6:	b910      	cbnz	r0, 8002bce <_dtoa_r+0x14e>
 8002bc8:	9d05      	ldr	r5, [sp, #20]
 8002bca:	3d01      	subs	r5, #1
 8002bcc:	9505      	str	r5, [sp, #20]
 8002bce:	9d05      	ldr	r5, [sp, #20]
 8002bd0:	2d16      	cmp	r5, #22
 8002bd2:	f200 815e 	bhi.w	8002e92 <_dtoa_r+0x412>
 8002bd6:	4b3e      	ldr	r3, [pc, #248]	; (8002cd0 <_dtoa_r+0x250>)
 8002bd8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002bdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002be0:	4652      	mov	r2, sl
 8002be2:	465b      	mov	r3, fp
 8002be4:	f003 fcac 	bl	8006540 <__aeabi_dcmpgt>
 8002be8:	2800      	cmp	r0, #0
 8002bea:	f000 8229 	beq.w	8003040 <_dtoa_r+0x5c0>
 8002bee:	9d05      	ldr	r5, [sp, #20]
 8002bf0:	3d01      	subs	r5, #1
 8002bf2:	9505      	str	r5, [sp, #20]
 8002bf4:	2500      	movs	r5, #0
 8002bf6:	9514      	str	r5, [sp, #80]	; 0x50
 8002bf8:	1b34      	subs	r4, r6, r4
 8002bfa:	3c01      	subs	r4, #1
 8002bfc:	f100 8213 	bmi.w	8003026 <_dtoa_r+0x5a6>
 8002c00:	2500      	movs	r5, #0
 8002c02:	940b      	str	r4, [sp, #44]	; 0x2c
 8002c04:	950f      	str	r5, [sp, #60]	; 0x3c
 8002c06:	9c05      	ldr	r4, [sp, #20]
 8002c08:	2c00      	cmp	r4, #0
 8002c0a:	f2c0 8203 	blt.w	8003014 <_dtoa_r+0x594>
 8002c0e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8002c10:	9413      	str	r4, [sp, #76]	; 0x4c
 8002c12:	192d      	adds	r5, r5, r4
 8002c14:	2400      	movs	r4, #0
 8002c16:	950b      	str	r5, [sp, #44]	; 0x2c
 8002c18:	9410      	str	r4, [sp, #64]	; 0x40
 8002c1a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8002c1c:	2d09      	cmp	r5, #9
 8002c1e:	d85d      	bhi.n	8002cdc <_dtoa_r+0x25c>
 8002c20:	2401      	movs	r4, #1
 8002c22:	2d05      	cmp	r5, #5
 8002c24:	dd02      	ble.n	8002c2c <_dtoa_r+0x1ac>
 8002c26:	3d04      	subs	r5, #4
 8002c28:	9526      	str	r5, [sp, #152]	; 0x98
 8002c2a:	2400      	movs	r4, #0
 8002c2c:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8002c2e:	1eab      	subs	r3, r5, #2
 8002c30:	2b03      	cmp	r3, #3
 8002c32:	d855      	bhi.n	8002ce0 <_dtoa_r+0x260>
 8002c34:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002c38:	036d0382 	.word	0x036d0382
 8002c3c:	03850246 	.word	0x03850246
 8002c40:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8002c42:	f242 730f 	movw	r3, #9999	; 0x270f
 8002c46:	6023      	str	r3, [r4, #0]
 8002c48:	f1ba 0f00 	cmp.w	sl, #0
 8002c4c:	d013      	beq.n	8002c76 <_dtoa_r+0x1f6>
 8002c4e:	4d21      	ldr	r5, [pc, #132]	; (8002cd4 <_dtoa_r+0x254>)
 8002c50:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8002c52:	2c00      	cmp	r4, #0
 8002c54:	f43f af4c 	beq.w	8002af0 <_dtoa_r+0x70>
 8002c58:	78eb      	ldrb	r3, [r5, #3]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8117 	beq.w	8002e8e <_dtoa_r+0x40e>
 8002c60:	f105 0308 	add.w	r3, r5, #8
 8002c64:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8002c66:	6023      	str	r3, [r4, #0]
 8002c68:	e742      	b.n	8002af0 <_dtoa_r+0x70>
 8002c6a:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
 8002c6e:	2301      	movs	r3, #1
 8002c70:	6023      	str	r3, [r4, #0]
 8002c72:	46ab      	mov	fp, r5
 8002c74:	e71c      	b.n	8002ab0 <_dtoa_r+0x30>
 8002c76:	4b17      	ldr	r3, [pc, #92]	; (8002cd4 <_dtoa_r+0x254>)
 8002c78:	4a17      	ldr	r2, [pc, #92]	; (8002cd8 <_dtoa_r+0x258>)
 8002c7a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8002c7e:	2d00      	cmp	r5, #0
 8002c80:	bf0c      	ite	eq
 8002c82:	4615      	moveq	r5, r2
 8002c84:	461d      	movne	r5, r3
 8002c86:	e7e3      	b.n	8002c50 <_dtoa_r+0x1d0>
 8002c88:	4649      	mov	r1, r9
 8002c8a:	4640      	mov	r0, r8
 8002c8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8002c90:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002c92:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8002c94:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
 8002c98:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002c9c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8002ca0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8002ca4:	2500      	movs	r5, #0
 8002ca6:	930d      	str	r3, [sp, #52]	; 0x34
 8002ca8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8002cac:	9516      	str	r5, [sp, #88]	; 0x58
 8002cae:	e755      	b.n	8002b5c <_dtoa_r+0xdc>
 8002cb0:	636f4361 	.word	0x636f4361
 8002cb4:	3fd287a7 	.word	0x3fd287a7
 8002cb8:	8b60c8b3 	.word	0x8b60c8b3
 8002cbc:	3fc68a28 	.word	0x3fc68a28
 8002cc0:	509f79fb 	.word	0x509f79fb
 8002cc4:	3fd34413 	.word	0x3fd34413
 8002cc8:	080068fc 	.word	0x080068fc
 8002ccc:	080068fd 	.word	0x080068fd
 8002cd0:	08006758 	.word	0x08006758
 8002cd4:	0800690c 	.word	0x0800690c
 8002cd8:	08006900 	.word	0x08006900
 8002cdc:	2400      	movs	r4, #0
 8002cde:	9426      	str	r4, [sp, #152]	; 0x98
 8002ce0:	2400      	movs	r4, #0
 8002ce2:	647c      	str	r4, [r7, #68]	; 0x44
 8002ce4:	4638      	mov	r0, r7
 8002ce6:	4621      	mov	r1, r4
 8002ce8:	f001 fa88 	bl	80041fc <_Balloc>
 8002cec:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002cf0:	950e      	str	r5, [sp, #56]	; 0x38
 8002cf2:	2501      	movs	r5, #1
 8002cf4:	9512      	str	r5, [sp, #72]	; 0x48
 8002cf6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002cfa:	9009      	str	r0, [sp, #36]	; 0x24
 8002cfc:	6438      	str	r0, [r7, #64]	; 0x40
 8002cfe:	9515      	str	r5, [sp, #84]	; 0x54
 8002d00:	9427      	str	r4, [sp, #156]	; 0x9c
 8002d02:	9c05      	ldr	r4, [sp, #20]
 8002d04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002d06:	2c0e      	cmp	r4, #14
 8002d08:	bfcc      	ite	gt
 8002d0a:	2500      	movgt	r5, #0
 8002d0c:	2501      	movle	r5, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	bfb8      	it	lt
 8002d12:	2500      	movlt	r5, #0
 8002d14:	2d00      	cmp	r5, #0
 8002d16:	f000 80c1 	beq.w	8002e9c <_dtoa_r+0x41c>
 8002d1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8002d1c:	4b5e      	ldr	r3, [pc, #376]	; (8002e98 <_dtoa_r+0x418>)
 8002d1e:	0fe5      	lsrs	r5, r4, #31
 8002d20:	9c05      	ldr	r4, [sp, #20]
 8002d22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002d26:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d2a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002d2c:	2c00      	cmp	r4, #0
 8002d2e:	bfcc      	ite	gt
 8002d30:	2500      	movgt	r5, #0
 8002d32:	f005 0501 	andle.w	r5, r5, #1
 8002d36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d3a:	2d00      	cmp	r5, #0
 8002d3c:	f040 81a8 	bne.w	8003090 <_dtoa_r+0x610>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4650      	mov	r0, sl
 8002d46:	4659      	mov	r1, fp
 8002d48:	f003 fa94 	bl	8006274 <__aeabi_ddiv>
 8002d4c:	f003 fc02 	bl	8006554 <__aeabi_d2iz>
 8002d50:	4606      	mov	r6, r0
 8002d52:	f003 f8ff 	bl	8005f54 <__aeabi_i2d>
 8002d56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002d5a:	f003 f961 	bl	8006020 <__aeabi_dmul>
 8002d5e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002d60:	460b      	mov	r3, r1
 8002d62:	4602      	mov	r2, r0
 8002d64:	4659      	mov	r1, fp
 8002d66:	4650      	mov	r0, sl
 8002d68:	f002 ffa6 	bl	8005cb8 <__aeabi_dsub>
 8002d6c:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8002d70:	f804 3b01 	strb.w	r3, [r4], #1
 8002d74:	9411      	str	r4, [sp, #68]	; 0x44
 8002d76:	46a0      	mov	r8, r4
 8002d78:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002d7a:	2c01      	cmp	r4, #1
 8002d7c:	4682      	mov	sl, r0
 8002d7e:	468b      	mov	fp, r1
 8002d80:	d04c      	beq.n	8002e1c <_dtoa_r+0x39c>
 8002d82:	2300      	movs	r3, #0
 8002d84:	2200      	movs	r2, #0
 8002d86:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8002d8a:	f003 f949 	bl	8006020 <__aeabi_dmul>
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2300      	movs	r3, #0
 8002d92:	4682      	mov	sl, r0
 8002d94:	468b      	mov	fp, r1
 8002d96:	2401      	movs	r4, #1
 8002d98:	f003 fbaa 	bl	80064f0 <__aeabi_dcmpeq>
 8002d9c:	b100      	cbz	r0, 8002da0 <_dtoa_r+0x320>
 8002d9e:	462c      	mov	r4, r5
 8002da0:	f014 0fff 	tst.w	r4, #255	; 0xff
 8002da4:	f000 8575 	beq.w	8003892 <_dtoa_r+0xe12>
 8002da8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002daa:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002dac:	1ca5      	adds	r5, r4, #2
 8002dae:	eb04 0900 	add.w	r9, r4, r0
 8002db2:	e00d      	b.n	8002dd0 <_dtoa_r+0x350>
 8002db4:	f003 f934 	bl	8006020 <__aeabi_dmul>
 8002db8:	2200      	movs	r2, #0
 8002dba:	2300      	movs	r3, #0
 8002dbc:	4682      	mov	sl, r0
 8002dbe:	468b      	mov	fp, r1
 8002dc0:	f003 fb96 	bl	80064f0 <__aeabi_dcmpeq>
 8002dc4:	b100      	cbz	r0, 8002dc8 <_dtoa_r+0x348>
 8002dc6:	2400      	movs	r4, #0
 8002dc8:	f014 0fff 	tst.w	r4, #255	; 0xff
 8002dcc:	f000 8423 	beq.w	8003616 <_dtoa_r+0xb96>
 8002dd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002dd4:	4650      	mov	r0, sl
 8002dd6:	4659      	mov	r1, fp
 8002dd8:	f003 fa4c 	bl	8006274 <__aeabi_ddiv>
 8002ddc:	f003 fbba 	bl	8006554 <__aeabi_d2iz>
 8002de0:	4606      	mov	r6, r0
 8002de2:	f003 f8b7 	bl	8005f54 <__aeabi_i2d>
 8002de6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002dea:	f003 f919 	bl	8006020 <__aeabi_dmul>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	4650      	mov	r0, sl
 8002df4:	4659      	mov	r1, fp
 8002df6:	f002 ff5f 	bl	8005cb8 <__aeabi_dsub>
 8002dfa:	f106 0430 	add.w	r4, r6, #48	; 0x30
 8002dfe:	2300      	movs	r3, #0
 8002e00:	2200      	movs	r2, #0
 8002e02:	454d      	cmp	r5, r9
 8002e04:	f805 4c01 	strb.w	r4, [r5, #-1]
 8002e08:	46a8      	mov	r8, r5
 8002e0a:	4682      	mov	sl, r0
 8002e0c:	468b      	mov	fp, r1
 8002e0e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8002e12:	f04f 0401 	mov.w	r4, #1
 8002e16:	f105 0501 	add.w	r5, r5, #1
 8002e1a:	d1cb      	bne.n	8002db4 <_dtoa_r+0x334>
 8002e1c:	4652      	mov	r2, sl
 8002e1e:	465b      	mov	r3, fp
 8002e20:	4650      	mov	r0, sl
 8002e22:	4659      	mov	r1, fp
 8002e24:	f002 ff4a 	bl	8005cbc <__adddf3>
 8002e28:	4604      	mov	r4, r0
 8002e2a:	460d      	mov	r5, r1
 8002e2c:	4622      	mov	r2, r4
 8002e2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e32:	462b      	mov	r3, r5
 8002e34:	f003 fb66 	bl	8006504 <__aeabi_dcmplt>
 8002e38:	b958      	cbnz	r0, 8002e52 <_dtoa_r+0x3d2>
 8002e3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e3e:	4622      	mov	r2, r4
 8002e40:	462b      	mov	r3, r5
 8002e42:	f003 fb55 	bl	80064f0 <__aeabi_dcmpeq>
 8002e46:	2800      	cmp	r0, #0
 8002e48:	f000 83e5 	beq.w	8003616 <_dtoa_r+0xb96>
 8002e4c:	07f3      	lsls	r3, r6, #31
 8002e4e:	f140 83e2 	bpl.w	8003616 <_dtoa_r+0xb96>
 8002e52:	9c05      	ldr	r4, [sp, #20]
 8002e54:	f818 6c01 	ldrb.w	r6, [r8, #-1]
 8002e58:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8002e5a:	9417      	str	r4, [sp, #92]	; 0x5c
 8002e5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002e5e:	e003      	b.n	8002e68 <_dtoa_r+0x3e8>
 8002e60:	f818 6c02 	ldrb.w	r6, [r8, #-2]
 8002e64:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8002e68:	2e39      	cmp	r6, #57	; 0x39
 8002e6a:	4643      	mov	r3, r8
 8002e6c:	f040 8489 	bne.w	8003782 <_dtoa_r+0xd02>
 8002e70:	4590      	cmp	r8, r2
 8002e72:	d1f5      	bne.n	8002e60 <_dtoa_r+0x3e0>
 8002e74:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8002e76:	9309      	str	r3, [sp, #36]	; 0x24
 8002e78:	3401      	adds	r4, #1
 8002e7a:	9405      	str	r4, [sp, #20]
 8002e7c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8002e7e:	2330      	movs	r3, #48	; 0x30
 8002e80:	f804 3c01 	strb.w	r3, [r4, #-1]
 8002e84:	2231      	movs	r2, #49	; 0x31
 8002e86:	4623      	mov	r3, r4
 8002e88:	f803 2c01 	strb.w	r2, [r3, #-1]
 8002e8c:	e0b0      	b.n	8002ff0 <_dtoa_r+0x570>
 8002e8e:	1ceb      	adds	r3, r5, #3
 8002e90:	e6e8      	b.n	8002c64 <_dtoa_r+0x1e4>
 8002e92:	2501      	movs	r5, #1
 8002e94:	9514      	str	r5, [sp, #80]	; 0x50
 8002e96:	e6af      	b.n	8002bf8 <_dtoa_r+0x178>
 8002e98:	08006758 	.word	0x08006758
 8002e9c:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8002e9e:	2c00      	cmp	r4, #0
 8002ea0:	f040 80d1 	bne.w	8003046 <_dtoa_r+0x5c6>
 8002ea4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002ea6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002ea8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8002eaa:	9306      	str	r3, [sp, #24]
 8002eac:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002eae:	2800      	cmp	r0, #0
 8002eb0:	bfc8      	it	gt
 8002eb2:	2c00      	cmpgt	r4, #0
 8002eb4:	dd09      	ble.n	8002eca <_dtoa_r+0x44a>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002eba:	42a3      	cmp	r3, r4
 8002ebc:	bfa8      	it	ge
 8002ebe:	4623      	movge	r3, r4
 8002ec0:	1ac9      	subs	r1, r1, r3
 8002ec2:	1ac0      	subs	r0, r0, r3
 8002ec4:	910f      	str	r1, [sp, #60]	; 0x3c
 8002ec6:	1ae4      	subs	r4, r4, r3
 8002ec8:	900b      	str	r0, [sp, #44]	; 0x2c
 8002eca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002ecc:	2a00      	cmp	r2, #0
 8002ece:	dd1a      	ble.n	8002f06 <_dtoa_r+0x486>
 8002ed0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 841d 	beq.w	8003712 <_dtoa_r+0xc92>
 8002ed8:	2d00      	cmp	r5, #0
 8002eda:	dd10      	ble.n	8002efe <_dtoa_r+0x47e>
 8002edc:	9906      	ldr	r1, [sp, #24]
 8002ede:	462a      	mov	r2, r5
 8002ee0:	4638      	mov	r0, r7
 8002ee2:	f001 fb39 	bl	8004558 <__pow5mult>
 8002ee6:	9006      	str	r0, [sp, #24]
 8002ee8:	9906      	ldr	r1, [sp, #24]
 8002eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002eec:	4638      	mov	r0, r7
 8002eee:	f001 fa9b 	bl	8004428 <__multiply>
 8002ef2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002ef4:	4606      	mov	r6, r0
 8002ef6:	4638      	mov	r0, r7
 8002ef8:	f001 f9a6 	bl	8004248 <_Bfree>
 8002efc:	960a      	str	r6, [sp, #40]	; 0x28
 8002efe:	9810      	ldr	r0, [sp, #64]	; 0x40
 8002f00:	1b42      	subs	r2, r0, r5
 8002f02:	f040 8429 	bne.w	8003758 <_dtoa_r+0xcd8>
 8002f06:	2101      	movs	r1, #1
 8002f08:	4638      	mov	r0, r7
 8002f0a:	f001 fa83 	bl	8004414 <__i2b>
 8002f0e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8002f10:	2d00      	cmp	r5, #0
 8002f12:	4606      	mov	r6, r0
 8002f14:	dd05      	ble.n	8002f22 <_dtoa_r+0x4a2>
 8002f16:	4631      	mov	r1, r6
 8002f18:	4638      	mov	r0, r7
 8002f1a:	462a      	mov	r2, r5
 8002f1c:	f001 fb1c 	bl	8004558 <__pow5mult>
 8002f20:	4606      	mov	r6, r0
 8002f22:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8002f24:	2d01      	cmp	r5, #1
 8002f26:	f340 820f 	ble.w	8003348 <_dtoa_r+0x8c8>
 8002f2a:	2500      	movs	r5, #0
 8002f2c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8002f2e:	2301      	movs	r3, #1
 8002f30:	2800      	cmp	r0, #0
 8002f32:	f040 838c 	bne.w	800364e <_dtoa_r+0xbce>
 8002f36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f38:	185b      	adds	r3, r3, r1
 8002f3a:	f013 031f 	ands.w	r3, r3, #31
 8002f3e:	f000 82cb 	beq.w	80034d8 <_dtoa_r+0xa58>
 8002f42:	f1c3 0220 	rsb	r2, r3, #32
 8002f46:	2a04      	cmp	r2, #4
 8002f48:	f340 84bf 	ble.w	80038ca <_dtoa_r+0xe4a>
 8002f4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002f4e:	f1c3 031c 	rsb	r3, r3, #28
 8002f52:	18d2      	adds	r2, r2, r3
 8002f54:	18c9      	adds	r1, r1, r3
 8002f56:	920f      	str	r2, [sp, #60]	; 0x3c
 8002f58:	18e4      	adds	r4, r4, r3
 8002f5a:	910b      	str	r1, [sp, #44]	; 0x2c
 8002f5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002f5e:	2a00      	cmp	r2, #0
 8002f60:	dd04      	ble.n	8002f6c <_dtoa_r+0x4ec>
 8002f62:	4638      	mov	r0, r7
 8002f64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002f66:	f001 fb43 	bl	80045f0 <__lshift>
 8002f6a:	900a      	str	r0, [sp, #40]	; 0x28
 8002f6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	dd05      	ble.n	8002f7e <_dtoa_r+0x4fe>
 8002f72:	4631      	mov	r1, r6
 8002f74:	4638      	mov	r0, r7
 8002f76:	461a      	mov	r2, r3
 8002f78:	f001 fb3a 	bl	80045f0 <__lshift>
 8002f7c:	4606      	mov	r6, r0
 8002f7e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8002f80:	2800      	cmp	r0, #0
 8002f82:	f040 834c 	bne.w	800361e <_dtoa_r+0xb9e>
 8002f86:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002f88:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002f8a:	2900      	cmp	r1, #0
 8002f8c:	bfcc      	ite	gt
 8002f8e:	2300      	movgt	r3, #0
 8002f90:	2301      	movle	r3, #1
 8002f92:	2a02      	cmp	r2, #2
 8002f94:	bfd8      	it	le
 8002f96:	2300      	movle	r3, #0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f000 8226 	beq.w	80033ea <_dtoa_r+0x96a>
 8002f9e:	2900      	cmp	r1, #0
 8002fa0:	f040 808a 	bne.w	80030b8 <_dtoa_r+0x638>
 8002fa4:	4631      	mov	r1, r6
 8002fa6:	2205      	movs	r2, #5
 8002fa8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002faa:	4638      	mov	r0, r7
 8002fac:	f001 f956 	bl	800425c <__multadd>
 8002fb0:	4606      	mov	r6, r0
 8002fb2:	4631      	mov	r1, r6
 8002fb4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002fb6:	f001 fb7b 	bl	80046b0 <__mcmp>
 8002fba:	2800      	cmp	r0, #0
 8002fbc:	dd7c      	ble.n	80030b8 <_dtoa_r+0x638>
 8002fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fc0:	9c05      	ldr	r4, [sp, #20]
 8002fc2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8002fc4:	2231      	movs	r2, #49	; 0x31
 8002fc6:	f803 2b01 	strb.w	r2, [r3], #1
 8002fca:	3401      	adds	r4, #1
 8002fcc:	9405      	str	r4, [sp, #20]
 8002fce:	9309      	str	r3, [sp, #36]	; 0x24
 8002fd0:	2400      	movs	r4, #0
 8002fd2:	4638      	mov	r0, r7
 8002fd4:	4631      	mov	r1, r6
 8002fd6:	f001 f937 	bl	8004248 <_Bfree>
 8002fda:	9806      	ldr	r0, [sp, #24]
 8002fdc:	b140      	cbz	r0, 8002ff0 <_dtoa_r+0x570>
 8002fde:	4284      	cmp	r4, r0
 8002fe0:	bf18      	it	ne
 8002fe2:	2c00      	cmpne	r4, #0
 8002fe4:	f040 8273 	bne.w	80034ce <_dtoa_r+0xa4e>
 8002fe8:	4638      	mov	r0, r7
 8002fea:	9906      	ldr	r1, [sp, #24]
 8002fec:	f001 f92c 	bl	8004248 <_Bfree>
 8002ff0:	4638      	mov	r0, r7
 8002ff2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002ff4:	f001 f928 	bl	8004248 <_Bfree>
 8002ff8:	9c05      	ldr	r4, [sp, #20]
 8002ffa:	1c63      	adds	r3, r4, #1
 8002ffc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002ffe:	2200      	movs	r2, #0
 8003000:	7022      	strb	r2, [r4, #0]
 8003002:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8003004:	6023      	str	r3, [r4, #0]
 8003006:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8003008:	2c00      	cmp	r4, #0
 800300a:	f43f ad71 	beq.w	8002af0 <_dtoa_r+0x70>
 800300e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003010:	6020      	str	r0, [r4, #0]
 8003012:	e56d      	b.n	8002af0 <_dtoa_r+0x70>
 8003014:	9c05      	ldr	r4, [sp, #20]
 8003016:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003018:	1b2d      	subs	r5, r5, r4
 800301a:	950f      	str	r5, [sp, #60]	; 0x3c
 800301c:	4265      	negs	r5, r4
 800301e:	2400      	movs	r4, #0
 8003020:	9510      	str	r5, [sp, #64]	; 0x40
 8003022:	9413      	str	r4, [sp, #76]	; 0x4c
 8003024:	e5f9      	b.n	8002c1a <_dtoa_r+0x19a>
 8003026:	4264      	negs	r4, r4
 8003028:	940f      	str	r4, [sp, #60]	; 0x3c
 800302a:	2400      	movs	r4, #0
 800302c:	940b      	str	r4, [sp, #44]	; 0x2c
 800302e:	e5ea      	b.n	8002c06 <_dtoa_r+0x186>
 8003030:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8003034:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8003038:	1b00      	subs	r0, r0, r4
 800303a:	fa0a f000 	lsl.w	r0, sl, r0
 800303e:	e582      	b.n	8002b46 <_dtoa_r+0xc6>
 8003040:	2500      	movs	r5, #0
 8003042:	9514      	str	r5, [sp, #80]	; 0x50
 8003044:	e5d8      	b.n	8002bf8 <_dtoa_r+0x178>
 8003046:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8003048:	2c01      	cmp	r4, #1
 800304a:	f340 838f 	ble.w	800376c <_dtoa_r+0xcec>
 800304e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8003050:	1e62      	subs	r2, r4, #1
 8003052:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8003054:	4294      	cmp	r4, r2
 8003056:	bfbf      	itttt	lt
 8003058:	9c10      	ldrlt	r4, [sp, #64]	; 0x40
 800305a:	9210      	strlt	r2, [sp, #64]	; 0x40
 800305c:	ebc4 0302 	rsblt	r3, r4, r2
 8003060:	9c13      	ldrlt	r4, [sp, #76]	; 0x4c
 8003062:	bfb6      	itet	lt
 8003064:	18e4      	addlt	r4, r4, r3
 8003066:	ebc2 0504 	rsbge	r5, r2, r4
 800306a:	9413      	strlt	r4, [sp, #76]	; 0x4c
 800306c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800306e:	2c00      	cmp	r4, #0
 8003070:	f2c0 838f 	blt.w	8003792 <_dtoa_r+0xd12>
 8003074:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8003076:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003078:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800307a:	18d2      	adds	r2, r2, r3
 800307c:	920f      	str	r2, [sp, #60]	; 0x3c
 800307e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003080:	4638      	mov	r0, r7
 8003082:	18d2      	adds	r2, r2, r3
 8003084:	2101      	movs	r1, #1
 8003086:	920b      	str	r2, [sp, #44]	; 0x2c
 8003088:	f001 f9c4 	bl	8004414 <__i2b>
 800308c:	9006      	str	r0, [sp, #24]
 800308e:	e70d      	b.n	8002eac <_dtoa_r+0x42c>
 8003090:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003092:	2d00      	cmp	r5, #0
 8003094:	f040 8367 	bne.w	8003766 <_dtoa_r+0xce6>
 8003098:	2300      	movs	r3, #0
 800309a:	2200      	movs	r2, #0
 800309c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80030a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80030a4:	f002 ffbc 	bl	8006020 <__aeabi_dmul>
 80030a8:	4652      	mov	r2, sl
 80030aa:	465b      	mov	r3, fp
 80030ac:	f003 fa3e 	bl	800652c <__aeabi_dcmpge>
 80030b0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80030b2:	9606      	str	r6, [sp, #24]
 80030b4:	2800      	cmp	r0, #0
 80030b6:	d082      	beq.n	8002fbe <_dtoa_r+0x53e>
 80030b8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80030ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80030bc:	43e4      	mvns	r4, r4
 80030be:	9405      	str	r4, [sp, #20]
 80030c0:	2400      	movs	r4, #0
 80030c2:	e786      	b.n	8002fd2 <_dtoa_r+0x552>
 80030c4:	2501      	movs	r5, #1
 80030c6:	9512      	str	r5, [sp, #72]	; 0x48
 80030c8:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 80030ca:	2d00      	cmp	r5, #0
 80030cc:	f340 82d3 	ble.w	8003676 <_dtoa_r+0xbf6>
 80030d0:	46a9      	mov	r9, r5
 80030d2:	2d0e      	cmp	r5, #14
 80030d4:	bf8c      	ite	hi
 80030d6:	2400      	movhi	r4, #0
 80030d8:	f004 0401 	andls.w	r4, r4, #1
 80030dc:	9515      	str	r5, [sp, #84]	; 0x54
 80030de:	950e      	str	r5, [sp, #56]	; 0x38
 80030e0:	2100      	movs	r1, #0
 80030e2:	f1b9 0f17 	cmp.w	r9, #23
 80030e6:	6479      	str	r1, [r7, #68]	; 0x44
 80030e8:	d909      	bls.n	80030fe <_dtoa_r+0x67e>
 80030ea:	2201      	movs	r2, #1
 80030ec:	2304      	movs	r3, #4
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	f103 0014 	add.w	r0, r3, #20
 80030f4:	4611      	mov	r1, r2
 80030f6:	3201      	adds	r2, #1
 80030f8:	4548      	cmp	r0, r9
 80030fa:	d9f8      	bls.n	80030ee <_dtoa_r+0x66e>
 80030fc:	6479      	str	r1, [r7, #68]	; 0x44
 80030fe:	4638      	mov	r0, r7
 8003100:	f001 f87c 	bl	80041fc <_Balloc>
 8003104:	9009      	str	r0, [sp, #36]	; 0x24
 8003106:	6438      	str	r0, [r7, #64]	; 0x40
 8003108:	2c00      	cmp	r4, #0
 800310a:	f43f adfa 	beq.w	8002d02 <_dtoa_r+0x282>
 800310e:	9c05      	ldr	r4, [sp, #20]
 8003110:	4652      	mov	r2, sl
 8003112:	465b      	mov	r3, fp
 8003114:	2c00      	cmp	r4, #0
 8003116:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800311a:	f340 81f8 	ble.w	800350e <_dtoa_r+0xa8e>
 800311e:	4b97      	ldr	r3, [pc, #604]	; (800337c <_dtoa_r+0x8fc>)
 8003120:	f004 020f 	and.w	r2, r4, #15
 8003124:	1124      	asrs	r4, r4, #4
 8003126:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800312a:	2602      	movs	r6, #2
 800312c:	06e2      	lsls	r2, r4, #27
 800312e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003132:	d50b      	bpl.n	800314c <_dtoa_r+0x6cc>
 8003134:	4b92      	ldr	r3, [pc, #584]	; (8003380 <_dtoa_r+0x900>)
 8003136:	4650      	mov	r0, sl
 8003138:	4659      	mov	r1, fp
 800313a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800313e:	f003 f899 	bl	8006274 <__aeabi_ddiv>
 8003142:	f004 040f 	and.w	r4, r4, #15
 8003146:	4682      	mov	sl, r0
 8003148:	468b      	mov	fp, r1
 800314a:	2603      	movs	r6, #3
 800314c:	b174      	cbz	r4, 800316c <_dtoa_r+0x6ec>
 800314e:	4d8c      	ldr	r5, [pc, #560]	; (8003380 <_dtoa_r+0x900>)
 8003150:	4640      	mov	r0, r8
 8003152:	4649      	mov	r1, r9
 8003154:	07e3      	lsls	r3, r4, #31
 8003156:	d504      	bpl.n	8003162 <_dtoa_r+0x6e2>
 8003158:	e9d5 2300 	ldrd	r2, r3, [r5]
 800315c:	f002 ff60 	bl	8006020 <__aeabi_dmul>
 8003160:	3601      	adds	r6, #1
 8003162:	3508      	adds	r5, #8
 8003164:	1064      	asrs	r4, r4, #1
 8003166:	d1f5      	bne.n	8003154 <_dtoa_r+0x6d4>
 8003168:	4680      	mov	r8, r0
 800316a:	4689      	mov	r9, r1
 800316c:	4650      	mov	r0, sl
 800316e:	4659      	mov	r1, fp
 8003170:	4642      	mov	r2, r8
 8003172:	464b      	mov	r3, r9
 8003174:	f003 f87e 	bl	8006274 <__aeabi_ddiv>
 8003178:	4682      	mov	sl, r0
 800317a:	468b      	mov	fp, r1
 800317c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800317e:	2c00      	cmp	r4, #0
 8003180:	f000 8100 	beq.w	8003384 <_dtoa_r+0x904>
 8003184:	2300      	movs	r3, #0
 8003186:	4650      	mov	r0, sl
 8003188:	4659      	mov	r1, fp
 800318a:	2200      	movs	r2, #0
 800318c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8003190:	2401      	movs	r4, #1
 8003192:	f003 f9b7 	bl	8006504 <__aeabi_dcmplt>
 8003196:	b900      	cbnz	r0, 800319a <_dtoa_r+0x71a>
 8003198:	2400      	movs	r4, #0
 800319a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800319c:	2d00      	cmp	r5, #0
 800319e:	bfd4      	ite	le
 80031a0:	2400      	movle	r4, #0
 80031a2:	f004 0401 	andgt.w	r4, r4, #1
 80031a6:	2c00      	cmp	r4, #0
 80031a8:	f000 80ec 	beq.w	8003384 <_dtoa_r+0x904>
 80031ac:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80031ae:	2c00      	cmp	r4, #0
 80031b0:	f340 819b 	ble.w	80034ea <_dtoa_r+0xa6a>
 80031b4:	2300      	movs	r3, #0
 80031b6:	2200      	movs	r2, #0
 80031b8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80031bc:	4650      	mov	r0, sl
 80031be:	4659      	mov	r1, fp
 80031c0:	f002 ff2e 	bl	8006020 <__aeabi_dmul>
 80031c4:	4682      	mov	sl, r0
 80031c6:	1c70      	adds	r0, r6, #1
 80031c8:	468b      	mov	fp, r1
 80031ca:	f002 fec3 	bl	8005f54 <__aeabi_i2d>
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	4650      	mov	r0, sl
 80031d4:	4659      	mov	r1, fp
 80031d6:	f002 ff23 	bl	8006020 <__aeabi_dmul>
 80031da:	2300      	movs	r3, #0
 80031dc:	2200      	movs	r2, #0
 80031de:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80031e2:	f002 fd6b 	bl	8005cbc <__adddf3>
 80031e6:	9d05      	ldr	r5, [sp, #20]
 80031e8:	3d01      	subs	r5, #1
 80031ea:	9517      	str	r5, [sp, #92]	; 0x5c
 80031ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80031ee:	4680      	mov	r8, r0
 80031f0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80031f4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80031f6:	2c00      	cmp	r4, #0
 80031f8:	f000 81b0 	beq.w	800355c <_dtoa_r+0xadc>
 80031fc:	4b5f      	ldr	r3, [pc, #380]	; (800337c <_dtoa_r+0x8fc>)
 80031fe:	2100      	movs	r1, #0
 8003200:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003204:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003208:	2000      	movs	r0, #0
 800320a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800320e:	f003 f831 	bl	8006274 <__aeabi_ddiv>
 8003212:	4642      	mov	r2, r8
 8003214:	464b      	mov	r3, r9
 8003216:	f002 fd4f 	bl	8005cb8 <__aeabi_dsub>
 800321a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800321e:	4659      	mov	r1, fp
 8003220:	4650      	mov	r0, sl
 8003222:	f003 f997 	bl	8006554 <__aeabi_d2iz>
 8003226:	4606      	mov	r6, r0
 8003228:	f002 fe94 	bl	8005f54 <__aeabi_i2d>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	4650      	mov	r0, sl
 8003232:	4659      	mov	r1, fp
 8003234:	f002 fd40 	bl	8005cb8 <__aeabi_dsub>
 8003238:	3630      	adds	r6, #48	; 0x30
 800323a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800323c:	b2f6      	uxtb	r6, r6
 800323e:	4682      	mov	sl, r0
 8003240:	468b      	mov	fp, r1
 8003242:	f804 6b01 	strb.w	r6, [r4], #1
 8003246:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800324a:	4652      	mov	r2, sl
 800324c:	465b      	mov	r3, fp
 800324e:	9411      	str	r4, [sp, #68]	; 0x44
 8003250:	46a0      	mov	r8, r4
 8003252:	f003 f975 	bl	8006540 <__aeabi_dcmpgt>
 8003256:	2800      	cmp	r0, #0
 8003258:	f040 8325 	bne.w	80038a6 <_dtoa_r+0xe26>
 800325c:	2100      	movs	r1, #0
 800325e:	4652      	mov	r2, sl
 8003260:	465b      	mov	r3, fp
 8003262:	2000      	movs	r0, #0
 8003264:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8003268:	f002 fd26 	bl	8005cb8 <__aeabi_dsub>
 800326c:	4602      	mov	r2, r0
 800326e:	460b      	mov	r3, r1
 8003270:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003274:	f003 f964 	bl	8006540 <__aeabi_dcmpgt>
 8003278:	2800      	cmp	r0, #0
 800327a:	f040 827f 	bne.w	800377c <_dtoa_r+0xcfc>
 800327e:	2d01      	cmp	r5, #1
 8003280:	f340 8133 	ble.w	80034ea <_dtoa_r+0xa6a>
 8003284:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003286:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8003288:	1945      	adds	r5, r0, r5
 800328a:	e00f      	b.n	80032ac <_dtoa_r+0x82c>
 800328c:	2100      	movs	r1, #0
 800328e:	2000      	movs	r0, #0
 8003290:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8003294:	f002 fd10 	bl	8005cb8 <__aeabi_dsub>
 8003298:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800329c:	f003 f932 	bl	8006504 <__aeabi_dcmplt>
 80032a0:	2800      	cmp	r0, #0
 80032a2:	f040 826b 	bne.w	800377c <_dtoa_r+0xcfc>
 80032a6:	42ac      	cmp	r4, r5
 80032a8:	f000 811f 	beq.w	80034ea <_dtoa_r+0xa6a>
 80032ac:	2300      	movs	r3, #0
 80032ae:	2200      	movs	r2, #0
 80032b0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80032b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80032b8:	f002 feb2 	bl	8006020 <__aeabi_dmul>
 80032bc:	2300      	movs	r3, #0
 80032be:	2200      	movs	r2, #0
 80032c0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80032c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80032c8:	4650      	mov	r0, sl
 80032ca:	4659      	mov	r1, fp
 80032cc:	f002 fea8 	bl	8006020 <__aeabi_dmul>
 80032d0:	4680      	mov	r8, r0
 80032d2:	4689      	mov	r9, r1
 80032d4:	f003 f93e 	bl	8006554 <__aeabi_d2iz>
 80032d8:	4606      	mov	r6, r0
 80032da:	f002 fe3b 	bl	8005f54 <__aeabi_i2d>
 80032de:	4602      	mov	r2, r0
 80032e0:	460b      	mov	r3, r1
 80032e2:	4640      	mov	r0, r8
 80032e4:	4649      	mov	r1, r9
 80032e6:	f002 fce7 	bl	8005cb8 <__aeabi_dsub>
 80032ea:	3630      	adds	r6, #48	; 0x30
 80032ec:	b2f6      	uxtb	r6, r6
 80032ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80032f2:	f804 6b01 	strb.w	r6, [r4], #1
 80032f6:	4682      	mov	sl, r0
 80032f8:	468b      	mov	fp, r1
 80032fa:	f003 f903 	bl	8006504 <__aeabi_dcmplt>
 80032fe:	46a0      	mov	r8, r4
 8003300:	4652      	mov	r2, sl
 8003302:	465b      	mov	r3, fp
 8003304:	2800      	cmp	r0, #0
 8003306:	d0c1      	beq.n	800328c <_dtoa_r+0x80c>
 8003308:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800330a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800330c:	9005      	str	r0, [sp, #20]
 800330e:	9409      	str	r4, [sp, #36]	; 0x24
 8003310:	e66e      	b.n	8002ff0 <_dtoa_r+0x570>
 8003312:	2500      	movs	r5, #0
 8003314:	9512      	str	r5, [sp, #72]	; 0x48
 8003316:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8003318:	9805      	ldr	r0, [sp, #20]
 800331a:	182d      	adds	r5, r5, r0
 800331c:	f105 0901 	add.w	r9, r5, #1
 8003320:	f1b9 0f00 	cmp.w	r9, #0
 8003324:	9515      	str	r5, [sp, #84]	; 0x54
 8003326:	f340 819b 	ble.w	8003660 <_dtoa_r+0xbe0>
 800332a:	f1b9 0f0e 	cmp.w	r9, #14
 800332e:	bf8c      	ite	hi
 8003330:	2400      	movhi	r4, #0
 8003332:	f004 0401 	andls.w	r4, r4, #1
 8003336:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800333a:	e6d1      	b.n	80030e0 <_dtoa_r+0x660>
 800333c:	2500      	movs	r5, #0
 800333e:	9512      	str	r5, [sp, #72]	; 0x48
 8003340:	e6c2      	b.n	80030c8 <_dtoa_r+0x648>
 8003342:	2501      	movs	r5, #1
 8003344:	9512      	str	r5, [sp, #72]	; 0x48
 8003346:	e7e6      	b.n	8003316 <_dtoa_r+0x896>
 8003348:	f1ba 0f00 	cmp.w	sl, #0
 800334c:	f47f aded 	bne.w	8002f2a <_dtoa_r+0x4aa>
 8003350:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003354:	4655      	mov	r5, sl
 8003356:	2b00      	cmp	r3, #0
 8003358:	f47f ade8 	bne.w	8002f2c <_dtoa_r+0x4ac>
 800335c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8003360:	ea0b 0303 	and.w	r3, fp, r3
 8003364:	461d      	mov	r5, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	f43f ade0 	beq.w	8002f2c <_dtoa_r+0x4ac>
 800336c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800336e:	3501      	adds	r5, #1
 8003370:	950f      	str	r5, [sp, #60]	; 0x3c
 8003372:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003374:	3501      	adds	r5, #1
 8003376:	950b      	str	r5, [sp, #44]	; 0x2c
 8003378:	2501      	movs	r5, #1
 800337a:	e5d7      	b.n	8002f2c <_dtoa_r+0x4ac>
 800337c:	08006758 	.word	0x08006758
 8003380:	08006848 	.word	0x08006848
 8003384:	4630      	mov	r0, r6
 8003386:	f002 fde5 	bl	8005f54 <__aeabi_i2d>
 800338a:	4652      	mov	r2, sl
 800338c:	465b      	mov	r3, fp
 800338e:	f002 fe47 	bl	8006020 <__aeabi_dmul>
 8003392:	2300      	movs	r3, #0
 8003394:	2200      	movs	r2, #0
 8003396:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800339a:	f002 fc8f 	bl	8005cbc <__adddf3>
 800339e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80033a0:	f1a1 7450 	sub.w	r4, r1, #54525952	; 0x3400000
 80033a4:	4680      	mov	r8, r0
 80033a6:	46a1      	mov	r9, r4
 80033a8:	2d00      	cmp	r5, #0
 80033aa:	f040 80ac 	bne.w	8003506 <_dtoa_r+0xa86>
 80033ae:	2300      	movs	r3, #0
 80033b0:	2200      	movs	r2, #0
 80033b2:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80033b6:	4650      	mov	r0, sl
 80033b8:	4659      	mov	r1, fp
 80033ba:	f002 fc7d 	bl	8005cb8 <__aeabi_dsub>
 80033be:	4642      	mov	r2, r8
 80033c0:	4623      	mov	r3, r4
 80033c2:	4682      	mov	sl, r0
 80033c4:	468b      	mov	fp, r1
 80033c6:	f003 f8bb 	bl	8006540 <__aeabi_dcmpgt>
 80033ca:	2800      	cmp	r0, #0
 80033cc:	f040 80c3 	bne.w	8003556 <_dtoa_r+0xad6>
 80033d0:	4642      	mov	r2, r8
 80033d2:	f104 4300 	add.w	r3, r4, #2147483648	; 0x80000000
 80033d6:	4650      	mov	r0, sl
 80033d8:	4659      	mov	r1, fp
 80033da:	f003 f893 	bl	8006504 <__aeabi_dcmplt>
 80033de:	2800      	cmp	r0, #0
 80033e0:	f000 8083 	beq.w	80034ea <_dtoa_r+0xa6a>
 80033e4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80033e6:	9606      	str	r6, [sp, #24]
 80033e8:	e666      	b.n	80030b8 <_dtoa_r+0x638>
 80033ea:	9812      	ldr	r0, [sp, #72]	; 0x48
 80033ec:	2800      	cmp	r0, #0
 80033ee:	f000 8147 	beq.w	8003680 <_dtoa_r+0xc00>
 80033f2:	2c00      	cmp	r4, #0
 80033f4:	dd05      	ble.n	8003402 <_dtoa_r+0x982>
 80033f6:	4638      	mov	r0, r7
 80033f8:	9906      	ldr	r1, [sp, #24]
 80033fa:	4622      	mov	r2, r4
 80033fc:	f001 f8f8 	bl	80045f0 <__lshift>
 8003400:	9006      	str	r0, [sp, #24]
 8003402:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8003406:	2d00      	cmp	r5, #0
 8003408:	f040 8201 	bne.w	800380e <_dtoa_r+0xd8e>
 800340c:	f00a 0001 	and.w	r0, sl, #1
 8003410:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003412:	9c06      	ldr	r4, [sp, #24]
 8003414:	900b      	str	r0, [sp, #44]	; 0x2c
 8003416:	4631      	mov	r1, r6
 8003418:	980a      	ldr	r0, [sp, #40]	; 0x28
 800341a:	f7ff faa1 	bl	8002960 <quorem>
 800341e:	4621      	mov	r1, r4
 8003420:	9008      	str	r0, [sp, #32]
 8003422:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003424:	f001 f944 	bl	80046b0 <__mcmp>
 8003428:	4642      	mov	r2, r8
 800342a:	4681      	mov	r9, r0
 800342c:	4631      	mov	r1, r6
 800342e:	4638      	mov	r0, r7
 8003430:	f001 f95e 	bl	80046f0 <__mdiff>
 8003434:	9a08      	ldr	r2, [sp, #32]
 8003436:	68c3      	ldr	r3, [r0, #12]
 8003438:	3230      	adds	r2, #48	; 0x30
 800343a:	4682      	mov	sl, r0
 800343c:	9206      	str	r2, [sp, #24]
 800343e:	f04f 0b01 	mov.w	fp, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d03d      	beq.n	80034c2 <_dtoa_r+0xa42>
 8003446:	4638      	mov	r0, r7
 8003448:	4651      	mov	r1, sl
 800344a:	f000 fefd 	bl	8004248 <_Bfree>
 800344e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003450:	ea5b 0303 	orrs.w	r3, fp, r3
 8003454:	d103      	bne.n	800345e <_dtoa_r+0x9de>
 8003456:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003458:	2800      	cmp	r0, #0
 800345a:	f000 8211 	beq.w	8003880 <_dtoa_r+0xe00>
 800345e:	f1b9 0f00 	cmp.w	r9, #0
 8003462:	f2c0 819f 	blt.w	80037a4 <_dtoa_r+0xd24>
 8003466:	9826      	ldr	r0, [sp, #152]	; 0x98
 8003468:	ea59 0000 	orrs.w	r0, r9, r0
 800346c:	d103      	bne.n	8003476 <_dtoa_r+0x9f6>
 800346e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003470:	2900      	cmp	r1, #0
 8003472:	f000 8197 	beq.w	80037a4 <_dtoa_r+0xd24>
 8003476:	f1bb 0f00 	cmp.w	fp, #0
 800347a:	f300 81ea 	bgt.w	8003852 <_dtoa_r+0xdd2>
 800347e:	9a06      	ldr	r2, [sp, #24]
 8003480:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003482:	f805 2b01 	strb.w	r2, [r5], #1
 8003486:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003488:	1a2b      	subs	r3, r5, r0
 800348a:	428b      	cmp	r3, r1
 800348c:	46aa      	mov	sl, r5
 800348e:	f000 81db 	beq.w	8003848 <_dtoa_r+0xdc8>
 8003492:	220a      	movs	r2, #10
 8003494:	2300      	movs	r3, #0
 8003496:	4638      	mov	r0, r7
 8003498:	990a      	ldr	r1, [sp, #40]	; 0x28
 800349a:	f000 fedf 	bl	800425c <__multadd>
 800349e:	4544      	cmp	r4, r8
 80034a0:	900a      	str	r0, [sp, #40]	; 0x28
 80034a2:	d027      	beq.n	80034f4 <_dtoa_r+0xa74>
 80034a4:	4621      	mov	r1, r4
 80034a6:	220a      	movs	r2, #10
 80034a8:	2300      	movs	r3, #0
 80034aa:	4638      	mov	r0, r7
 80034ac:	f000 fed6 	bl	800425c <__multadd>
 80034b0:	4641      	mov	r1, r8
 80034b2:	4604      	mov	r4, r0
 80034b4:	220a      	movs	r2, #10
 80034b6:	4638      	mov	r0, r7
 80034b8:	2300      	movs	r3, #0
 80034ba:	f000 fecf 	bl	800425c <__multadd>
 80034be:	4680      	mov	r8, r0
 80034c0:	e7a9      	b.n	8003416 <_dtoa_r+0x996>
 80034c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80034c4:	4651      	mov	r1, sl
 80034c6:	f001 f8f3 	bl	80046b0 <__mcmp>
 80034ca:	4683      	mov	fp, r0
 80034cc:	e7bb      	b.n	8003446 <_dtoa_r+0x9c6>
 80034ce:	4638      	mov	r0, r7
 80034d0:	4621      	mov	r1, r4
 80034d2:	f000 feb9 	bl	8004248 <_Bfree>
 80034d6:	e587      	b.n	8002fe8 <_dtoa_r+0x568>
 80034d8:	231c      	movs	r3, #28
 80034da:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80034dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80034de:	18c0      	adds	r0, r0, r3
 80034e0:	18c9      	adds	r1, r1, r3
 80034e2:	900f      	str	r0, [sp, #60]	; 0x3c
 80034e4:	18e4      	adds	r4, r4, r3
 80034e6:	910b      	str	r1, [sp, #44]	; 0x2c
 80034e8:	e538      	b.n	8002f5c <_dtoa_r+0x4dc>
 80034ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80034ee:	4682      	mov	sl, r0
 80034f0:	468b      	mov	fp, r1
 80034f2:	e406      	b.n	8002d02 <_dtoa_r+0x282>
 80034f4:	4621      	mov	r1, r4
 80034f6:	4638      	mov	r0, r7
 80034f8:	220a      	movs	r2, #10
 80034fa:	2300      	movs	r3, #0
 80034fc:	f000 feae 	bl	800425c <__multadd>
 8003500:	4604      	mov	r4, r0
 8003502:	4680      	mov	r8, r0
 8003504:	e787      	b.n	8003416 <_dtoa_r+0x996>
 8003506:	9c05      	ldr	r4, [sp, #20]
 8003508:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800350a:	9417      	str	r4, [sp, #92]	; 0x5c
 800350c:	e672      	b.n	80031f4 <_dtoa_r+0x774>
 800350e:	9d05      	ldr	r5, [sp, #20]
 8003510:	426c      	negs	r4, r5
 8003512:	2c00      	cmp	r4, #0
 8003514:	f000 80fb 	beq.w	800370e <_dtoa_r+0xc8e>
 8003518:	4ba0      	ldr	r3, [pc, #640]	; (800379c <_dtoa_r+0xd1c>)
 800351a:	f004 020f 	and.w	r2, r4, #15
 800351e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003522:	4650      	mov	r0, sl
 8003524:	4659      	mov	r1, fp
 8003526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352a:	f002 fd79 	bl	8006020 <__aeabi_dmul>
 800352e:	1124      	asrs	r4, r4, #4
 8003530:	4682      	mov	sl, r0
 8003532:	468b      	mov	fp, r1
 8003534:	f000 80eb 	beq.w	800370e <_dtoa_r+0xc8e>
 8003538:	4d99      	ldr	r5, [pc, #612]	; (80037a0 <_dtoa_r+0xd20>)
 800353a:	2602      	movs	r6, #2
 800353c:	07e2      	lsls	r2, r4, #31
 800353e:	d504      	bpl.n	800354a <_dtoa_r+0xaca>
 8003540:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003544:	f002 fd6c 	bl	8006020 <__aeabi_dmul>
 8003548:	3601      	adds	r6, #1
 800354a:	3508      	adds	r5, #8
 800354c:	1064      	asrs	r4, r4, #1
 800354e:	d1f5      	bne.n	800353c <_dtoa_r+0xabc>
 8003550:	4682      	mov	sl, r0
 8003552:	468b      	mov	fp, r1
 8003554:	e612      	b.n	800317c <_dtoa_r+0x6fc>
 8003556:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8003558:	9606      	str	r6, [sp, #24]
 800355a:	e530      	b.n	8002fbe <_dtoa_r+0x53e>
 800355c:	498f      	ldr	r1, [pc, #572]	; (800379c <_dtoa_r+0xd1c>)
 800355e:	1e6c      	subs	r4, r5, #1
 8003560:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8003564:	4642      	mov	r2, r8
 8003566:	464b      	mov	r3, r9
 8003568:	e9d1 0100 	ldrd	r0, r1, [r1]
 800356c:	9406      	str	r4, [sp, #24]
 800356e:	f002 fd57 	bl	8006020 <__aeabi_dmul>
 8003572:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8003576:	4659      	mov	r1, fp
 8003578:	4650      	mov	r0, sl
 800357a:	f002 ffeb 	bl	8006554 <__aeabi_d2iz>
 800357e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003580:	4604      	mov	r4, r0
 8003582:	9111      	str	r1, [sp, #68]	; 0x44
 8003584:	f002 fce6 	bl	8005f54 <__aeabi_i2d>
 8003588:	460b      	mov	r3, r1
 800358a:	4602      	mov	r2, r0
 800358c:	4659      	mov	r1, fp
 800358e:	4650      	mov	r0, sl
 8003590:	f002 fb92 	bl	8005cb8 <__aeabi_dsub>
 8003594:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8003598:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800359a:	f804 3b01 	strb.w	r3, [r4], #1
 800359e:	2d01      	cmp	r5, #1
 80035a0:	4682      	mov	sl, r0
 80035a2:	468b      	mov	fp, r1
 80035a4:	9411      	str	r4, [sp, #68]	; 0x44
 80035a6:	46a0      	mov	r8, r4
 80035a8:	d020      	beq.n	80035ec <_dtoa_r+0xb6c>
 80035aa:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80035ac:	1e66      	subs	r6, r4, #1
 80035ae:	1976      	adds	r6, r6, r5
 80035b0:	2300      	movs	r3, #0
 80035b2:	2200      	movs	r2, #0
 80035b4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80035b8:	f002 fd32 	bl	8006020 <__aeabi_dmul>
 80035bc:	4689      	mov	r9, r1
 80035be:	4680      	mov	r8, r0
 80035c0:	f002 ffc8 	bl	8006554 <__aeabi_d2iz>
 80035c4:	4605      	mov	r5, r0
 80035c6:	f002 fcc5 	bl	8005f54 <__aeabi_i2d>
 80035ca:	3530      	adds	r5, #48	; 0x30
 80035cc:	4602      	mov	r2, r0
 80035ce:	460b      	mov	r3, r1
 80035d0:	4640      	mov	r0, r8
 80035d2:	4649      	mov	r1, r9
 80035d4:	f002 fb70 	bl	8005cb8 <__aeabi_dsub>
 80035d8:	f804 5f01 	strb.w	r5, [r4, #1]!
 80035dc:	42b4      	cmp	r4, r6
 80035de:	d1e7      	bne.n	80035b0 <_dtoa_r+0xb30>
 80035e0:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80035e2:	9c06      	ldr	r4, [sp, #24]
 80035e4:	4682      	mov	sl, r0
 80035e6:	468b      	mov	fp, r1
 80035e8:	eb05 0804 	add.w	r8, r5, r4
 80035ec:	2300      	movs	r3, #0
 80035ee:	2200      	movs	r2, #0
 80035f0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80035f4:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 80035f8:	f002 fb60 	bl	8005cbc <__adddf3>
 80035fc:	4602      	mov	r2, r0
 80035fe:	460b      	mov	r3, r1
 8003600:	4650      	mov	r0, sl
 8003602:	4659      	mov	r1, fp
 8003604:	f002 ff9c 	bl	8006540 <__aeabi_dcmpgt>
 8003608:	2800      	cmp	r0, #0
 800360a:	f000 808a 	beq.w	8003722 <_dtoa_r+0xca2>
 800360e:	f818 6c01 	ldrb.w	r6, [r8, #-1]
 8003612:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003614:	e422      	b.n	8002e5c <_dtoa_r+0x3dc>
 8003616:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003618:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800361c:	e4e8      	b.n	8002ff0 <_dtoa_r+0x570>
 800361e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003620:	4631      	mov	r1, r6
 8003622:	f001 f845 	bl	80046b0 <__mcmp>
 8003626:	2800      	cmp	r0, #0
 8003628:	f6bf acad 	bge.w	8002f86 <_dtoa_r+0x506>
 800362c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800362e:	220a      	movs	r2, #10
 8003630:	4638      	mov	r0, r7
 8003632:	2300      	movs	r3, #0
 8003634:	f000 fe12 	bl	800425c <__multadd>
 8003638:	9905      	ldr	r1, [sp, #20]
 800363a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800363c:	900a      	str	r0, [sp, #40]	; 0x28
 800363e:	3901      	subs	r1, #1
 8003640:	9105      	str	r1, [sp, #20]
 8003642:	2a00      	cmp	r2, #0
 8003644:	f040 8136 	bne.w	80038b4 <_dtoa_r+0xe34>
 8003648:	9815      	ldr	r0, [sp, #84]	; 0x54
 800364a:	900e      	str	r0, [sp, #56]	; 0x38
 800364c:	e49b      	b.n	8002f86 <_dtoa_r+0x506>
 800364e:	6933      	ldr	r3, [r6, #16]
 8003650:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003654:	6918      	ldr	r0, [r3, #16]
 8003656:	f000 fe91 	bl	800437c <__hi0bits>
 800365a:	f1c0 0320 	rsb	r3, r0, #32
 800365e:	e46a      	b.n	8002f36 <_dtoa_r+0x4b6>
 8003660:	f1b9 0f0e 	cmp.w	r9, #14
 8003664:	bf8c      	ite	hi
 8003666:	2300      	movhi	r3, #0
 8003668:	2301      	movls	r3, #1
 800366a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800366e:	2100      	movs	r1, #0
 8003670:	6479      	str	r1, [r7, #68]	; 0x44
 8003672:	401c      	ands	r4, r3
 8003674:	e543      	b.n	80030fe <_dtoa_r+0x67e>
 8003676:	2301      	movs	r3, #1
 8003678:	9315      	str	r3, [sp, #84]	; 0x54
 800367a:	930e      	str	r3, [sp, #56]	; 0x38
 800367c:	9327      	str	r3, [sp, #156]	; 0x9c
 800367e:	e7f6      	b.n	800366e <_dtoa_r+0xbee>
 8003680:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8003682:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 8003686:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800368a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800368c:	e006      	b.n	800369c <_dtoa_r+0xc1c>
 800368e:	4651      	mov	r1, sl
 8003690:	4638      	mov	r0, r7
 8003692:	220a      	movs	r2, #10
 8003694:	2300      	movs	r3, #0
 8003696:	f000 fde1 	bl	800425c <__multadd>
 800369a:	4682      	mov	sl, r0
 800369c:	4631      	mov	r1, r6
 800369e:	4650      	mov	r0, sl
 80036a0:	f7ff f95e 	bl	8002960 <quorem>
 80036a4:	3030      	adds	r0, #48	; 0x30
 80036a6:	5528      	strb	r0, [r5, r4]
 80036a8:	3401      	adds	r4, #1
 80036aa:	45a0      	cmp	r8, r4
 80036ac:	dcef      	bgt.n	800368e <_dtoa_r+0xc0e>
 80036ae:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80036b0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80036b4:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80036b8:	4681      	mov	r9, r0
 80036ba:	2c01      	cmp	r4, #1
 80036bc:	bfac      	ite	ge
 80036be:	44a2      	addge	sl, r4
 80036c0:	f10a 0a01 	addlt.w	sl, sl, #1
 80036c4:	2400      	movs	r4, #0
 80036c6:	2201      	movs	r2, #1
 80036c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80036ca:	4638      	mov	r0, r7
 80036cc:	f000 ff90 	bl	80045f0 <__lshift>
 80036d0:	4631      	mov	r1, r6
 80036d2:	900a      	str	r0, [sp, #40]	; 0x28
 80036d4:	f000 ffec 	bl	80046b0 <__mcmp>
 80036d8:	2800      	cmp	r0, #0
 80036da:	f340 8082 	ble.w	80037e2 <_dtoa_r+0xd62>
 80036de:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
 80036e2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80036e4:	1c6a      	adds	r2, r5, #1
 80036e6:	e003      	b.n	80036f0 <_dtoa_r+0xc70>
 80036e8:	f81a 3c02 	ldrb.w	r3, [sl, #-2]
 80036ec:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80036f0:	2b39      	cmp	r3, #57	; 0x39
 80036f2:	f040 8084 	bne.w	80037fe <_dtoa_r+0xd7e>
 80036f6:	4592      	cmp	sl, r2
 80036f8:	d1f6      	bne.n	80036e8 <_dtoa_r+0xc68>
 80036fa:	9805      	ldr	r0, [sp, #20]
 80036fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80036fe:	3001      	adds	r0, #1
 8003700:	2331      	movs	r3, #49	; 0x31
 8003702:	9005      	str	r0, [sp, #20]
 8003704:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8003708:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800370c:	e461      	b.n	8002fd2 <_dtoa_r+0x552>
 800370e:	2602      	movs	r6, #2
 8003710:	e534      	b.n	800317c <_dtoa_r+0x6fc>
 8003712:	4638      	mov	r0, r7
 8003714:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003716:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003718:	f000 ff1e 	bl	8004558 <__pow5mult>
 800371c:	900a      	str	r0, [sp, #40]	; 0x28
 800371e:	f7ff bbf2 	b.w	8002f06 <_dtoa_r+0x486>
 8003722:	2100      	movs	r1, #0
 8003724:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8003728:	2000      	movs	r0, #0
 800372a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800372e:	f002 fac3 	bl	8005cb8 <__aeabi_dsub>
 8003732:	4602      	mov	r2, r0
 8003734:	460b      	mov	r3, r1
 8003736:	4650      	mov	r0, sl
 8003738:	4659      	mov	r1, fp
 800373a:	f002 fee3 	bl	8006504 <__aeabi_dcmplt>
 800373e:	2800      	cmp	r0, #0
 8003740:	f43f aed3 	beq.w	80034ea <_dtoa_r+0xa6a>
 8003744:	4642      	mov	r2, r8
 8003746:	f818 3d01 	ldrb.w	r3, [r8, #-1]!
 800374a:	2b30      	cmp	r3, #48	; 0x30
 800374c:	d0fa      	beq.n	8003744 <_dtoa_r+0xcc4>
 800374e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8003750:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003752:	9405      	str	r4, [sp, #20]
 8003754:	9209      	str	r2, [sp, #36]	; 0x24
 8003756:	e44b      	b.n	8002ff0 <_dtoa_r+0x570>
 8003758:	4638      	mov	r0, r7
 800375a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800375c:	f000 fefc 	bl	8004558 <__pow5mult>
 8003760:	900a      	str	r0, [sp, #40]	; 0x28
 8003762:	f7ff bbd0 	b.w	8002f06 <_dtoa_r+0x486>
 8003766:	2600      	movs	r6, #0
 8003768:	9606      	str	r6, [sp, #24]
 800376a:	e4a5      	b.n	80030b8 <_dtoa_r+0x638>
 800376c:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800376e:	2d00      	cmp	r5, #0
 8003770:	d064      	beq.n	800383c <_dtoa_r+0xdbc>
 8003772:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003776:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003778:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800377a:	e47d      	b.n	8003078 <_dtoa_r+0x5f8>
 800377c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800377e:	f7ff bb6d 	b.w	8002e5c <_dtoa_r+0x3dc>
 8003782:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8003784:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8003788:	1c72      	adds	r2, r6, #1
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	9405      	str	r4, [sp, #20]
 800378e:	f7ff bb7b 	b.w	8002e88 <_dtoa_r+0x408>
 8003792:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003794:	2300      	movs	r3, #0
 8003796:	1b04      	subs	r4, r0, r4
 8003798:	e46e      	b.n	8003078 <_dtoa_r+0x5f8>
 800379a:	bf00      	nop
 800379c:	08006758 	.word	0x08006758
 80037a0:	08006848 	.word	0x08006848
 80037a4:	f1bb 0f00 	cmp.w	fp, #0
 80037a8:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80037ac:	dd10      	ble.n	80037d0 <_dtoa_r+0xd50>
 80037ae:	2201      	movs	r2, #1
 80037b0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80037b2:	4638      	mov	r0, r7
 80037b4:	f000 ff1c 	bl	80045f0 <__lshift>
 80037b8:	4631      	mov	r1, r6
 80037ba:	900a      	str	r0, [sp, #40]	; 0x28
 80037bc:	f000 ff78 	bl	80046b0 <__mcmp>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	dd6b      	ble.n	800389c <_dtoa_r+0xe1c>
 80037c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80037c8:	d053      	beq.n	8003872 <_dtoa_r+0xdf2>
 80037ca:	9b08      	ldr	r3, [sp, #32]
 80037cc:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80037d0:	462b      	mov	r3, r5
 80037d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80037d4:	f803 9b01 	strb.w	r9, [r3], #1
 80037d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80037dc:	9309      	str	r3, [sp, #36]	; 0x24
 80037de:	f7ff bbf8 	b.w	8002fd2 <_dtoa_r+0x552>
 80037e2:	d103      	bne.n	80037ec <_dtoa_r+0xd6c>
 80037e4:	f019 0f01 	tst.w	r9, #1
 80037e8:	f47f af79 	bne.w	80036de <_dtoa_r+0xc5e>
 80037ec:	4652      	mov	r2, sl
 80037ee:	f81a 3d01 	ldrb.w	r3, [sl, #-1]!
 80037f2:	2b30      	cmp	r3, #48	; 0x30
 80037f4:	d0fa      	beq.n	80037ec <_dtoa_r+0xd6c>
 80037f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80037f8:	9209      	str	r2, [sp, #36]	; 0x24
 80037fa:	f7ff bbea 	b.w	8002fd2 <_dtoa_r+0x552>
 80037fe:	3301      	adds	r3, #1
 8003800:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003802:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8003806:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800380a:	f7ff bbe2 	b.w	8002fd2 <_dtoa_r+0x552>
 800380e:	9c06      	ldr	r4, [sp, #24]
 8003810:	4638      	mov	r0, r7
 8003812:	6861      	ldr	r1, [r4, #4]
 8003814:	f000 fcf2 	bl	80041fc <_Balloc>
 8003818:	9d06      	ldr	r5, [sp, #24]
 800381a:	692a      	ldr	r2, [r5, #16]
 800381c:	3202      	adds	r2, #2
 800381e:	4604      	mov	r4, r0
 8003820:	0092      	lsls	r2, r2, #2
 8003822:	f105 010c 	add.w	r1, r5, #12
 8003826:	f100 000c 	add.w	r0, r0, #12
 800382a:	f000 fc9f 	bl	800416c <memcpy>
 800382e:	4638      	mov	r0, r7
 8003830:	4621      	mov	r1, r4
 8003832:	2201      	movs	r2, #1
 8003834:	f000 fedc 	bl	80045f0 <__lshift>
 8003838:	4680      	mov	r8, r0
 800383a:	e5e7      	b.n	800340c <_dtoa_r+0x98c>
 800383c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800383e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003840:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8003842:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003846:	e417      	b.n	8003078 <_dtoa_r+0x5f8>
 8003848:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800384c:	f8cd 8018 	str.w	r8, [sp, #24]
 8003850:	e739      	b.n	80036c6 <_dtoa_r+0xc46>
 8003852:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8003856:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800385a:	d00a      	beq.n	8003872 <_dtoa_r+0xdf2>
 800385c:	462b      	mov	r3, r5
 800385e:	f109 0901 	add.w	r9, r9, #1
 8003862:	f803 9b01 	strb.w	r9, [r3], #1
 8003866:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003868:	f8cd 8018 	str.w	r8, [sp, #24]
 800386c:	9309      	str	r3, [sp, #36]	; 0x24
 800386e:	f7ff bbb0 	b.w	8002fd2 <_dtoa_r+0x552>
 8003872:	46aa      	mov	sl, r5
 8003874:	2339      	movs	r3, #57	; 0x39
 8003876:	f80a 3b01 	strb.w	r3, [sl], #1
 800387a:	f8cd 8018 	str.w	r8, [sp, #24]
 800387e:	e730      	b.n	80036e2 <_dtoa_r+0xc62>
 8003880:	464b      	mov	r3, r9
 8003882:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8003886:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800388a:	d0f2      	beq.n	8003872 <_dtoa_r+0xdf2>
 800388c:	2b00      	cmp	r3, #0
 800388e:	dc9c      	bgt.n	80037ca <_dtoa_r+0xd4a>
 8003890:	e79e      	b.n	80037d0 <_dtoa_r+0xd50>
 8003892:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8003894:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003896:	9409      	str	r4, [sp, #36]	; 0x24
 8003898:	f7ff bbaa 	b.w	8002ff0 <_dtoa_r+0x570>
 800389c:	d198      	bne.n	80037d0 <_dtoa_r+0xd50>
 800389e:	f019 0f01 	tst.w	r9, #1
 80038a2:	d095      	beq.n	80037d0 <_dtoa_r+0xd50>
 80038a4:	e78e      	b.n	80037c4 <_dtoa_r+0xd44>
 80038a6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80038a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80038aa:	9405      	str	r4, [sp, #20]
 80038ac:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80038ae:	9409      	str	r4, [sp, #36]	; 0x24
 80038b0:	f7ff bb9e 	b.w	8002ff0 <_dtoa_r+0x570>
 80038b4:	2300      	movs	r3, #0
 80038b6:	4638      	mov	r0, r7
 80038b8:	9906      	ldr	r1, [sp, #24]
 80038ba:	220a      	movs	r2, #10
 80038bc:	f000 fcce 	bl	800425c <__multadd>
 80038c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80038c2:	9006      	str	r0, [sp, #24]
 80038c4:	930e      	str	r3, [sp, #56]	; 0x38
 80038c6:	f7ff bb5e 	b.w	8002f86 <_dtoa_r+0x506>
 80038ca:	f43f ab47 	beq.w	8002f5c <_dtoa_r+0x4dc>
 80038ce:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 80038d2:	e602      	b.n	80034da <_dtoa_r+0xa5a>
 80038d4:	f3af 8000 	nop.w

080038d8 <_malloc_trim_r>:
 80038d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038da:	4d22      	ldr	r5, [pc, #136]	; (8003964 <_malloc_trim_r+0x8c>)
 80038dc:	460f      	mov	r7, r1
 80038de:	4604      	mov	r4, r0
 80038e0:	f000 fc88 	bl	80041f4 <__malloc_lock>
 80038e4:	68ab      	ldr	r3, [r5, #8]
 80038e6:	685e      	ldr	r6, [r3, #4]
 80038e8:	f026 0603 	bic.w	r6, r6, #3
 80038ec:	f606 73ef 	addw	r3, r6, #4079	; 0xfef
 80038f0:	1bdf      	subs	r7, r3, r7
 80038f2:	0b3f      	lsrs	r7, r7, #12
 80038f4:	3f01      	subs	r7, #1
 80038f6:	033f      	lsls	r7, r7, #12
 80038f8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80038fc:	4620      	mov	r0, r4
 80038fe:	db07      	blt.n	8003910 <_malloc_trim_r+0x38>
 8003900:	2100      	movs	r1, #0
 8003902:	f001 f907 	bl	8004b14 <_sbrk_r>
 8003906:	68ab      	ldr	r3, [r5, #8]
 8003908:	199b      	adds	r3, r3, r6
 800390a:	4298      	cmp	r0, r3
 800390c:	4620      	mov	r0, r4
 800390e:	d003      	beq.n	8003918 <_malloc_trim_r+0x40>
 8003910:	f000 fc72 	bl	80041f8 <__malloc_unlock>
 8003914:	2000      	movs	r0, #0
 8003916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003918:	4279      	negs	r1, r7
 800391a:	f001 f8fb 	bl	8004b14 <_sbrk_r>
 800391e:	3001      	adds	r0, #1
 8003920:	d00d      	beq.n	800393e <_malloc_trim_r+0x66>
 8003922:	4b11      	ldr	r3, [pc, #68]	; (8003968 <_malloc_trim_r+0x90>)
 8003924:	68aa      	ldr	r2, [r5, #8]
 8003926:	6819      	ldr	r1, [r3, #0]
 8003928:	1bf6      	subs	r6, r6, r7
 800392a:	f046 0601 	orr.w	r6, r6, #1
 800392e:	1bcf      	subs	r7, r1, r7
 8003930:	4620      	mov	r0, r4
 8003932:	6056      	str	r6, [r2, #4]
 8003934:	601f      	str	r7, [r3, #0]
 8003936:	f000 fc5f 	bl	80041f8 <__malloc_unlock>
 800393a:	2001      	movs	r0, #1
 800393c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800393e:	2100      	movs	r1, #0
 8003940:	4620      	mov	r0, r4
 8003942:	f001 f8e7 	bl	8004b14 <_sbrk_r>
 8003946:	68ab      	ldr	r3, [r5, #8]
 8003948:	1ac2      	subs	r2, r0, r3
 800394a:	2a0f      	cmp	r2, #15
 800394c:	dd07      	ble.n	800395e <_malloc_trim_r+0x86>
 800394e:	4907      	ldr	r1, [pc, #28]	; (800396c <_malloc_trim_r+0x94>)
 8003950:	6809      	ldr	r1, [r1, #0]
 8003952:	1a40      	subs	r0, r0, r1
 8003954:	4904      	ldr	r1, [pc, #16]	; (8003968 <_malloc_trim_r+0x90>)
 8003956:	f042 0201 	orr.w	r2, r2, #1
 800395a:	6008      	str	r0, [r1, #0]
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	4620      	mov	r0, r4
 8003960:	e7d6      	b.n	8003910 <_malloc_trim_r+0x38>
 8003962:	bf00      	nop
 8003964:	2000054c 	.word	0x2000054c
 8003968:	2000097c 	.word	0x2000097c
 800396c:	20000954 	.word	0x20000954

08003970 <_free_r>:
 8003970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003974:	460d      	mov	r5, r1
 8003976:	4604      	mov	r4, r0
 8003978:	2900      	cmp	r1, #0
 800397a:	d06f      	beq.n	8003a5c <_free_r+0xec>
 800397c:	f000 fc3a 	bl	80041f4 <__malloc_lock>
 8003980:	f855 0c04 	ldr.w	r0, [r5, #-4]
 8003984:	4e58      	ldr	r6, [pc, #352]	; (8003ae8 <_free_r+0x178>)
 8003986:	f1a5 0108 	sub.w	r1, r5, #8
 800398a:	f020 0301 	bic.w	r3, r0, #1
 800398e:	18ca      	adds	r2, r1, r3
 8003990:	f8d6 c008 	ldr.w	ip, [r6, #8]
 8003994:	6857      	ldr	r7, [r2, #4]
 8003996:	4594      	cmp	ip, r2
 8003998:	f027 0703 	bic.w	r7, r7, #3
 800399c:	d07c      	beq.n	8003a98 <_free_r+0x128>
 800399e:	f010 0001 	ands.w	r0, r0, #1
 80039a2:	6057      	str	r7, [r2, #4]
 80039a4:	d049      	beq.n	8003a3a <_free_r+0xca>
 80039a6:	2000      	movs	r0, #0
 80039a8:	19d5      	adds	r5, r2, r7
 80039aa:	686d      	ldr	r5, [r5, #4]
 80039ac:	f015 0f01 	tst.w	r5, #1
 80039b0:	d106      	bne.n	80039c0 <_free_r+0x50>
 80039b2:	19db      	adds	r3, r3, r7
 80039b4:	6895      	ldr	r5, [r2, #8]
 80039b6:	2800      	cmp	r0, #0
 80039b8:	d062      	beq.n	8003a80 <_free_r+0x110>
 80039ba:	68d2      	ldr	r2, [r2, #12]
 80039bc:	60ea      	str	r2, [r5, #12]
 80039be:	6095      	str	r5, [r2, #8]
 80039c0:	f043 0201 	orr.w	r2, r3, #1
 80039c4:	604a      	str	r2, [r1, #4]
 80039c6:	50cb      	str	r3, [r1, r3]
 80039c8:	bb90      	cbnz	r0, 8003a30 <_free_r+0xc0>
 80039ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ce:	d347      	bcc.n	8003a60 <_free_r+0xf0>
 80039d0:	099d      	lsrs	r5, r3, #6
 80039d2:	3538      	adds	r5, #56	; 0x38
 80039d4:	0a5a      	lsrs	r2, r3, #9
 80039d6:	00e8      	lsls	r0, r5, #3
 80039d8:	2a04      	cmp	r2, #4
 80039da:	d916      	bls.n	8003a0a <_free_r+0x9a>
 80039dc:	f102 055b 	add.w	r5, r2, #91	; 0x5b
 80039e0:	00e8      	lsls	r0, r5, #3
 80039e2:	2a14      	cmp	r2, #20
 80039e4:	d911      	bls.n	8003a0a <_free_r+0x9a>
 80039e6:	0b1d      	lsrs	r5, r3, #12
 80039e8:	356e      	adds	r5, #110	; 0x6e
 80039ea:	00e8      	lsls	r0, r5, #3
 80039ec:	2a54      	cmp	r2, #84	; 0x54
 80039ee:	d90c      	bls.n	8003a0a <_free_r+0x9a>
 80039f0:	0bdd      	lsrs	r5, r3, #15
 80039f2:	3577      	adds	r5, #119	; 0x77
 80039f4:	00e8      	lsls	r0, r5, #3
 80039f6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80039fa:	d906      	bls.n	8003a0a <_free_r+0x9a>
 80039fc:	f240 5054 	movw	r0, #1364	; 0x554
 8003a00:	4282      	cmp	r2, r0
 8003a02:	d86d      	bhi.n	8003ae0 <_free_r+0x170>
 8003a04:	0c9d      	lsrs	r5, r3, #18
 8003a06:	357c      	adds	r5, #124	; 0x7c
 8003a08:	00e8      	lsls	r0, r5, #3
 8003a0a:	1986      	adds	r6, r0, r6
 8003a0c:	4836      	ldr	r0, [pc, #216]	; (8003ae8 <_free_r+0x178>)
 8003a0e:	68b2      	ldr	r2, [r6, #8]
 8003a10:	42b2      	cmp	r2, r6
 8003a12:	d103      	bne.n	8003a1c <_free_r+0xac>
 8003a14:	e05b      	b.n	8003ace <_free_r+0x15e>
 8003a16:	6892      	ldr	r2, [r2, #8]
 8003a18:	4296      	cmp	r6, r2
 8003a1a:	d004      	beq.n	8003a26 <_free_r+0xb6>
 8003a1c:	6850      	ldr	r0, [r2, #4]
 8003a1e:	f020 0003 	bic.w	r0, r0, #3
 8003a22:	4283      	cmp	r3, r0
 8003a24:	d3f7      	bcc.n	8003a16 <_free_r+0xa6>
 8003a26:	68d3      	ldr	r3, [r2, #12]
 8003a28:	60cb      	str	r3, [r1, #12]
 8003a2a:	608a      	str	r2, [r1, #8]
 8003a2c:	60d1      	str	r1, [r2, #12]
 8003a2e:	6099      	str	r1, [r3, #8]
 8003a30:	4620      	mov	r0, r4
 8003a32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a36:	f000 bbdf 	b.w	80041f8 <__malloc_unlock>
 8003a3a:	f855 cc08 	ldr.w	ip, [r5, #-8]
 8003a3e:	ebcc 0101 	rsb	r1, ip, r1
 8003a42:	f106 0808 	add.w	r8, r6, #8
 8003a46:	688d      	ldr	r5, [r1, #8]
 8003a48:	4545      	cmp	r5, r8
 8003a4a:	4463      	add	r3, ip
 8003a4c:	d03d      	beq.n	8003aca <_free_r+0x15a>
 8003a4e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8003a52:	f8c5 c00c 	str.w	ip, [r5, #12]
 8003a56:	f8cc 5008 	str.w	r5, [ip, #8]
 8003a5a:	e7a5      	b.n	80039a8 <_free_r+0x38>
 8003a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a60:	08db      	lsrs	r3, r3, #3
 8003a62:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 8003a66:	6875      	ldr	r5, [r6, #4]
 8003a68:	6890      	ldr	r0, [r2, #8]
 8003a6a:	60ca      	str	r2, [r1, #12]
 8003a6c:	109b      	asrs	r3, r3, #2
 8003a6e:	2701      	movs	r7, #1
 8003a70:	fa17 f303 	lsls.w	r3, r7, r3
 8003a74:	432b      	orrs	r3, r5
 8003a76:	6088      	str	r0, [r1, #8]
 8003a78:	6073      	str	r3, [r6, #4]
 8003a7a:	6091      	str	r1, [r2, #8]
 8003a7c:	60c1      	str	r1, [r0, #12]
 8003a7e:	e7d7      	b.n	8003a30 <_free_r+0xc0>
 8003a80:	4f1a      	ldr	r7, [pc, #104]	; (8003aec <_free_r+0x17c>)
 8003a82:	42bd      	cmp	r5, r7
 8003a84:	d199      	bne.n	80039ba <_free_r+0x4a>
 8003a86:	f043 0201 	orr.w	r2, r3, #1
 8003a8a:	6171      	str	r1, [r6, #20]
 8003a8c:	6131      	str	r1, [r6, #16]
 8003a8e:	60cd      	str	r5, [r1, #12]
 8003a90:	608d      	str	r5, [r1, #8]
 8003a92:	604a      	str	r2, [r1, #4]
 8003a94:	50cb      	str	r3, [r1, r3]
 8003a96:	e7cb      	b.n	8003a30 <_free_r+0xc0>
 8003a98:	07c2      	lsls	r2, r0, #31
 8003a9a:	443b      	add	r3, r7
 8003a9c:	d407      	bmi.n	8003aae <_free_r+0x13e>
 8003a9e:	f855 2c08 	ldr.w	r2, [r5, #-8]
 8003aa2:	1a89      	subs	r1, r1, r2
 8003aa4:	189b      	adds	r3, r3, r2
 8003aa6:	6888      	ldr	r0, [r1, #8]
 8003aa8:	68ca      	ldr	r2, [r1, #12]
 8003aaa:	60c2      	str	r2, [r0, #12]
 8003aac:	6090      	str	r0, [r2, #8]
 8003aae:	4a10      	ldr	r2, [pc, #64]	; (8003af0 <_free_r+0x180>)
 8003ab0:	60b1      	str	r1, [r6, #8]
 8003ab2:	6812      	ldr	r2, [r2, #0]
 8003ab4:	f043 0001 	orr.w	r0, r3, #1
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	6048      	str	r0, [r1, #4]
 8003abc:	d3b8      	bcc.n	8003a30 <_free_r+0xc0>
 8003abe:	4b0d      	ldr	r3, [pc, #52]	; (8003af4 <_free_r+0x184>)
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	6819      	ldr	r1, [r3, #0]
 8003ac4:	f7ff ff08 	bl	80038d8 <_malloc_trim_r>
 8003ac8:	e7b2      	b.n	8003a30 <_free_r+0xc0>
 8003aca:	2001      	movs	r0, #1
 8003acc:	e76c      	b.n	80039a8 <_free_r+0x38>
 8003ace:	6843      	ldr	r3, [r0, #4]
 8003ad0:	10ad      	asrs	r5, r5, #2
 8003ad2:	2601      	movs	r6, #1
 8003ad4:	fa16 f505 	lsls.w	r5, r6, r5
 8003ad8:	432b      	orrs	r3, r5
 8003ada:	6043      	str	r3, [r0, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	e7a3      	b.n	8003a28 <_free_r+0xb8>
 8003ae0:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 8003ae4:	257e      	movs	r5, #126	; 0x7e
 8003ae6:	e790      	b.n	8003a0a <_free_r+0x9a>
 8003ae8:	2000054c 	.word	0x2000054c
 8003aec:	20000554 	.word	0x20000554
 8003af0:	20000958 	.word	0x20000958
 8003af4:	20000978 	.word	0x20000978

08003af8 <_setlocale_r>:
 8003af8:	b510      	push	{r4, lr}
 8003afa:	4614      	mov	r4, r2
 8003afc:	b122      	cbz	r2, 8003b08 <_setlocale_r+0x10>
 8003afe:	4610      	mov	r0, r2
 8003b00:	490b      	ldr	r1, [pc, #44]	; (8003b30 <_setlocale_r+0x38>)
 8003b02:	f001 f819 	bl	8004b38 <strcmp>
 8003b06:	b908      	cbnz	r0, 8003b0c <_setlocale_r+0x14>
 8003b08:	480a      	ldr	r0, [pc, #40]	; (8003b34 <_setlocale_r+0x3c>)
 8003b0a:	bd10      	pop	{r4, pc}
 8003b0c:	4620      	mov	r0, r4
 8003b0e:	4909      	ldr	r1, [pc, #36]	; (8003b34 <_setlocale_r+0x3c>)
 8003b10:	f001 f812 	bl	8004b38 <strcmp>
 8003b14:	b908      	cbnz	r0, 8003b1a <_setlocale_r+0x22>
 8003b16:	4807      	ldr	r0, [pc, #28]	; (8003b34 <_setlocale_r+0x3c>)
 8003b18:	bd10      	pop	{r4, pc}
 8003b1a:	4620      	mov	r0, r4
 8003b1c:	4906      	ldr	r1, [pc, #24]	; (8003b38 <_setlocale_r+0x40>)
 8003b1e:	f001 f80b 	bl	8004b38 <strcmp>
 8003b22:	4b04      	ldr	r3, [pc, #16]	; (8003b34 <_setlocale_r+0x3c>)
 8003b24:	2800      	cmp	r0, #0
 8003b26:	bf0c      	ite	eq
 8003b28:	4618      	moveq	r0, r3
 8003b2a:	2000      	movne	r0, #0
 8003b2c:	bd10      	pop	{r4, pc}
 8003b2e:	bf00      	nop
 8003b30:	08006914 	.word	0x08006914
 8003b34:	08006910 	.word	0x08006910
 8003b38:	080068dc 	.word	0x080068dc

08003b3c <__locale_charset>:
 8003b3c:	f240 40d0 	movw	r0, #1232	; 0x4d0
 8003b40:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop

08003b48 <__locale_mb_cur_max>:
 8003b48:	f240 43d0 	movw	r3, #1232	; 0x4d0
 8003b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b50:	6a18      	ldr	r0, [r3, #32]
 8003b52:	4770      	bx	lr

08003b54 <__locale_msgcharset>:
 8003b54:	4800      	ldr	r0, [pc, #0]	; (8003b58 <__locale_msgcharset+0x4>)
 8003b56:	4770      	bx	lr
 8003b58:	200004f4 	.word	0x200004f4

08003b5c <__locale_cjk_lang>:
 8003b5c:	2000      	movs	r0, #0
 8003b5e:	4770      	bx	lr

08003b60 <_localeconv_r>:
 8003b60:	4800      	ldr	r0, [pc, #0]	; (8003b64 <_localeconv_r+0x4>)
 8003b62:	4770      	bx	lr
 8003b64:	20000514 	.word	0x20000514

08003b68 <setlocale>:
 8003b68:	b410      	push	{r4}
 8003b6a:	f240 03a0 	movw	r3, #160	; 0xa0
 8003b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b72:	4604      	mov	r4, r0
 8003b74:	6818      	ldr	r0, [r3, #0]
 8003b76:	460a      	mov	r2, r1
 8003b78:	4621      	mov	r1, r4
 8003b7a:	bc10      	pop	{r4}
 8003b7c:	e7bc      	b.n	8003af8 <_setlocale_r>
 8003b7e:	bf00      	nop

08003b80 <localeconv>:
 8003b80:	4800      	ldr	r0, [pc, #0]	; (8003b84 <localeconv+0x4>)
 8003b82:	4770      	bx	lr
 8003b84:	20000514 	.word	0x20000514

08003b88 <_malloc_r>:
 8003b88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b8c:	f101 040b 	add.w	r4, r1, #11
 8003b90:	2c16      	cmp	r4, #22
 8003b92:	4605      	mov	r5, r0
 8003b94:	d92a      	bls.n	8003bec <_malloc_r+0x64>
 8003b96:	f024 0407 	bic.w	r4, r4, #7
 8003b9a:	0fe3      	lsrs	r3, r4, #31
 8003b9c:	428c      	cmp	r4, r1
 8003b9e:	bf2c      	ite	cs
 8003ba0:	4619      	movcs	r1, r3
 8003ba2:	f043 0101 	orrcc.w	r1, r3, #1
 8003ba6:	bb51      	cbnz	r1, 8003bfe <_malloc_r+0x76>
 8003ba8:	4628      	mov	r0, r5
 8003baa:	f000 fb23 	bl	80041f4 <__malloc_lock>
 8003bae:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003bb2:	d22a      	bcs.n	8003c0a <_malloc_r+0x82>
 8003bb4:	4e7d      	ldr	r6, [pc, #500]	; (8003dac <_malloc_r+0x224>)
 8003bb6:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8003bba:	eb06 03ce 	add.w	r3, r6, lr, lsl #3
 8003bbe:	68df      	ldr	r7, [r3, #12]
 8003bc0:	429f      	cmp	r7, r3
 8003bc2:	f000 8235 	beq.w	8004030 <_malloc_r+0x4a8>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	68b9      	ldr	r1, [r7, #8]
 8003bcc:	f023 0303 	bic.w	r3, r3, #3
 8003bd0:	18fb      	adds	r3, r7, r3
 8003bd2:	60ca      	str	r2, [r1, #12]
 8003bd4:	6858      	ldr	r0, [r3, #4]
 8003bd6:	6091      	str	r1, [r2, #8]
 8003bd8:	f040 0201 	orr.w	r2, r0, #1
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	4628      	mov	r0, r5
 8003be0:	f000 fb0a 	bl	80041f8 <__malloc_unlock>
 8003be4:	3708      	adds	r7, #8
 8003be6:	4638      	mov	r0, r7
 8003be8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bec:	2300      	movs	r3, #0
 8003bee:	2410      	movs	r4, #16
 8003bf0:	428c      	cmp	r4, r1
 8003bf2:	bf2c      	ite	cs
 8003bf4:	4619      	movcs	r1, r3
 8003bf6:	f043 0101 	orrcc.w	r1, r3, #1
 8003bfa:	2900      	cmp	r1, #0
 8003bfc:	d0d4      	beq.n	8003ba8 <_malloc_r+0x20>
 8003bfe:	230c      	movs	r3, #12
 8003c00:	2700      	movs	r7, #0
 8003c02:	602b      	str	r3, [r5, #0]
 8003c04:	4638      	mov	r0, r7
 8003c06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c0a:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 8003c0e:	bf04      	itt	eq
 8003c10:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 8003c14:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 8003c18:	f040 8081 	bne.w	8003d1e <_malloc_r+0x196>
 8003c1c:	4e63      	ldr	r6, [pc, #396]	; (8003dac <_malloc_r+0x224>)
 8003c1e:	1871      	adds	r1, r6, r1
 8003c20:	68cf      	ldr	r7, [r1, #12]
 8003c22:	42b9      	cmp	r1, r7
 8003c24:	d106      	bne.n	8003c34 <_malloc_r+0xac>
 8003c26:	e00d      	b.n	8003c44 <_malloc_r+0xbc>
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f280 8169 	bge.w	8003f00 <_malloc_r+0x378>
 8003c2e:	68ff      	ldr	r7, [r7, #12]
 8003c30:	42b9      	cmp	r1, r7
 8003c32:	d007      	beq.n	8003c44 <_malloc_r+0xbc>
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	f022 0203 	bic.w	r2, r2, #3
 8003c3a:	1b13      	subs	r3, r2, r4
 8003c3c:	2b0f      	cmp	r3, #15
 8003c3e:	ddf3      	ble.n	8003c28 <_malloc_r+0xa0>
 8003c40:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8003c44:	f10e 0e01 	add.w	lr, lr, #1
 8003c48:	4a58      	ldr	r2, [pc, #352]	; (8003dac <_malloc_r+0x224>)
 8003c4a:	6937      	ldr	r7, [r6, #16]
 8003c4c:	f102 0c08 	add.w	ip, r2, #8
 8003c50:	4567      	cmp	r7, ip
 8003c52:	bf08      	it	eq
 8003c54:	6853      	ldreq	r3, [r2, #4]
 8003c56:	d023      	beq.n	8003ca0 <_malloc_r+0x118>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f023 0303 	bic.w	r3, r3, #3
 8003c5e:	1b19      	subs	r1, r3, r4
 8003c60:	290f      	cmp	r1, #15
 8003c62:	f300 81b4 	bgt.w	8003fce <_malloc_r+0x446>
 8003c66:	2900      	cmp	r1, #0
 8003c68:	f8c2 c014 	str.w	ip, [r2, #20]
 8003c6c:	f8c2 c010 	str.w	ip, [r2, #16]
 8003c70:	f280 808f 	bge.w	8003d92 <_malloc_r+0x20a>
 8003c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c78:	f080 8161 	bcs.w	8003f3e <_malloc_r+0x3b6>
 8003c7c:	08db      	lsrs	r3, r3, #3
 8003c7e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8003c82:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8003c86:	6888      	ldr	r0, [r1, #8]
 8003c88:	60f9      	str	r1, [r7, #12]
 8003c8a:	109b      	asrs	r3, r3, #2
 8003c8c:	f04f 0901 	mov.w	r9, #1
 8003c90:	fa09 f303 	lsl.w	r3, r9, r3
 8003c94:	ea43 0308 	orr.w	r3, r3, r8
 8003c98:	60b8      	str	r0, [r7, #8]
 8003c9a:	6053      	str	r3, [r2, #4]
 8003c9c:	608f      	str	r7, [r1, #8]
 8003c9e:	60c7      	str	r7, [r0, #12]
 8003ca0:	2001      	movs	r0, #1
 8003ca2:	ea4f 02ae 	mov.w	r2, lr, asr #2
 8003ca6:	4090      	lsls	r0, r2
 8003ca8:	4298      	cmp	r0, r3
 8003caa:	f200 8081 	bhi.w	8003db0 <_malloc_r+0x228>
 8003cae:	4203      	tst	r3, r0
 8003cb0:	d106      	bne.n	8003cc0 <_malloc_r+0x138>
 8003cb2:	f02e 0e03 	bic.w	lr, lr, #3
 8003cb6:	0040      	lsls	r0, r0, #1
 8003cb8:	4203      	tst	r3, r0
 8003cba:	f10e 0e04 	add.w	lr, lr, #4
 8003cbe:	d0fa      	beq.n	8003cb6 <_malloc_r+0x12e>
 8003cc0:	eb06 09ce 	add.w	r9, r6, lr, lsl #3
 8003cc4:	464f      	mov	r7, r9
 8003cc6:	46f0      	mov	r8, lr
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	429f      	cmp	r7, r3
 8003ccc:	d107      	bne.n	8003cde <_malloc_r+0x156>
 8003cce:	e191      	b.n	8003ff4 <_malloc_r+0x46c>
 8003cd0:	2a00      	cmp	r2, #0
 8003cd2:	f280 81b7 	bge.w	8004044 <_malloc_r+0x4bc>
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	429f      	cmp	r7, r3
 8003cda:	f000 818b 	beq.w	8003ff4 <_malloc_r+0x46c>
 8003cde:	6859      	ldr	r1, [r3, #4]
 8003ce0:	f021 0103 	bic.w	r1, r1, #3
 8003ce4:	1b0a      	subs	r2, r1, r4
 8003ce6:	2a0f      	cmp	r2, #15
 8003ce8:	ddf2      	ble.n	8003cd0 <_malloc_r+0x148>
 8003cea:	461f      	mov	r7, r3
 8003cec:	1919      	adds	r1, r3, r4
 8003cee:	68d8      	ldr	r0, [r3, #12]
 8003cf0:	f857 ef08 	ldr.w	lr, [r7, #8]!
 8003cf4:	508a      	str	r2, [r1, r2]
 8003cf6:	f044 0401 	orr.w	r4, r4, #1
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	f8ce 000c 	str.w	r0, [lr, #12]
 8003d02:	f8c0 e008 	str.w	lr, [r0, #8]
 8003d06:	605c      	str	r4, [r3, #4]
 8003d08:	6171      	str	r1, [r6, #20]
 8003d0a:	6131      	str	r1, [r6, #16]
 8003d0c:	f8c1 c00c 	str.w	ip, [r1, #12]
 8003d10:	f8c1 c008 	str.w	ip, [r1, #8]
 8003d14:	604a      	str	r2, [r1, #4]
 8003d16:	4628      	mov	r0, r5
 8003d18:	f000 fa6e 	bl	80041f8 <__malloc_unlock>
 8003d1c:	e763      	b.n	8003be6 <_malloc_r+0x5e>
 8003d1e:	f1be 0f04 	cmp.w	lr, #4
 8003d22:	bf9e      	ittt	ls
 8003d24:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8003d28:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8003d2c:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003d30:	f67f af74 	bls.w	8003c1c <_malloc_r+0x94>
 8003d34:	f1be 0f14 	cmp.w	lr, #20
 8003d38:	bf9c      	itt	ls
 8003d3a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8003d3e:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003d42:	f67f af6b 	bls.w	8003c1c <_malloc_r+0x94>
 8003d46:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8003d4a:	bf9e      	ittt	ls
 8003d4c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8003d50:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 8003d54:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003d58:	f67f af60 	bls.w	8003c1c <_malloc_r+0x94>
 8003d5c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8003d60:	bf9e      	ittt	ls
 8003d62:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 8003d66:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8003d6a:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003d6e:	f67f af55 	bls.w	8003c1c <_malloc_r+0x94>
 8003d72:	f240 5354 	movw	r3, #1364	; 0x554
 8003d76:	459e      	cmp	lr, r3
 8003d78:	bf9d      	ittte	ls
 8003d7a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8003d7e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 8003d82:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003d86:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 8003d8a:	bf88      	it	hi
 8003d8c:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8003d90:	e744      	b.n	8003c1c <_malloc_r+0x94>
 8003d92:	18fb      	adds	r3, r7, r3
 8003d94:	4628      	mov	r0, r5
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	f042 0201 	orr.w	r2, r2, #1
 8003d9c:	605a      	str	r2, [r3, #4]
 8003d9e:	3708      	adds	r7, #8
 8003da0:	f000 fa2a 	bl	80041f8 <__malloc_unlock>
 8003da4:	4638      	mov	r0, r7
 8003da6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003daa:	bf00      	nop
 8003dac:	2000054c 	.word	0x2000054c
 8003db0:	68b7      	ldr	r7, [r6, #8]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f023 0803 	bic.w	r8, r3, #3
 8003db8:	4544      	cmp	r4, r8
 8003dba:	ebc4 0208 	rsb	r2, r4, r8
 8003dbe:	bf94      	ite	ls
 8003dc0:	2300      	movls	r3, #0
 8003dc2:	2301      	movhi	r3, #1
 8003dc4:	2a0f      	cmp	r2, #15
 8003dc6:	bfd8      	it	le
 8003dc8:	f043 0301 	orrle.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 80a7 	beq.w	8003f20 <_malloc_r+0x398>
 8003dd2:	4bb3      	ldr	r3, [pc, #716]	; (80040a0 <_malloc_r+0x518>)
 8003dd4:	f8df a2cc 	ldr.w	sl, [pc, #716]	; 80040a4 <_malloc_r+0x51c>
 8003dd8:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8003ddc:	f8da 3000 	ldr.w	r3, [sl]
 8003de0:	3201      	adds	r2, #1
 8003de2:	4423      	add	r3, r4
 8003de4:	bf08      	it	eq
 8003de6:	f103 0b10 	addeq.w	fp, r3, #16
 8003dea:	d006      	beq.n	8003dfa <_malloc_r+0x272>
 8003dec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003df0:	330f      	adds	r3, #15
 8003df2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003df6:	f023 0b0f 	bic.w	fp, r3, #15
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	4659      	mov	r1, fp
 8003dfe:	f000 fe89 	bl	8004b14 <_sbrk_r>
 8003e02:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003e06:	4681      	mov	r9, r0
 8003e08:	f000 8144 	beq.w	8004094 <_malloc_r+0x50c>
 8003e0c:	eb07 0208 	add.w	r2, r7, r8
 8003e10:	4282      	cmp	r2, r0
 8003e12:	f200 8126 	bhi.w	8004062 <_malloc_r+0x4da>
 8003e16:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003e1a:	454a      	cmp	r2, r9
 8003e1c:	445b      	add	r3, fp
 8003e1e:	f8ca 3004 	str.w	r3, [sl, #4]
 8003e22:	f000 8141 	beq.w	80040a8 <_malloc_r+0x520>
 8003e26:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8003e2a:	3101      	adds	r1, #1
 8003e2c:	bf15      	itete	ne
 8003e2e:	ebc2 0209 	rsbne	r2, r2, r9
 8003e32:	4b9b      	ldreq	r3, [pc, #620]	; (80040a0 <_malloc_r+0x518>)
 8003e34:	189b      	addne	r3, r3, r2
 8003e36:	f8c3 9408 	streq.w	r9, [r3, #1032]	; 0x408
 8003e3a:	bf18      	it	ne
 8003e3c:	f8ca 3004 	strne.w	r3, [sl, #4]
 8003e40:	f019 0307 	ands.w	r3, r9, #7
 8003e44:	bf1f      	itttt	ne
 8003e46:	f1c3 0208 	rsbne	r2, r3, #8
 8003e4a:	4491      	addne	r9, r2
 8003e4c:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8003e50:	f103 0208 	addne.w	r2, r3, #8
 8003e54:	eb09 030b 	add.w	r3, r9, fp
 8003e58:	bf08      	it	eq
 8003e5a:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8003e5e:	051b      	lsls	r3, r3, #20
 8003e60:	0d1b      	lsrs	r3, r3, #20
 8003e62:	ebc3 0b02 	rsb	fp, r3, r2
 8003e66:	4628      	mov	r0, r5
 8003e68:	4659      	mov	r1, fp
 8003e6a:	f000 fe53 	bl	8004b14 <_sbrk_r>
 8003e6e:	1c43      	adds	r3, r0, #1
 8003e70:	f000 8126 	beq.w	80040c0 <_malloc_r+0x538>
 8003e74:	ebc9 0200 	rsb	r2, r9, r0
 8003e78:	445a      	add	r2, fp
 8003e7a:	f042 0201 	orr.w	r2, r2, #1
 8003e7e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003e82:	f8c6 9008 	str.w	r9, [r6, #8]
 8003e86:	445b      	add	r3, fp
 8003e88:	42b7      	cmp	r7, r6
 8003e8a:	f8ca 3004 	str.w	r3, [sl, #4]
 8003e8e:	f8c9 2004 	str.w	r2, [r9, #4]
 8003e92:	d015      	beq.n	8003ec0 <_malloc_r+0x338>
 8003e94:	f1b8 0f0f 	cmp.w	r8, #15
 8003e98:	f240 80f6 	bls.w	8004088 <_malloc_r+0x500>
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f1a8 020c 	sub.w	r2, r8, #12
 8003ea2:	f022 0207 	bic.w	r2, r2, #7
 8003ea6:	18b9      	adds	r1, r7, r2
 8003ea8:	f000 0e01 	and.w	lr, r0, #1
 8003eac:	ea42 0e0e 	orr.w	lr, r2, lr
 8003eb0:	2005      	movs	r0, #5
 8003eb2:	2a0f      	cmp	r2, #15
 8003eb4:	f8c7 e004 	str.w	lr, [r7, #4]
 8003eb8:	6048      	str	r0, [r1, #4]
 8003eba:	6088      	str	r0, [r1, #8]
 8003ebc:	f200 8104 	bhi.w	80040c8 <_malloc_r+0x540>
 8003ec0:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 8003ec4:	68b7      	ldr	r7, [r6, #8]
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	bf84      	itt	hi
 8003eca:	4a76      	ldrhi	r2, [pc, #472]	; (80040a4 <_malloc_r+0x51c>)
 8003ecc:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8003ece:	f8da 2030 	ldr.w	r2, [sl, #48]	; 0x30
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	bf84      	itt	hi
 8003ed6:	4a73      	ldrhi	r2, [pc, #460]	; (80040a4 <_malloc_r+0x51c>)
 8003ed8:	6313      	strhi	r3, [r2, #48]	; 0x30
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f023 0303 	bic.w	r3, r3, #3
 8003ee0:	429c      	cmp	r4, r3
 8003ee2:	ebc4 0203 	rsb	r2, r4, r3
 8003ee6:	bf94      	ite	ls
 8003ee8:	2300      	movls	r3, #0
 8003eea:	2301      	movhi	r3, #1
 8003eec:	2a0f      	cmp	r2, #15
 8003eee:	bfd8      	it	le
 8003ef0:	f043 0301 	orrle.w	r3, r3, #1
 8003ef4:	b1a3      	cbz	r3, 8003f20 <_malloc_r+0x398>
 8003ef6:	4628      	mov	r0, r5
 8003ef8:	f000 f97e 	bl	80041f8 <__malloc_unlock>
 8003efc:	2700      	movs	r7, #0
 8003efe:	e672      	b.n	8003be6 <_malloc_r+0x5e>
 8003f00:	18ba      	adds	r2, r7, r2
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6850      	ldr	r0, [r2, #4]
 8003f06:	68b9      	ldr	r1, [r7, #8]
 8003f08:	f040 0001 	orr.w	r0, r0, #1
 8003f0c:	6050      	str	r0, [r2, #4]
 8003f0e:	60cb      	str	r3, [r1, #12]
 8003f10:	4628      	mov	r0, r5
 8003f12:	6099      	str	r1, [r3, #8]
 8003f14:	3708      	adds	r7, #8
 8003f16:	f000 f96f 	bl	80041f8 <__malloc_unlock>
 8003f1a:	4638      	mov	r0, r7
 8003f1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f20:	193b      	adds	r3, r7, r4
 8003f22:	f042 0201 	orr.w	r2, r2, #1
 8003f26:	f044 0401 	orr.w	r4, r4, #1
 8003f2a:	607c      	str	r4, [r7, #4]
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	605a      	str	r2, [r3, #4]
 8003f30:	3708      	adds	r7, #8
 8003f32:	60b3      	str	r3, [r6, #8]
 8003f34:	f000 f960 	bl	80041f8 <__malloc_unlock>
 8003f38:	4638      	mov	r0, r7
 8003f3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f3e:	0a5a      	lsrs	r2, r3, #9
 8003f40:	2a04      	cmp	r2, #4
 8003f42:	bf9e      	ittt	ls
 8003f44:	ea4f 1893 	movls.w	r8, r3, lsr #6
 8003f48:	f108 0838 	addls.w	r8, r8, #56	; 0x38
 8003f4c:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003f50:	d928      	bls.n	8003fa4 <_malloc_r+0x41c>
 8003f52:	2a14      	cmp	r2, #20
 8003f54:	bf9c      	itt	ls
 8003f56:	f102 085b 	addls.w	r8, r2, #91	; 0x5b
 8003f5a:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003f5e:	d921      	bls.n	8003fa4 <_malloc_r+0x41c>
 8003f60:	2a54      	cmp	r2, #84	; 0x54
 8003f62:	bf9e      	ittt	ls
 8003f64:	ea4f 3813 	movls.w	r8, r3, lsr #12
 8003f68:	f108 086e 	addls.w	r8, r8, #110	; 0x6e
 8003f6c:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003f70:	d918      	bls.n	8003fa4 <_malloc_r+0x41c>
 8003f72:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003f76:	bf9e      	ittt	ls
 8003f78:	ea4f 38d3 	movls.w	r8, r3, lsr #15
 8003f7c:	f108 0877 	addls.w	r8, r8, #119	; 0x77
 8003f80:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003f84:	d90e      	bls.n	8003fa4 <_malloc_r+0x41c>
 8003f86:	f240 5154 	movw	r1, #1364	; 0x554
 8003f8a:	428a      	cmp	r2, r1
 8003f8c:	bf9d      	ittte	ls
 8003f8e:	ea4f 4893 	movls.w	r8, r3, lsr #18
 8003f92:	f108 087c 	addls.w	r8, r8, #124	; 0x7c
 8003f96:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003f9a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
 8003f9e:	bf88      	it	hi
 8003fa0:	f04f 087e 	movhi.w	r8, #126	; 0x7e
 8003fa4:	1830      	adds	r0, r6, r0
 8003fa6:	493e      	ldr	r1, [pc, #248]	; (80040a0 <_malloc_r+0x518>)
 8003fa8:	6882      	ldr	r2, [r0, #8]
 8003faa:	4282      	cmp	r2, r0
 8003fac:	d103      	bne.n	8003fb6 <_malloc_r+0x42e>
 8003fae:	e061      	b.n	8004074 <_malloc_r+0x4ec>
 8003fb0:	6892      	ldr	r2, [r2, #8]
 8003fb2:	4290      	cmp	r0, r2
 8003fb4:	d004      	beq.n	8003fc0 <_malloc_r+0x438>
 8003fb6:	6851      	ldr	r1, [r2, #4]
 8003fb8:	f021 0103 	bic.w	r1, r1, #3
 8003fbc:	428b      	cmp	r3, r1
 8003fbe:	d3f7      	bcc.n	8003fb0 <_malloc_r+0x428>
 8003fc0:	68d1      	ldr	r1, [r2, #12]
 8003fc2:	6873      	ldr	r3, [r6, #4]
 8003fc4:	60f9      	str	r1, [r7, #12]
 8003fc6:	60ba      	str	r2, [r7, #8]
 8003fc8:	60d7      	str	r7, [r2, #12]
 8003fca:	608f      	str	r7, [r1, #8]
 8003fcc:	e668      	b.n	8003ca0 <_malloc_r+0x118>
 8003fce:	193b      	adds	r3, r7, r4
 8003fd0:	f041 0001 	orr.w	r0, r1, #1
 8003fd4:	f044 0401 	orr.w	r4, r4, #1
 8003fd8:	607c      	str	r4, [r7, #4]
 8003fda:	6153      	str	r3, [r2, #20]
 8003fdc:	6113      	str	r3, [r2, #16]
 8003fde:	6058      	str	r0, [r3, #4]
 8003fe0:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003fe4:	f8c3 c008 	str.w	ip, [r3, #8]
 8003fe8:	5059      	str	r1, [r3, r1]
 8003fea:	4628      	mov	r0, r5
 8003fec:	f000 f904 	bl	80041f8 <__malloc_unlock>
 8003ff0:	3708      	adds	r7, #8
 8003ff2:	e5f8      	b.n	8003be6 <_malloc_r+0x5e>
 8003ff4:	f108 0801 	add.w	r8, r8, #1
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	f018 0f03 	tst.w	r8, #3
 8003ffe:	f47f ae63 	bne.w	8003cc8 <_malloc_r+0x140>
 8004002:	464b      	mov	r3, r9
 8004004:	f01e 0f03 	tst.w	lr, #3
 8004008:	f1a3 0208 	sub.w	r2, r3, #8
 800400c:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8004010:	d062      	beq.n	80040d8 <_malloc_r+0x550>
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4293      	cmp	r3, r2
 8004016:	d0f5      	beq.n	8004004 <_malloc_r+0x47c>
 8004018:	6873      	ldr	r3, [r6, #4]
 800401a:	0040      	lsls	r0, r0, #1
 800401c:	4298      	cmp	r0, r3
 800401e:	f63f aec7 	bhi.w	8003db0 <_malloc_r+0x228>
 8004022:	2800      	cmp	r0, #0
 8004024:	f43f aec4 	beq.w	8003db0 <_malloc_r+0x228>
 8004028:	4218      	tst	r0, r3
 800402a:	d05a      	beq.n	80040e2 <_malloc_r+0x55a>
 800402c:	46c6      	mov	lr, r8
 800402e:	e647      	b.n	8003cc0 <_malloc_r+0x138>
 8004030:	f107 0308 	add.w	r3, r7, #8
 8004034:	697f      	ldr	r7, [r7, #20]
 8004036:	42bb      	cmp	r3, r7
 8004038:	bf08      	it	eq
 800403a:	f10e 0e02 	addeq.w	lr, lr, #2
 800403e:	f43f ae03 	beq.w	8003c48 <_malloc_r+0xc0>
 8004042:	e5c0      	b.n	8003bc6 <_malloc_r+0x3e>
 8004044:	1859      	adds	r1, r3, r1
 8004046:	461f      	mov	r7, r3
 8004048:	6848      	ldr	r0, [r1, #4]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f857 2f08 	ldr.w	r2, [r7, #8]!
 8004050:	f040 0001 	orr.w	r0, r0, #1
 8004054:	6048      	str	r0, [r1, #4]
 8004056:	60d3      	str	r3, [r2, #12]
 8004058:	609a      	str	r2, [r3, #8]
 800405a:	4628      	mov	r0, r5
 800405c:	f000 f8cc 	bl	80041f8 <__malloc_unlock>
 8004060:	e5c1      	b.n	8003be6 <_malloc_r+0x5e>
 8004062:	42b7      	cmp	r7, r6
 8004064:	f43f aed7 	beq.w	8003e16 <_malloc_r+0x28e>
 8004068:	4b0d      	ldr	r3, [pc, #52]	; (80040a0 <_malloc_r+0x518>)
 800406a:	689f      	ldr	r7, [r3, #8]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f023 0303 	bic.w	r3, r3, #3
 8004072:	e735      	b.n	8003ee0 <_malloc_r+0x358>
 8004074:	684b      	ldr	r3, [r1, #4]
 8004076:	ea4f 08a8 	mov.w	r8, r8, asr #2
 800407a:	2001      	movs	r0, #1
 800407c:	fa00 f008 	lsl.w	r0, r0, r8
 8004080:	4303      	orrs	r3, r0
 8004082:	604b      	str	r3, [r1, #4]
 8004084:	4611      	mov	r1, r2
 8004086:	e79d      	b.n	8003fc4 <_malloc_r+0x43c>
 8004088:	2301      	movs	r3, #1
 800408a:	f8c9 3004 	str.w	r3, [r9, #4]
 800408e:	464f      	mov	r7, r9
 8004090:	2300      	movs	r3, #0
 8004092:	e725      	b.n	8003ee0 <_malloc_r+0x358>
 8004094:	68b7      	ldr	r7, [r6, #8]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f023 0303 	bic.w	r3, r3, #3
 800409c:	e720      	b.n	8003ee0 <_malloc_r+0x358>
 800409e:	bf00      	nop
 80040a0:	2000054c 	.word	0x2000054c
 80040a4:	20000978 	.word	0x20000978
 80040a8:	0511      	lsls	r1, r2, #20
 80040aa:	0d09      	lsrs	r1, r1, #20
 80040ac:	2900      	cmp	r1, #0
 80040ae:	f47f aeba 	bne.w	8003e26 <_malloc_r+0x29e>
 80040b2:	68b2      	ldr	r2, [r6, #8]
 80040b4:	eb0b 0108 	add.w	r1, fp, r8
 80040b8:	f041 0101 	orr.w	r1, r1, #1
 80040bc:	6051      	str	r1, [r2, #4]
 80040be:	e6ff      	b.n	8003ec0 <_malloc_r+0x338>
 80040c0:	2201      	movs	r2, #1
 80040c2:	f04f 0b00 	mov.w	fp, #0
 80040c6:	e6da      	b.n	8003e7e <_malloc_r+0x2f6>
 80040c8:	4628      	mov	r0, r5
 80040ca:	f107 0108 	add.w	r1, r7, #8
 80040ce:	f7ff fc4f 	bl	8003970 <_free_r>
 80040d2:	4b06      	ldr	r3, [pc, #24]	; (80040ec <_malloc_r+0x564>)
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	e6f3      	b.n	8003ec0 <_malloc_r+0x338>
 80040d8:	6873      	ldr	r3, [r6, #4]
 80040da:	ea23 0300 	bic.w	r3, r3, r0
 80040de:	6073      	str	r3, [r6, #4]
 80040e0:	e79b      	b.n	800401a <_malloc_r+0x492>
 80040e2:	0040      	lsls	r0, r0, #1
 80040e4:	f108 0804 	add.w	r8, r8, #4
 80040e8:	e79e      	b.n	8004028 <_malloc_r+0x4a0>
 80040ea:	bf00      	nop
 80040ec:	20000978 	.word	0x20000978

080040f0 <memchr>:
 80040f0:	0783      	lsls	r3, r0, #30
 80040f2:	b470      	push	{r4, r5, r6}
 80040f4:	b2c9      	uxtb	r1, r1
 80040f6:	d00f      	beq.n	8004118 <memchr+0x28>
 80040f8:	2a00      	cmp	r2, #0
 80040fa:	d033      	beq.n	8004164 <memchr+0x74>
 80040fc:	7803      	ldrb	r3, [r0, #0]
 80040fe:	3a01      	subs	r2, #1
 8004100:	428b      	cmp	r3, r1
 8004102:	d106      	bne.n	8004112 <memchr+0x22>
 8004104:	e01d      	b.n	8004142 <memchr+0x52>
 8004106:	2a00      	cmp	r2, #0
 8004108:	d02c      	beq.n	8004164 <memchr+0x74>
 800410a:	7803      	ldrb	r3, [r0, #0]
 800410c:	3a01      	subs	r2, #1
 800410e:	428b      	cmp	r3, r1
 8004110:	d017      	beq.n	8004142 <memchr+0x52>
 8004112:	3001      	adds	r0, #1
 8004114:	0783      	lsls	r3, r0, #30
 8004116:	d1f6      	bne.n	8004106 <memchr+0x16>
 8004118:	2a03      	cmp	r2, #3
 800411a:	bf84      	itt	hi
 800411c:	ea41 2601 	orrhi.w	r6, r1, r1, lsl #8
 8004120:	ea46 4606 	orrhi.w	r6, r6, r6, lsl #16
 8004124:	d80f      	bhi.n	8004146 <memchr+0x56>
 8004126:	b1ea      	cbz	r2, 8004164 <memchr+0x74>
 8004128:	7803      	ldrb	r3, [r0, #0]
 800412a:	3a01      	subs	r2, #1
 800412c:	428b      	cmp	r3, r1
 800412e:	4402      	add	r2, r0
 8004130:	d104      	bne.n	800413c <memchr+0x4c>
 8004132:	e006      	b.n	8004142 <memchr+0x52>
 8004134:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8004138:	428b      	cmp	r3, r1
 800413a:	d002      	beq.n	8004142 <memchr+0x52>
 800413c:	4290      	cmp	r0, r2
 800413e:	d1f9      	bne.n	8004134 <memchr+0x44>
 8004140:	2000      	movs	r0, #0
 8004142:	bc70      	pop	{r4, r5, r6}
 8004144:	4770      	bx	lr
 8004146:	4604      	mov	r4, r0
 8004148:	3004      	adds	r0, #4
 800414a:	6823      	ldr	r3, [r4, #0]
 800414c:	4073      	eors	r3, r6
 800414e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8004152:	ea25 0303 	bic.w	r3, r5, r3
 8004156:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800415a:	d105      	bne.n	8004168 <memchr+0x78>
 800415c:	3a04      	subs	r2, #4
 800415e:	2a03      	cmp	r2, #3
 8004160:	d8f1      	bhi.n	8004146 <memchr+0x56>
 8004162:	e7e0      	b.n	8004126 <memchr+0x36>
 8004164:	4610      	mov	r0, r2
 8004166:	e7ec      	b.n	8004142 <memchr+0x52>
 8004168:	4620      	mov	r0, r4
 800416a:	e7dc      	b.n	8004126 <memchr+0x36>

0800416c <memcpy>:
 800416c:	2a0f      	cmp	r2, #15
 800416e:	b4f0      	push	{r4, r5, r6, r7}
 8004170:	bf98      	it	ls
 8004172:	4603      	movls	r3, r0
 8004174:	d931      	bls.n	80041da <memcpy+0x6e>
 8004176:	ea41 0300 	orr.w	r3, r1, r0
 800417a:	079b      	lsls	r3, r3, #30
 800417c:	d137      	bne.n	80041ee <memcpy+0x82>
 800417e:	460c      	mov	r4, r1
 8004180:	4603      	mov	r3, r0
 8004182:	4615      	mov	r5, r2
 8004184:	6826      	ldr	r6, [r4, #0]
 8004186:	601e      	str	r6, [r3, #0]
 8004188:	6866      	ldr	r6, [r4, #4]
 800418a:	605e      	str	r6, [r3, #4]
 800418c:	68a6      	ldr	r6, [r4, #8]
 800418e:	609e      	str	r6, [r3, #8]
 8004190:	68e6      	ldr	r6, [r4, #12]
 8004192:	3d10      	subs	r5, #16
 8004194:	60de      	str	r6, [r3, #12]
 8004196:	3410      	adds	r4, #16
 8004198:	3310      	adds	r3, #16
 800419a:	2d0f      	cmp	r5, #15
 800419c:	d8f2      	bhi.n	8004184 <memcpy+0x18>
 800419e:	f1a2 0410 	sub.w	r4, r2, #16
 80041a2:	f024 040f 	bic.w	r4, r4, #15
 80041a6:	f002 020f 	and.w	r2, r2, #15
 80041aa:	3410      	adds	r4, #16
 80041ac:	2a03      	cmp	r2, #3
 80041ae:	eb00 0304 	add.w	r3, r0, r4
 80041b2:	4421      	add	r1, r4
 80041b4:	d911      	bls.n	80041da <memcpy+0x6e>
 80041b6:	1f0e      	subs	r6, r1, #4
 80041b8:	461d      	mov	r5, r3
 80041ba:	4614      	mov	r4, r2
 80041bc:	f856 7f04 	ldr.w	r7, [r6, #4]!
 80041c0:	3c04      	subs	r4, #4
 80041c2:	2c03      	cmp	r4, #3
 80041c4:	f845 7b04 	str.w	r7, [r5], #4
 80041c8:	d8f8      	bhi.n	80041bc <memcpy+0x50>
 80041ca:	1f14      	subs	r4, r2, #4
 80041cc:	f024 0403 	bic.w	r4, r4, #3
 80041d0:	3404      	adds	r4, #4
 80041d2:	f002 0203 	and.w	r2, r2, #3
 80041d6:	1909      	adds	r1, r1, r4
 80041d8:	191b      	adds	r3, r3, r4
 80041da:	b132      	cbz	r2, 80041ea <memcpy+0x7e>
 80041dc:	3901      	subs	r1, #1
 80041de:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80041e2:	3a01      	subs	r2, #1
 80041e4:	f803 4b01 	strb.w	r4, [r3], #1
 80041e8:	d1f9      	bne.n	80041de <memcpy+0x72>
 80041ea:	bcf0      	pop	{r4, r5, r6, r7}
 80041ec:	4770      	bx	lr
 80041ee:	4603      	mov	r3, r0
 80041f0:	e7f4      	b.n	80041dc <memcpy+0x70>
 80041f2:	bf00      	nop

080041f4 <__malloc_lock>:
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop

080041f8 <__malloc_unlock>:
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop

080041fc <_Balloc>:
 80041fc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80041fe:	b570      	push	{r4, r5, r6, lr}
 8004200:	4605      	mov	r5, r0
 8004202:	460c      	mov	r4, r1
 8004204:	b14b      	cbz	r3, 800421a <_Balloc+0x1e>
 8004206:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800420a:	b178      	cbz	r0, 800422c <_Balloc+0x30>
 800420c:	6802      	ldr	r2, [r0, #0]
 800420e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8004212:	2300      	movs	r3, #0
 8004214:	6103      	str	r3, [r0, #16]
 8004216:	60c3      	str	r3, [r0, #12]
 8004218:	bd70      	pop	{r4, r5, r6, pc}
 800421a:	2104      	movs	r1, #4
 800421c:	2221      	movs	r2, #33	; 0x21
 800421e:	f001 fa7f 	bl	8005720 <_calloc_r>
 8004222:	4603      	mov	r3, r0
 8004224:	64e8      	str	r0, [r5, #76]	; 0x4c
 8004226:	2800      	cmp	r0, #0
 8004228:	d1ed      	bne.n	8004206 <_Balloc+0xa>
 800422a:	bd70      	pop	{r4, r5, r6, pc}
 800422c:	2101      	movs	r1, #1
 800422e:	fa11 f604 	lsls.w	r6, r1, r4
 8004232:	1d72      	adds	r2, r6, #5
 8004234:	4628      	mov	r0, r5
 8004236:	0092      	lsls	r2, r2, #2
 8004238:	f001 fa72 	bl	8005720 <_calloc_r>
 800423c:	2800      	cmp	r0, #0
 800423e:	d0f4      	beq.n	800422a <_Balloc+0x2e>
 8004240:	6044      	str	r4, [r0, #4]
 8004242:	6086      	str	r6, [r0, #8]
 8004244:	e7e5      	b.n	8004212 <_Balloc+0x16>
 8004246:	bf00      	nop

08004248 <_Bfree>:
 8004248:	b131      	cbz	r1, 8004258 <_Bfree+0x10>
 800424a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800424c:	684a      	ldr	r2, [r1, #4]
 800424e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004252:	6008      	str	r0, [r1, #0]
 8004254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop

0800425c <__multadd>:
 800425c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800425e:	460d      	mov	r5, r1
 8004260:	4606      	mov	r6, r0
 8004262:	690c      	ldr	r4, [r1, #16]
 8004264:	f101 0014 	add.w	r0, r1, #20
 8004268:	b083      	sub	sp, #12
 800426a:	2100      	movs	r1, #0
 800426c:	6807      	ldr	r7, [r0, #0]
 800426e:	fa1f fc87 	uxth.w	ip, r7
 8004272:	0c3f      	lsrs	r7, r7, #16
 8004274:	fb02 330c 	mla	r3, r2, ip, r3
 8004278:	fb02 f707 	mul.w	r7, r2, r7
 800427c:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004280:	b29b      	uxth	r3, r3
 8004282:	eb03 4307 	add.w	r3, r3, r7, lsl #16
 8004286:	3101      	adds	r1, #1
 8004288:	f840 3b04 	str.w	r3, [r0], #4
 800428c:	0c3b      	lsrs	r3, r7, #16
 800428e:	428c      	cmp	r4, r1
 8004290:	dcec      	bgt.n	800426c <__multadd+0x10>
 8004292:	b13b      	cbz	r3, 80042a4 <__multadd+0x48>
 8004294:	68aa      	ldr	r2, [r5, #8]
 8004296:	4294      	cmp	r4, r2
 8004298:	da07      	bge.n	80042aa <__multadd+0x4e>
 800429a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 800429e:	3401      	adds	r4, #1
 80042a0:	6153      	str	r3, [r2, #20]
 80042a2:	612c      	str	r4, [r5, #16]
 80042a4:	4628      	mov	r0, r5
 80042a6:	b003      	add	sp, #12
 80042a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042aa:	6869      	ldr	r1, [r5, #4]
 80042ac:	9301      	str	r3, [sp, #4]
 80042ae:	3101      	adds	r1, #1
 80042b0:	4630      	mov	r0, r6
 80042b2:	f7ff ffa3 	bl	80041fc <_Balloc>
 80042b6:	692a      	ldr	r2, [r5, #16]
 80042b8:	3202      	adds	r2, #2
 80042ba:	f105 010c 	add.w	r1, r5, #12
 80042be:	4607      	mov	r7, r0
 80042c0:	0092      	lsls	r2, r2, #2
 80042c2:	f100 000c 	add.w	r0, r0, #12
 80042c6:	f7ff ff51 	bl	800416c <memcpy>
 80042ca:	6869      	ldr	r1, [r5, #4]
 80042cc:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 80042ce:	9b01      	ldr	r3, [sp, #4]
 80042d0:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 80042d4:	6028      	str	r0, [r5, #0]
 80042d6:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 80042da:	463d      	mov	r5, r7
 80042dc:	e7dd      	b.n	800429a <__multadd+0x3e>
 80042de:	bf00      	nop

080042e0 <__s2b>:
 80042e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042e4:	461e      	mov	r6, r3
 80042e6:	f648 6339 	movw	r3, #36409	; 0x8e39
 80042ea:	f106 0408 	add.w	r4, r6, #8
 80042ee:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 80042f2:	fb83 5304 	smull	r5, r3, r3, r4
 80042f6:	17e4      	asrs	r4, r4, #31
 80042f8:	ebc4 0363 	rsb	r3, r4, r3, asr #1
 80042fc:	460f      	mov	r7, r1
 80042fe:	2100      	movs	r1, #0
 8004300:	2b01      	cmp	r3, #1
 8004302:	4604      	mov	r4, r0
 8004304:	4690      	mov	r8, r2
 8004306:	dd05      	ble.n	8004314 <__s2b+0x34>
 8004308:	2201      	movs	r2, #1
 800430a:	2100      	movs	r1, #0
 800430c:	0052      	lsls	r2, r2, #1
 800430e:	3101      	adds	r1, #1
 8004310:	4293      	cmp	r3, r2
 8004312:	dcfb      	bgt.n	800430c <__s2b+0x2c>
 8004314:	4620      	mov	r0, r4
 8004316:	f7ff ff71 	bl	80041fc <_Balloc>
 800431a:	9b08      	ldr	r3, [sp, #32]
 800431c:	6143      	str	r3, [r0, #20]
 800431e:	2301      	movs	r3, #1
 8004320:	f1b8 0f09 	cmp.w	r8, #9
 8004324:	4601      	mov	r1, r0
 8004326:	6103      	str	r3, [r0, #16]
 8004328:	dd23      	ble.n	8004372 <__s2b+0x92>
 800432a:	f107 0909 	add.w	r9, r7, #9
 800432e:	464d      	mov	r5, r9
 8004330:	4447      	add	r7, r8
 8004332:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004336:	220a      	movs	r2, #10
 8004338:	3b30      	subs	r3, #48	; 0x30
 800433a:	4620      	mov	r0, r4
 800433c:	f7ff ff8e 	bl	800425c <__multadd>
 8004340:	42bd      	cmp	r5, r7
 8004342:	4601      	mov	r1, r0
 8004344:	d1f5      	bne.n	8004332 <__s2b+0x52>
 8004346:	eb09 0708 	add.w	r7, r9, r8
 800434a:	3f08      	subs	r7, #8
 800434c:	4546      	cmp	r6, r8
 800434e:	dd0d      	ble.n	800436c <__s2b+0x8c>
 8004350:	ebc8 0707 	rsb	r7, r8, r7
 8004354:	f817 3008 	ldrb.w	r3, [r7, r8]
 8004358:	220a      	movs	r2, #10
 800435a:	3b30      	subs	r3, #48	; 0x30
 800435c:	4620      	mov	r0, r4
 800435e:	f7ff ff7d 	bl	800425c <__multadd>
 8004362:	f108 0801 	add.w	r8, r8, #1
 8004366:	45b0      	cmp	r8, r6
 8004368:	4601      	mov	r1, r0
 800436a:	d1f3      	bne.n	8004354 <__s2b+0x74>
 800436c:	4608      	mov	r0, r1
 800436e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004372:	370a      	adds	r7, #10
 8004374:	f04f 0809 	mov.w	r8, #9
 8004378:	e7e8      	b.n	800434c <__s2b+0x6c>
 800437a:	bf00      	nop

0800437c <__hi0bits>:
 800437c:	4603      	mov	r3, r0
 800437e:	2000      	movs	r0, #0
 8004380:	0c1a      	lsrs	r2, r3, #16
 8004382:	d101      	bne.n	8004388 <__hi0bits+0xc>
 8004384:	041b      	lsls	r3, r3, #16
 8004386:	2010      	movs	r0, #16
 8004388:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800438c:	d101      	bne.n	8004392 <__hi0bits+0x16>
 800438e:	3008      	adds	r0, #8
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004396:	d101      	bne.n	800439c <__hi0bits+0x20>
 8004398:	3004      	adds	r0, #4
 800439a:	011b      	lsls	r3, r3, #4
 800439c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80043a0:	d101      	bne.n	80043a6 <__hi0bits+0x2a>
 80043a2:	3002      	adds	r0, #2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	db02      	blt.n	80043b0 <__hi0bits+0x34>
 80043aa:	005b      	lsls	r3, r3, #1
 80043ac:	d401      	bmi.n	80043b2 <__hi0bits+0x36>
 80043ae:	2020      	movs	r0, #32
 80043b0:	4770      	bx	lr
 80043b2:	3001      	adds	r0, #1
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop

080043b8 <__lo0bits>:
 80043b8:	6803      	ldr	r3, [r0, #0]
 80043ba:	4602      	mov	r2, r0
 80043bc:	f013 0007 	ands.w	r0, r3, #7
 80043c0:	d007      	beq.n	80043d2 <__lo0bits+0x1a>
 80043c2:	07d9      	lsls	r1, r3, #31
 80043c4:	d41f      	bmi.n	8004406 <__lo0bits+0x4e>
 80043c6:	0798      	lsls	r0, r3, #30
 80043c8:	d41f      	bmi.n	800440a <__lo0bits+0x52>
 80043ca:	089b      	lsrs	r3, r3, #2
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	2002      	movs	r0, #2
 80043d0:	4770      	bx	lr
 80043d2:	b299      	uxth	r1, r3
 80043d4:	b909      	cbnz	r1, 80043da <__lo0bits+0x22>
 80043d6:	0c1b      	lsrs	r3, r3, #16
 80043d8:	2010      	movs	r0, #16
 80043da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80043de:	d101      	bne.n	80043e4 <__lo0bits+0x2c>
 80043e0:	3008      	adds	r0, #8
 80043e2:	0a1b      	lsrs	r3, r3, #8
 80043e4:	0719      	lsls	r1, r3, #28
 80043e6:	d101      	bne.n	80043ec <__lo0bits+0x34>
 80043e8:	3004      	adds	r0, #4
 80043ea:	091b      	lsrs	r3, r3, #4
 80043ec:	0799      	lsls	r1, r3, #30
 80043ee:	d101      	bne.n	80043f4 <__lo0bits+0x3c>
 80043f0:	3002      	adds	r0, #2
 80043f2:	089b      	lsrs	r3, r3, #2
 80043f4:	07d9      	lsls	r1, r3, #31
 80043f6:	d404      	bmi.n	8004402 <__lo0bits+0x4a>
 80043f8:	085b      	lsrs	r3, r3, #1
 80043fa:	d101      	bne.n	8004400 <__lo0bits+0x48>
 80043fc:	2020      	movs	r0, #32
 80043fe:	4770      	bx	lr
 8004400:	3001      	adds	r0, #1
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	4770      	bx	lr
 8004406:	2000      	movs	r0, #0
 8004408:	4770      	bx	lr
 800440a:	085b      	lsrs	r3, r3, #1
 800440c:	6013      	str	r3, [r2, #0]
 800440e:	2001      	movs	r0, #1
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop

08004414 <__i2b>:
 8004414:	b510      	push	{r4, lr}
 8004416:	460c      	mov	r4, r1
 8004418:	2101      	movs	r1, #1
 800441a:	f7ff feef 	bl	80041fc <_Balloc>
 800441e:	2201      	movs	r2, #1
 8004420:	6144      	str	r4, [r0, #20]
 8004422:	6102      	str	r2, [r0, #16]
 8004424:	bd10      	pop	{r4, pc}
 8004426:	bf00      	nop

08004428 <__multiply>:
 8004428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800442c:	690f      	ldr	r7, [r1, #16]
 800442e:	6916      	ldr	r6, [r2, #16]
 8004430:	42b7      	cmp	r7, r6
 8004432:	b085      	sub	sp, #20
 8004434:	460d      	mov	r5, r1
 8004436:	4692      	mov	sl, r2
 8004438:	da04      	bge.n	8004444 <__multiply+0x1c>
 800443a:	463a      	mov	r2, r7
 800443c:	4655      	mov	r5, sl
 800443e:	4637      	mov	r7, r6
 8004440:	468a      	mov	sl, r1
 8004442:	4616      	mov	r6, r2
 8004444:	68ab      	ldr	r3, [r5, #8]
 8004446:	6869      	ldr	r1, [r5, #4]
 8004448:	19bc      	adds	r4, r7, r6
 800444a:	429c      	cmp	r4, r3
 800444c:	bfc8      	it	gt
 800444e:	3101      	addgt	r1, #1
 8004450:	f7ff fed4 	bl	80041fc <_Balloc>
 8004454:	1d21      	adds	r1, r4, #4
 8004456:	eb00 0b81 	add.w	fp, r0, r1, lsl #2
 800445a:	f100 0914 	add.w	r9, r0, #20
 800445e:	f10b 0b04 	add.w	fp, fp, #4
 8004462:	45d9      	cmp	r9, fp
 8004464:	9000      	str	r0, [sp, #0]
 8004466:	9101      	str	r1, [sp, #4]
 8004468:	d205      	bcs.n	8004476 <__multiply+0x4e>
 800446a:	464b      	mov	r3, r9
 800446c:	2200      	movs	r2, #0
 800446e:	f843 2b04 	str.w	r2, [r3], #4
 8004472:	459b      	cmp	fp, r3
 8004474:	d8fb      	bhi.n	800446e <__multiply+0x46>
 8004476:	eb0a 0686 	add.w	r6, sl, r6, lsl #2
 800447a:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 800447e:	f10a 0a14 	add.w	sl, sl, #20
 8004482:	f106 0814 	add.w	r8, r6, #20
 8004486:	3514      	adds	r5, #20
 8004488:	3714      	adds	r7, #20
 800448a:	45c2      	cmp	sl, r8
 800448c:	d24f      	bcs.n	800452e <__multiply+0x106>
 800448e:	f8cd b008 	str.w	fp, [sp, #8]
 8004492:	9403      	str	r4, [sp, #12]
 8004494:	46ab      	mov	fp, r5
 8004496:	f85a 5b04 	ldr.w	r5, [sl], #4
 800449a:	b2ac      	uxth	r4, r5
 800449c:	b1e4      	cbz	r4, 80044d8 <__multiply+0xb0>
 800449e:	465a      	mov	r2, fp
 80044a0:	464b      	mov	r3, r9
 80044a2:	2100      	movs	r1, #0
 80044a4:	f852 6b04 	ldr.w	r6, [r2], #4
 80044a8:	681d      	ldr	r5, [r3, #0]
 80044aa:	b2b0      	uxth	r0, r6
 80044ac:	fa11 f185 	uxtah	r1, r1, r5
 80044b0:	0c36      	lsrs	r6, r6, #16
 80044b2:	0c2d      	lsrs	r5, r5, #16
 80044b4:	fb04 1000 	mla	r0, r4, r0, r1
 80044b8:	fb04 5106 	mla	r1, r4, r6, r5
 80044bc:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 80044c0:	b280      	uxth	r0, r0
 80044c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80044c6:	0c09      	lsrs	r1, r1, #16
 80044c8:	4297      	cmp	r7, r2
 80044ca:	461d      	mov	r5, r3
 80044cc:	f843 0b04 	str.w	r0, [r3], #4
 80044d0:	d8e8      	bhi.n	80044a4 <__multiply+0x7c>
 80044d2:	6069      	str	r1, [r5, #4]
 80044d4:	f85a 5c04 	ldr.w	r5, [sl, #-4]
 80044d8:	0c2d      	lsrs	r5, r5, #16
 80044da:	d021      	beq.n	8004520 <__multiply+0xf8>
 80044dc:	f8d9 6000 	ldr.w	r6, [r9]
 80044e0:	465b      	mov	r3, fp
 80044e2:	4630      	mov	r0, r6
 80044e4:	4649      	mov	r1, r9
 80044e6:	f04f 0c00 	mov.w	ip, #0
 80044ea:	e000      	b.n	80044ee <__multiply+0xc6>
 80044ec:	4611      	mov	r1, r2
 80044ee:	881a      	ldrh	r2, [r3, #0]
 80044f0:	eb0c 4c10 	add.w	ip, ip, r0, lsr #16
 80044f4:	fb05 cc02 	mla	ip, r5, r2, ip
 80044f8:	b2b6      	uxth	r6, r6
 80044fa:	460a      	mov	r2, r1
 80044fc:	ea46 460c 	orr.w	r6, r6, ip, lsl #16
 8004500:	f842 6b04 	str.w	r6, [r2], #4
 8004504:	f853 6b04 	ldr.w	r6, [r3], #4
 8004508:	6848      	ldr	r0, [r1, #4]
 800450a:	0c36      	lsrs	r6, r6, #16
 800450c:	b284      	uxth	r4, r0
 800450e:	fb05 4606 	mla	r6, r5, r6, r4
 8004512:	eb06 461c 	add.w	r6, r6, ip, lsr #16
 8004516:	429f      	cmp	r7, r3
 8004518:	ea4f 4c16 	mov.w	ip, r6, lsr #16
 800451c:	d8e6      	bhi.n	80044ec <__multiply+0xc4>
 800451e:	604e      	str	r6, [r1, #4]
 8004520:	45d0      	cmp	r8, sl
 8004522:	f109 0904 	add.w	r9, r9, #4
 8004526:	d8b6      	bhi.n	8004496 <__multiply+0x6e>
 8004528:	f8dd b008 	ldr.w	fp, [sp, #8]
 800452c:	9c03      	ldr	r4, [sp, #12]
 800452e:	2c00      	cmp	r4, #0
 8004530:	dd0c      	ble.n	800454c <__multiply+0x124>
 8004532:	e89d 0006 	ldmia.w	sp, {r1, r2}
 8004536:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 800453a:	b93b      	cbnz	r3, 800454c <__multiply+0x124>
 800453c:	f1ab 0b04 	sub.w	fp, fp, #4
 8004540:	e002      	b.n	8004548 <__multiply+0x120>
 8004542:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
 8004546:	b90b      	cbnz	r3, 800454c <__multiply+0x124>
 8004548:	3c01      	subs	r4, #1
 800454a:	d1fa      	bne.n	8004542 <__multiply+0x11a>
 800454c:	9a00      	ldr	r2, [sp, #0]
 800454e:	6114      	str	r4, [r2, #16]
 8004550:	4610      	mov	r0, r2
 8004552:	b005      	add	sp, #20
 8004554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004558 <__pow5mult>:
 8004558:	f012 0303 	ands.w	r3, r2, #3
 800455c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004560:	4615      	mov	r5, r2
 8004562:	4604      	mov	r4, r0
 8004564:	4688      	mov	r8, r1
 8004566:	d12d      	bne.n	80045c4 <__pow5mult+0x6c>
 8004568:	10ad      	asrs	r5, r5, #2
 800456a:	d01d      	beq.n	80045a8 <__pow5mult+0x50>
 800456c:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 800456e:	b92f      	cbnz	r7, 800457c <__pow5mult+0x24>
 8004570:	e031      	b.n	80045d6 <__pow5mult+0x7e>
 8004572:	106d      	asrs	r5, r5, #1
 8004574:	d018      	beq.n	80045a8 <__pow5mult+0x50>
 8004576:	683e      	ldr	r6, [r7, #0]
 8004578:	b1ce      	cbz	r6, 80045ae <__pow5mult+0x56>
 800457a:	4637      	mov	r7, r6
 800457c:	07e8      	lsls	r0, r5, #31
 800457e:	d5f8      	bpl.n	8004572 <__pow5mult+0x1a>
 8004580:	4641      	mov	r1, r8
 8004582:	463a      	mov	r2, r7
 8004584:	4620      	mov	r0, r4
 8004586:	f7ff ff4f 	bl	8004428 <__multiply>
 800458a:	f1b8 0f00 	cmp.w	r8, #0
 800458e:	d017      	beq.n	80045c0 <__pow5mult+0x68>
 8004590:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004594:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004596:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800459a:	106d      	asrs	r5, r5, #1
 800459c:	f8c8 1000 	str.w	r1, [r8]
 80045a0:	f843 8022 	str.w	r8, [r3, r2, lsl #2]
 80045a4:	4680      	mov	r8, r0
 80045a6:	d1e6      	bne.n	8004576 <__pow5mult+0x1e>
 80045a8:	4640      	mov	r0, r8
 80045aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045ae:	4639      	mov	r1, r7
 80045b0:	463a      	mov	r2, r7
 80045b2:	4620      	mov	r0, r4
 80045b4:	f7ff ff38 	bl	8004428 <__multiply>
 80045b8:	6038      	str	r0, [r7, #0]
 80045ba:	6006      	str	r6, [r0, #0]
 80045bc:	4607      	mov	r7, r0
 80045be:	e7dd      	b.n	800457c <__pow5mult+0x24>
 80045c0:	4680      	mov	r8, r0
 80045c2:	e7d6      	b.n	8004572 <__pow5mult+0x1a>
 80045c4:	1e5e      	subs	r6, r3, #1
 80045c6:	4a09      	ldr	r2, [pc, #36]	; (80045ec <__pow5mult+0x94>)
 80045c8:	2300      	movs	r3, #0
 80045ca:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
 80045ce:	f7ff fe45 	bl	800425c <__multadd>
 80045d2:	4680      	mov	r8, r0
 80045d4:	e7c8      	b.n	8004568 <__pow5mult+0x10>
 80045d6:	4620      	mov	r0, r4
 80045d8:	f240 2171 	movw	r1, #625	; 0x271
 80045dc:	f7ff ff1a 	bl	8004414 <__i2b>
 80045e0:	2300      	movs	r3, #0
 80045e2:	64a0      	str	r0, [r4, #72]	; 0x48
 80045e4:	4607      	mov	r7, r0
 80045e6:	6003      	str	r3, [r0, #0]
 80045e8:	e7c8      	b.n	800457c <__pow5mult+0x24>
 80045ea:	bf00      	nop
 80045ec:	08006748 	.word	0x08006748

080045f0 <__lshift>:
 80045f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f4:	4691      	mov	r9, r2
 80045f6:	690a      	ldr	r2, [r1, #16]
 80045f8:	688b      	ldr	r3, [r1, #8]
 80045fa:	ea4f 1769 	mov.w	r7, r9, asr #5
 80045fe:	eb07 0b02 	add.w	fp, r7, r2
 8004602:	f10b 0501 	add.w	r5, fp, #1
 8004606:	429d      	cmp	r5, r3
 8004608:	460c      	mov	r4, r1
 800460a:	4606      	mov	r6, r0
 800460c:	6849      	ldr	r1, [r1, #4]
 800460e:	dd03      	ble.n	8004618 <__lshift+0x28>
 8004610:	005b      	lsls	r3, r3, #1
 8004612:	3101      	adds	r1, #1
 8004614:	429d      	cmp	r5, r3
 8004616:	dcfb      	bgt.n	8004610 <__lshift+0x20>
 8004618:	4630      	mov	r0, r6
 800461a:	f7ff fdef 	bl	80041fc <_Balloc>
 800461e:	2f00      	cmp	r7, #0
 8004620:	f100 0314 	add.w	r3, r0, #20
 8004624:	dd09      	ble.n	800463a <__lshift+0x4a>
 8004626:	2200      	movs	r2, #0
 8004628:	4611      	mov	r1, r2
 800462a:	3201      	adds	r2, #1
 800462c:	42ba      	cmp	r2, r7
 800462e:	f843 1b04 	str.w	r1, [r3], #4
 8004632:	d1fa      	bne.n	800462a <__lshift+0x3a>
 8004634:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8004638:	3314      	adds	r3, #20
 800463a:	6922      	ldr	r2, [r4, #16]
 800463c:	f019 091f 	ands.w	r9, r9, #31
 8004640:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
 8004644:	f104 0114 	add.w	r1, r4, #20
 8004648:	f10c 0c14 	add.w	ip, ip, #20
 800464c:	d022      	beq.n	8004694 <__lshift+0xa4>
 800464e:	f1c9 0a20 	rsb	sl, r9, #32
 8004652:	2200      	movs	r2, #0
 8004654:	e000      	b.n	8004658 <__lshift+0x68>
 8004656:	463b      	mov	r3, r7
 8004658:	f8d1 8000 	ldr.w	r8, [r1]
 800465c:	461f      	mov	r7, r3
 800465e:	fa08 f809 	lsl.w	r8, r8, r9
 8004662:	ea48 0202 	orr.w	r2, r8, r2
 8004666:	f847 2b04 	str.w	r2, [r7], #4
 800466a:	f851 2b04 	ldr.w	r2, [r1], #4
 800466e:	458c      	cmp	ip, r1
 8004670:	fa22 f20a 	lsr.w	r2, r2, sl
 8004674:	d8ef      	bhi.n	8004656 <__lshift+0x66>
 8004676:	605a      	str	r2, [r3, #4]
 8004678:	b10a      	cbz	r2, 800467e <__lshift+0x8e>
 800467a:	f10b 0502 	add.w	r5, fp, #2
 800467e:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8004680:	6862      	ldr	r2, [r4, #4]
 8004682:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004686:	3d01      	subs	r5, #1
 8004688:	6105      	str	r5, [r0, #16]
 800468a:	6021      	str	r1, [r4, #0]
 800468c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004690:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004694:	f851 2b04 	ldr.w	r2, [r1], #4
 8004698:	458c      	cmp	ip, r1
 800469a:	f843 2b04 	str.w	r2, [r3], #4
 800469e:	d9ee      	bls.n	800467e <__lshift+0x8e>
 80046a0:	f851 2b04 	ldr.w	r2, [r1], #4
 80046a4:	458c      	cmp	ip, r1
 80046a6:	f843 2b04 	str.w	r2, [r3], #4
 80046aa:	d8f3      	bhi.n	8004694 <__lshift+0xa4>
 80046ac:	e7e7      	b.n	800467e <__lshift+0x8e>
 80046ae:	bf00      	nop

080046b0 <__mcmp>:
 80046b0:	4603      	mov	r3, r0
 80046b2:	690a      	ldr	r2, [r1, #16]
 80046b4:	6900      	ldr	r0, [r0, #16]
 80046b6:	1a80      	subs	r0, r0, r2
 80046b8:	b430      	push	{r4, r5}
 80046ba:	d111      	bne.n	80046e0 <__mcmp+0x30>
 80046bc:	3204      	adds	r2, #4
 80046be:	0094      	lsls	r4, r2, #2
 80046c0:	191a      	adds	r2, r3, r4
 80046c2:	1909      	adds	r1, r1, r4
 80046c4:	3314      	adds	r3, #20
 80046c6:	3204      	adds	r2, #4
 80046c8:	3104      	adds	r1, #4
 80046ca:	f852 5c04 	ldr.w	r5, [r2, #-4]
 80046ce:	f851 4c04 	ldr.w	r4, [r1, #-4]
 80046d2:	3a04      	subs	r2, #4
 80046d4:	42a5      	cmp	r5, r4
 80046d6:	f1a1 0104 	sub.w	r1, r1, #4
 80046da:	d103      	bne.n	80046e4 <__mcmp+0x34>
 80046dc:	4293      	cmp	r3, r2
 80046de:	d3f4      	bcc.n	80046ca <__mcmp+0x1a>
 80046e0:	bc30      	pop	{r4, r5}
 80046e2:	4770      	bx	lr
 80046e4:	bf38      	it	cc
 80046e6:	f04f 30ff 	movcc.w	r0, #4294967295	; 0xffffffff
 80046ea:	d3f9      	bcc.n	80046e0 <__mcmp+0x30>
 80046ec:	2001      	movs	r0, #1
 80046ee:	e7f7      	b.n	80046e0 <__mcmp+0x30>

080046f0 <__mdiff>:
 80046f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046f4:	460c      	mov	r4, r1
 80046f6:	4606      	mov	r6, r0
 80046f8:	4611      	mov	r1, r2
 80046fa:	4620      	mov	r0, r4
 80046fc:	4615      	mov	r5, r2
 80046fe:	f7ff ffd7 	bl	80046b0 <__mcmp>
 8004702:	1e07      	subs	r7, r0, #0
 8004704:	d058      	beq.n	80047b8 <__mdiff+0xc8>
 8004706:	db52      	blt.n	80047ae <__mdiff+0xbe>
 8004708:	2700      	movs	r7, #0
 800470a:	4630      	mov	r0, r6
 800470c:	6861      	ldr	r1, [r4, #4]
 800470e:	f7ff fd75 	bl	80041fc <_Balloc>
 8004712:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8004716:	692b      	ldr	r3, [r5, #16]
 8004718:	60c7      	str	r7, [r0, #12]
 800471a:	eb05 0883 	add.w	r8, r5, r3, lsl #2
 800471e:	eb04 078c 	add.w	r7, r4, ip, lsl #2
 8004722:	3714      	adds	r7, #20
 8004724:	f108 0814 	add.w	r8, r8, #20
 8004728:	3414      	adds	r4, #20
 800472a:	3514      	adds	r5, #20
 800472c:	f100 0914 	add.w	r9, r0, #20
 8004730:	2600      	movs	r6, #0
 8004732:	f854 3b04 	ldr.w	r3, [r4], #4
 8004736:	f855 2b04 	ldr.w	r2, [r5], #4
 800473a:	fa16 f183 	uxtah	r1, r6, r3
 800473e:	fa1f fa82 	uxth.w	sl, r2
 8004742:	0c12      	lsrs	r2, r2, #16
 8004744:	ebc2 4613 	rsb	r6, r2, r3, lsr #16
 8004748:	ebca 0101 	rsb	r1, sl, r1
 800474c:	eb06 4621 	add.w	r6, r6, r1, asr #16
 8004750:	464b      	mov	r3, r9
 8004752:	b289      	uxth	r1, r1
 8004754:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 8004758:	f843 1b04 	str.w	r1, [r3], #4
 800475c:	1436      	asrs	r6, r6, #16
 800475e:	45a8      	cmp	r8, r5
 8004760:	4622      	mov	r2, r4
 8004762:	4699      	mov	r9, r3
 8004764:	d8e5      	bhi.n	8004732 <__mdiff+0x42>
 8004766:	42a7      	cmp	r7, r4
 8004768:	4698      	mov	r8, r3
 800476a:	d914      	bls.n	8004796 <__mdiff+0xa6>
 800476c:	f852 5b04 	ldr.w	r5, [r2], #4
 8004770:	fa16 f685 	uxtah	r6, r6, r5
 8004774:	0c2d      	lsrs	r5, r5, #16
 8004776:	eb05 4526 	add.w	r5, r5, r6, asr #16
 800477a:	b2b6      	uxth	r6, r6
 800477c:	ea46 4105 	orr.w	r1, r6, r5, lsl #16
 8004780:	142e      	asrs	r6, r5, #16
 8004782:	4297      	cmp	r7, r2
 8004784:	f843 1b04 	str.w	r1, [r3], #4
 8004788:	d8f0      	bhi.n	800476c <__mdiff+0x7c>
 800478a:	43e3      	mvns	r3, r4
 800478c:	19db      	adds	r3, r3, r7
 800478e:	f023 0303 	bic.w	r3, r3, #3
 8004792:	3304      	adds	r3, #4
 8004794:	4443      	add	r3, r8
 8004796:	b931      	cbnz	r1, 80047a6 <__mdiff+0xb6>
 8004798:	3b04      	subs	r3, #4
 800479a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800479e:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80047a2:	2a00      	cmp	r2, #0
 80047a4:	d0f9      	beq.n	800479a <__mdiff+0xaa>
 80047a6:	f8c0 c010 	str.w	ip, [r0, #16]
 80047aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ae:	4623      	mov	r3, r4
 80047b0:	2701      	movs	r7, #1
 80047b2:	462c      	mov	r4, r5
 80047b4:	461d      	mov	r5, r3
 80047b6:	e7a8      	b.n	800470a <__mdiff+0x1a>
 80047b8:	4630      	mov	r0, r6
 80047ba:	4639      	mov	r1, r7
 80047bc:	f7ff fd1e 	bl	80041fc <_Balloc>
 80047c0:	2301      	movs	r3, #1
 80047c2:	6103      	str	r3, [r0, #16]
 80047c4:	6147      	str	r7, [r0, #20]
 80047c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ca:	bf00      	nop

080047cc <__ulp>:
 80047cc:	2300      	movs	r3, #0
 80047ce:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80047d2:	400b      	ands	r3, r1
 80047d4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	dd02      	ble.n	80047e2 <__ulp+0x16>
 80047dc:	4619      	mov	r1, r3
 80047de:	2000      	movs	r0, #0
 80047e0:	4770      	bx	lr
 80047e2:	425b      	negs	r3, r3
 80047e4:	151b      	asrs	r3, r3, #20
 80047e6:	2100      	movs	r1, #0
 80047e8:	2b13      	cmp	r3, #19
 80047ea:	dd0b      	ble.n	8004804 <__ulp+0x38>
 80047ec:	2b32      	cmp	r3, #50	; 0x32
 80047ee:	dd02      	ble.n	80047f6 <__ulp+0x2a>
 80047f0:	2301      	movs	r3, #1
 80047f2:	4618      	mov	r0, r3
 80047f4:	4770      	bx	lr
 80047f6:	2201      	movs	r2, #1
 80047f8:	f1c3 0333 	rsb	r3, r3, #51	; 0x33
 80047fc:	fa12 f303 	lsls.w	r3, r2, r3
 8004800:	4618      	mov	r0, r3
 8004802:	4770      	bx	lr
 8004804:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004808:	fa52 f103 	asrs.w	r1, r2, r3
 800480c:	2000      	movs	r0, #0
 800480e:	4770      	bx	lr

08004810 <__b2d>:
 8004810:	6902      	ldr	r2, [r0, #16]
 8004812:	3204      	adds	r2, #4
 8004814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004816:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 800481a:	4603      	mov	r3, r0
 800481c:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 8004820:	4628      	mov	r0, r5
 8004822:	460f      	mov	r7, r1
 8004824:	f103 0614 	add.w	r6, r3, #20
 8004828:	f7ff fda8 	bl	800437c <__hi0bits>
 800482c:	f1c0 0320 	rsb	r3, r0, #32
 8004830:	280a      	cmp	r0, #10
 8004832:	603b      	str	r3, [r7, #0]
 8004834:	4623      	mov	r3, r4
 8004836:	dc14      	bgt.n	8004862 <__b2d+0x52>
 8004838:	f1c0 010b 	rsb	r1, r0, #11
 800483c:	fa35 f701 	lsrs.w	r7, r5, r1
 8004840:	f047 577f 	orr.w	r7, r7, #1069547520	; 0x3fc00000
 8004844:	42a6      	cmp	r6, r4
 8004846:	f447 1340 	orr.w	r3, r7, #3145728	; 0x300000
 800484a:	d22e      	bcs.n	80048aa <__b2d+0x9a>
 800484c:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8004850:	fa34 f101 	lsrs.w	r1, r4, r1
 8004854:	3015      	adds	r0, #21
 8004856:	4085      	lsls	r5, r0
 8004858:	ea41 0205 	orr.w	r2, r1, r5
 800485c:	4610      	mov	r0, r2
 800485e:	4619      	mov	r1, r3
 8004860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004862:	2100      	movs	r1, #0
 8004864:	42a6      	cmp	r6, r4
 8004866:	d202      	bcs.n	800486e <__b2d+0x5e>
 8004868:	f853 1c04 	ldr.w	r1, [r3, #-4]
 800486c:	3c04      	subs	r4, #4
 800486e:	f1b0 070b 	subs.w	r7, r0, #11
 8004872:	bf02      	ittt	eq
 8004874:	f045 557f 	orreq.w	r5, r5, #1069547520	; 0x3fc00000
 8004878:	f445 1340 	orreq.w	r3, r5, #3145728	; 0x300000
 800487c:	460a      	moveq	r2, r1
 800487e:	d0ed      	beq.n	800485c <__b2d+0x4c>
 8004880:	40bd      	lsls	r5, r7
 8004882:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 8004886:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800488a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800488e:	fa21 fc00 	lsr.w	ip, r1, r0
 8004892:	42b4      	cmp	r4, r6
 8004894:	ea45 030c 	orr.w	r3, r5, ip
 8004898:	d909      	bls.n	80048ae <__b2d+0x9e>
 800489a:	f854 4c04 	ldr.w	r4, [r4, #-4]
 800489e:	fa34 f000 	lsrs.w	r0, r4, r0
 80048a2:	40b9      	lsls	r1, r7
 80048a4:	ea40 0201 	orr.w	r2, r0, r1
 80048a8:	e7d8      	b.n	800485c <__b2d+0x4c>
 80048aa:	2100      	movs	r1, #0
 80048ac:	e7d2      	b.n	8004854 <__b2d+0x44>
 80048ae:	2000      	movs	r0, #0
 80048b0:	e7f7      	b.n	80048a2 <__b2d+0x92>
 80048b2:	bf00      	nop

080048b4 <__d2b>:
 80048b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80048b8:	b083      	sub	sp, #12
 80048ba:	2101      	movs	r1, #1
 80048bc:	461d      	mov	r5, r3
 80048be:	4614      	mov	r4, r2
 80048c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80048c2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80048c4:	f7ff fc9a 	bl	80041fc <_Balloc>
 80048c8:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 80048cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80048d0:	f3c5 590a 	ubfx	r9, r5, #20, #11
 80048d4:	4680      	mov	r8, r0
 80048d6:	9301      	str	r3, [sp, #4]
 80048d8:	f1b9 0f00 	cmp.w	r9, #0
 80048dc:	d002      	beq.n	80048e4 <__d2b+0x30>
 80048de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048e2:	9301      	str	r3, [sp, #4]
 80048e4:	2c00      	cmp	r4, #0
 80048e6:	d025      	beq.n	8004934 <__d2b+0x80>
 80048e8:	a802      	add	r0, sp, #8
 80048ea:	f840 4d08 	str.w	r4, [r0, #-8]!
 80048ee:	4668      	mov	r0, sp
 80048f0:	f7ff fd62 	bl	80043b8 <__lo0bits>
 80048f4:	9b01      	ldr	r3, [sp, #4]
 80048f6:	2800      	cmp	r0, #0
 80048f8:	d132      	bne.n	8004960 <__d2b+0xac>
 80048fa:	9a00      	ldr	r2, [sp, #0]
 80048fc:	f8c8 2014 	str.w	r2, [r8, #20]
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf0c      	ite	eq
 8004904:	2401      	moveq	r4, #1
 8004906:	2402      	movne	r4, #2
 8004908:	f8c8 3018 	str.w	r3, [r8, #24]
 800490c:	f8c8 4010 	str.w	r4, [r8, #16]
 8004910:	f1b9 0f00 	cmp.w	r9, #0
 8004914:	d11b      	bne.n	800494e <__d2b+0x9a>
 8004916:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 800491a:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800491e:	6910      	ldr	r0, [r2, #16]
 8004920:	603b      	str	r3, [r7, #0]
 8004922:	f7ff fd2b 	bl	800437c <__hi0bits>
 8004926:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800492a:	6030      	str	r0, [r6, #0]
 800492c:	4640      	mov	r0, r8
 800492e:	b003      	add	sp, #12
 8004930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004934:	a801      	add	r0, sp, #4
 8004936:	f7ff fd3f 	bl	80043b8 <__lo0bits>
 800493a:	9b01      	ldr	r3, [sp, #4]
 800493c:	2401      	movs	r4, #1
 800493e:	f8c8 3014 	str.w	r3, [r8, #20]
 8004942:	f8c8 4010 	str.w	r4, [r8, #16]
 8004946:	3020      	adds	r0, #32
 8004948:	f1b9 0f00 	cmp.w	r9, #0
 800494c:	d0e3      	beq.n	8004916 <__d2b+0x62>
 800494e:	f2a9 4933 	subw	r9, r9, #1075	; 0x433
 8004952:	eb09 0300 	add.w	r3, r9, r0
 8004956:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800495a:	603b      	str	r3, [r7, #0]
 800495c:	6030      	str	r0, [r6, #0]
 800495e:	e7e5      	b.n	800492c <__d2b+0x78>
 8004960:	f1c0 0220 	rsb	r2, r0, #32
 8004964:	9900      	ldr	r1, [sp, #0]
 8004966:	fa13 f202 	lsls.w	r2, r3, r2
 800496a:	430a      	orrs	r2, r1
 800496c:	40c3      	lsrs	r3, r0
 800496e:	f8c8 2014 	str.w	r2, [r8, #20]
 8004972:	9301      	str	r3, [sp, #4]
 8004974:	e7c4      	b.n	8004900 <__d2b+0x4c>
 8004976:	bf00      	nop

08004978 <__ratio>:
 8004978:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800497c:	b083      	sub	sp, #12
 800497e:	460d      	mov	r5, r1
 8004980:	4669      	mov	r1, sp
 8004982:	4604      	mov	r4, r0
 8004984:	f7ff ff44 	bl	8004810 <__b2d>
 8004988:	4689      	mov	r9, r1
 800498a:	4680      	mov	r8, r0
 800498c:	a901      	add	r1, sp, #4
 800498e:	4628      	mov	r0, r5
 8004990:	f7ff ff3e 	bl	8004810 <__b2d>
 8004994:	460f      	mov	r7, r1
 8004996:	e89d 000a 	ldmia.w	sp, {r1, r3}
 800499a:	692a      	ldr	r2, [r5, #16]
 800499c:	6924      	ldr	r4, [r4, #16]
 800499e:	1acb      	subs	r3, r1, r3
 80049a0:	1aa4      	subs	r4, r4, r2
 80049a2:	eb03 1444 	add.w	r4, r3, r4, lsl #5
 80049a6:	2c00      	cmp	r4, #0
 80049a8:	4606      	mov	r6, r0
 80049aa:	464b      	mov	r3, r9
 80049ac:	4639      	mov	r1, r7
 80049ae:	bfcb      	itete	gt
 80049b0:	eb09 5304 	addgt.w	r3, r9, r4, lsl #20
 80049b4:	eba7 5104 	suble.w	r1, r7, r4, lsl #20
 80049b8:	4699      	movgt	r9, r3
 80049ba:	460f      	movle	r7, r1
 80049bc:	bfcc      	ite	gt
 80049be:	46c0      	nopgt			; (mov r8, r8)
 80049c0:	4636      	movle	r6, r6
 80049c2:	4640      	mov	r0, r8
 80049c4:	4649      	mov	r1, r9
 80049c6:	4632      	mov	r2, r6
 80049c8:	463b      	mov	r3, r7
 80049ca:	f001 fc53 	bl	8006274 <__aeabi_ddiv>
 80049ce:	b003      	add	sp, #12
 80049d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080049d4 <_mprec_log10>:
 80049d4:	b510      	push	{r4, lr}
 80049d6:	4604      	mov	r4, r0
 80049d8:	2100      	movs	r1, #0
 80049da:	2000      	movs	r0, #0
 80049dc:	2c17      	cmp	r4, #23
 80049de:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80049e2:	dd08      	ble.n	80049f6 <_mprec_log10+0x22>
 80049e4:	2300      	movs	r3, #0
 80049e6:	2200      	movs	r2, #0
 80049e8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80049ec:	f001 fb18 	bl	8006020 <__aeabi_dmul>
 80049f0:	3c01      	subs	r4, #1
 80049f2:	d1f7      	bne.n	80049e4 <_mprec_log10+0x10>
 80049f4:	bd10      	pop	{r4, pc}
 80049f6:	4b03      	ldr	r3, [pc, #12]	; (8004a04 <_mprec_log10+0x30>)
 80049f8:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80049fc:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8004a00:	bd10      	pop	{r4, pc}
 8004a02:	bf00      	nop
 8004a04:	08006748 	.word	0x08006748

08004a08 <__copybits>:
 8004a08:	6913      	ldr	r3, [r2, #16]
 8004a0a:	3901      	subs	r1, #1
 8004a0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004a10:	1149      	asrs	r1, r1, #5
 8004a12:	b470      	push	{r4, r5, r6}
 8004a14:	3314      	adds	r3, #20
 8004a16:	f102 0414 	add.w	r4, r2, #20
 8004a1a:	3101      	adds	r1, #1
 8004a1c:	429c      	cmp	r4, r3
 8004a1e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004a22:	d20c      	bcs.n	8004a3e <__copybits+0x36>
 8004a24:	4605      	mov	r5, r0
 8004a26:	f854 6b04 	ldr.w	r6, [r4], #4
 8004a2a:	42a3      	cmp	r3, r4
 8004a2c:	f845 6b04 	str.w	r6, [r5], #4
 8004a30:	d8f9      	bhi.n	8004a26 <__copybits+0x1e>
 8004a32:	1a9b      	subs	r3, r3, r2
 8004a34:	3b15      	subs	r3, #21
 8004a36:	f023 0303 	bic.w	r3, r3, #3
 8004a3a:	3304      	adds	r3, #4
 8004a3c:	18c0      	adds	r0, r0, r3
 8004a3e:	4281      	cmp	r1, r0
 8004a40:	d904      	bls.n	8004a4c <__copybits+0x44>
 8004a42:	2300      	movs	r3, #0
 8004a44:	f840 3b04 	str.w	r3, [r0], #4
 8004a48:	4281      	cmp	r1, r0
 8004a4a:	d8fb      	bhi.n	8004a44 <__copybits+0x3c>
 8004a4c:	bc70      	pop	{r4, r5, r6}
 8004a4e:	4770      	bx	lr

08004a50 <__any_on>:
 8004a50:	6902      	ldr	r2, [r0, #16]
 8004a52:	114b      	asrs	r3, r1, #5
 8004a54:	429a      	cmp	r2, r3
 8004a56:	b410      	push	{r4}
 8004a58:	db01      	blt.n	8004a5e <__any_on+0xe>
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	dc13      	bgt.n	8004a86 <__any_on+0x36>
 8004a5e:	3204      	adds	r2, #4
 8004a60:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8004a64:	f100 0114 	add.w	r1, r0, #20
 8004a68:	1d1c      	adds	r4, r3, #4
 8004a6a:	42a1      	cmp	r1, r4
 8004a6c:	d218      	bcs.n	8004aa0 <__any_on+0x50>
 8004a6e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8004a72:	b92a      	cbnz	r2, 8004a80 <__any_on+0x30>
 8004a74:	4299      	cmp	r1, r3
 8004a76:	d213      	bcs.n	8004aa0 <__any_on+0x50>
 8004a78:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004a7c:	2a00      	cmp	r2, #0
 8004a7e:	d0f9      	beq.n	8004a74 <__any_on+0x24>
 8004a80:	2001      	movs	r0, #1
 8004a82:	bc10      	pop	{r4}
 8004a84:	4770      	bx	lr
 8004a86:	f011 011f 	ands.w	r1, r1, #31
 8004a8a:	d0e8      	beq.n	8004a5e <__any_on+0xe>
 8004a8c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	fa33 f401 	lsrs.w	r4, r3, r1
 8004a96:	fa14 f101 	lsls.w	r1, r4, r1
 8004a9a:	4299      	cmp	r1, r3
 8004a9c:	d1f0      	bne.n	8004a80 <__any_on+0x30>
 8004a9e:	e7de      	b.n	8004a5e <__any_on+0xe>
 8004aa0:	2000      	movs	r0, #0
 8004aa2:	e7ee      	b.n	8004a82 <__any_on+0x32>

08004aa4 <__fpclassifyd>:
 8004aa4:	ea50 0201 	orrs.w	r2, r0, r1
 8004aa8:	b410      	push	{r4}
 8004aaa:	460b      	mov	r3, r1
 8004aac:	d102      	bne.n	8004ab4 <__fpclassifyd+0x10>
 8004aae:	2002      	movs	r0, #2
 8004ab0:	bc10      	pop	{r4}
 8004ab2:	4770      	bx	lr
 8004ab4:	f1d0 0101 	rsbs	r1, r0, #1
 8004ab8:	bf38      	it	cc
 8004aba:	2100      	movcc	r1, #0
 8004abc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ac0:	bf08      	it	eq
 8004ac2:	2800      	cmpeq	r0, #0
 8004ac4:	d0f3      	beq.n	8004aae <__fpclassifyd+0xa>
 8004ac6:	f103 44ff 	add.w	r4, r3, #2139095040	; 0x7f800000
 8004aca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004ace:	f504 04e0 	add.w	r4, r4, #7340032	; 0x700000
 8004ad2:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8004ad6:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 8004ada:	4290      	cmp	r0, r2
 8004adc:	bf88      	it	hi
 8004ade:	4294      	cmphi	r4, r2
 8004ae0:	d801      	bhi.n	8004ae6 <__fpclassifyd+0x42>
 8004ae2:	2004      	movs	r0, #4
 8004ae4:	e7e4      	b.n	8004ab0 <__fpclassifyd+0xc>
 8004ae6:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 8004aea:	2003      	movs	r0, #3
 8004aec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004af0:	bf28      	it	cs
 8004af2:	f5b2 1f80 	cmpcs.w	r2, #1048576	; 0x100000
 8004af6:	d3db      	bcc.n	8004ab0 <__fpclassifyd+0xc>
 8004af8:	2200      	movs	r2, #0
 8004afa:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8004afe:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8004b02:	bf18      	it	ne
 8004b04:	4293      	cmpne	r3, r2
 8004b06:	bf14      	ite	ne
 8004b08:	2300      	movne	r3, #0
 8004b0a:	2301      	moveq	r3, #1
 8004b0c:	ea01 0003 	and.w	r0, r1, r3
 8004b10:	e7ce      	b.n	8004ab0 <__fpclassifyd+0xc>
 8004b12:	bf00      	nop

08004b14 <_sbrk_r>:
 8004b14:	b538      	push	{r3, r4, r5, lr}
 8004b16:	4c07      	ldr	r4, [pc, #28]	; (8004b34 <_sbrk_r+0x20>)
 8004b18:	2300      	movs	r3, #0
 8004b1a:	4605      	mov	r5, r0
 8004b1c:	4608      	mov	r0, r1
 8004b1e:	6023      	str	r3, [r4, #0]
 8004b20:	f7fc fc0a 	bl	8001338 <_sbrk>
 8004b24:	1c43      	adds	r3, r0, #1
 8004b26:	d000      	beq.n	8004b2a <_sbrk_r+0x16>
 8004b28:	bd38      	pop	{r3, r4, r5, pc}
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d0fb      	beq.n	8004b28 <_sbrk_r+0x14>
 8004b30:	602b      	str	r3, [r5, #0]
 8004b32:	bd38      	pop	{r3, r4, r5, pc}
 8004b34:	200011dc 	.word	0x200011dc

08004b38 <strcmp>:
 8004b38:	ea80 0201 	eor.w	r2, r0, r1
 8004b3c:	f012 0f03 	tst.w	r2, #3
 8004b40:	d13a      	bne.n	8004bb8 <strcmp_unaligned>
 8004b42:	f010 0203 	ands.w	r2, r0, #3
 8004b46:	f020 0003 	bic.w	r0, r0, #3
 8004b4a:	f021 0103 	bic.w	r1, r1, #3
 8004b4e:	f850 cb04 	ldr.w	ip, [r0], #4
 8004b52:	bf08      	it	eq
 8004b54:	f851 3b04 	ldreq.w	r3, [r1], #4
 8004b58:	d00d      	beq.n	8004b76 <strcmp+0x3e>
 8004b5a:	f082 0203 	eor.w	r2, r2, #3
 8004b5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004b62:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8004b66:	fa23 f202 	lsr.w	r2, r3, r2
 8004b6a:	f851 3b04 	ldr.w	r3, [r1], #4
 8004b6e:	ea4c 0c02 	orr.w	ip, ip, r2
 8004b72:	ea43 0302 	orr.w	r3, r3, r2
 8004b76:	bf00      	nop
 8004b78:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8004b7c:	459c      	cmp	ip, r3
 8004b7e:	bf01      	itttt	eq
 8004b80:	ea22 020c 	biceq.w	r2, r2, ip
 8004b84:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8004b88:	f850 cb04 	ldreq.w	ip, [r0], #4
 8004b8c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8004b90:	d0f2      	beq.n	8004b78 <strcmp+0x40>
 8004b92:	ea4f 600c 	mov.w	r0, ip, lsl #24
 8004b96:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8004b9a:	2801      	cmp	r0, #1
 8004b9c:	bf28      	it	cs
 8004b9e:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 8004ba2:	bf08      	it	eq
 8004ba4:	0a1b      	lsreq	r3, r3, #8
 8004ba6:	d0f4      	beq.n	8004b92 <strcmp+0x5a>
 8004ba8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8004bac:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8004bb0:	eba0 0003 	sub.w	r0, r0, r3
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop

08004bb8 <strcmp_unaligned>:
 8004bb8:	f010 0f03 	tst.w	r0, #3
 8004bbc:	d00a      	beq.n	8004bd4 <strcmp_unaligned+0x1c>
 8004bbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bc6:	2a01      	cmp	r2, #1
 8004bc8:	bf28      	it	cs
 8004bca:	429a      	cmpcs	r2, r3
 8004bcc:	d0f4      	beq.n	8004bb8 <strcmp_unaligned>
 8004bce:	eba2 0003 	sub.w	r0, r2, r3
 8004bd2:	4770      	bx	lr
 8004bd4:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8004bd8:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8004bdc:	f04f 0201 	mov.w	r2, #1
 8004be0:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8004be4:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8004be8:	f001 0c03 	and.w	ip, r1, #3
 8004bec:	f021 0103 	bic.w	r1, r1, #3
 8004bf0:	f850 4b04 	ldr.w	r4, [r0], #4
 8004bf4:	f851 5b04 	ldr.w	r5, [r1], #4
 8004bf8:	f1bc 0f02 	cmp.w	ip, #2
 8004bfc:	d026      	beq.n	8004c4c <strcmp_unaligned+0x94>
 8004bfe:	d84b      	bhi.n	8004c98 <strcmp_unaligned+0xe0>
 8004c00:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8004c04:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8004c08:	eba4 0302 	sub.w	r3, r4, r2
 8004c0c:	ea23 0304 	bic.w	r3, r3, r4
 8004c10:	d10d      	bne.n	8004c2e <strcmp_unaligned+0x76>
 8004c12:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8004c16:	bf08      	it	eq
 8004c18:	f851 5b04 	ldreq.w	r5, [r1], #4
 8004c1c:	d10a      	bne.n	8004c34 <strcmp_unaligned+0x7c>
 8004c1e:	ea8c 0c04 	eor.w	ip, ip, r4
 8004c22:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 8004c26:	d10c      	bne.n	8004c42 <strcmp_unaligned+0x8a>
 8004c28:	f850 4b04 	ldr.w	r4, [r0], #4
 8004c2c:	e7e8      	b.n	8004c00 <strcmp_unaligned+0x48>
 8004c2e:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8004c32:	e05c      	b.n	8004cee <strcmp_unaligned+0x136>
 8004c34:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8004c38:	d152      	bne.n	8004ce0 <strcmp_unaligned+0x128>
 8004c3a:	780d      	ldrb	r5, [r1, #0]
 8004c3c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8004c40:	e055      	b.n	8004cee <strcmp_unaligned+0x136>
 8004c42:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8004c46:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 8004c4a:	e050      	b.n	8004cee <strcmp_unaligned+0x136>
 8004c4c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8004c50:	eba4 0302 	sub.w	r3, r4, r2
 8004c54:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004c58:	ea23 0304 	bic.w	r3, r3, r4
 8004c5c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8004c60:	d117      	bne.n	8004c92 <strcmp_unaligned+0xda>
 8004c62:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8004c66:	bf08      	it	eq
 8004c68:	f851 5b04 	ldreq.w	r5, [r1], #4
 8004c6c:	d107      	bne.n	8004c7e <strcmp_unaligned+0xc6>
 8004c6e:	ea8c 0c04 	eor.w	ip, ip, r4
 8004c72:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8004c76:	d108      	bne.n	8004c8a <strcmp_unaligned+0xd2>
 8004c78:	f850 4b04 	ldr.w	r4, [r0], #4
 8004c7c:	e7e6      	b.n	8004c4c <strcmp_unaligned+0x94>
 8004c7e:	041b      	lsls	r3, r3, #16
 8004c80:	d12e      	bne.n	8004ce0 <strcmp_unaligned+0x128>
 8004c82:	880d      	ldrh	r5, [r1, #0]
 8004c84:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004c88:	e031      	b.n	8004cee <strcmp_unaligned+0x136>
 8004c8a:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8004c8e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004c92:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8004c96:	e02a      	b.n	8004cee <strcmp_unaligned+0x136>
 8004c98:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8004c9c:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8004ca0:	eba4 0302 	sub.w	r3, r4, r2
 8004ca4:	ea23 0304 	bic.w	r3, r3, r4
 8004ca8:	d10d      	bne.n	8004cc6 <strcmp_unaligned+0x10e>
 8004caa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8004cae:	bf08      	it	eq
 8004cb0:	f851 5b04 	ldreq.w	r5, [r1], #4
 8004cb4:	d10a      	bne.n	8004ccc <strcmp_unaligned+0x114>
 8004cb6:	ea8c 0c04 	eor.w	ip, ip, r4
 8004cba:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8004cbe:	d10a      	bne.n	8004cd6 <strcmp_unaligned+0x11e>
 8004cc0:	f850 4b04 	ldr.w	r4, [r0], #4
 8004cc4:	e7e8      	b.n	8004c98 <strcmp_unaligned+0xe0>
 8004cc6:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8004cca:	e010      	b.n	8004cee <strcmp_unaligned+0x136>
 8004ccc:	f014 0fff 	tst.w	r4, #255	; 0xff
 8004cd0:	d006      	beq.n	8004ce0 <strcmp_unaligned+0x128>
 8004cd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8004cd6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8004cda:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8004cde:	e006      	b.n	8004cee <strcmp_unaligned+0x136>
 8004ce0:	f04f 0000 	mov.w	r0, #0
 8004ce4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ce8:	f85d 5b04 	ldr.w	r5, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8004cf2:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8004cf6:	2801      	cmp	r0, #1
 8004cf8:	bf28      	it	cs
 8004cfa:	4290      	cmpcs	r0, r2
 8004cfc:	bf04      	itt	eq
 8004cfe:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8004d02:	0a2d      	lsreq	r5, r5, #8
 8004d04:	d0f3      	beq.n	8004cee <strcmp_unaligned+0x136>
 8004d06:	eba2 0000 	sub.w	r0, r2, r0
 8004d0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d0e:	f85d 5b04 	ldr.w	r5, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <strlen>:
 8004d14:	f020 0103 	bic.w	r1, r0, #3
 8004d18:	f010 0003 	ands.w	r0, r0, #3
 8004d1c:	f1c0 0000 	rsb	r0, r0, #0
 8004d20:	f851 3b04 	ldr.w	r3, [r1], #4
 8004d24:	f100 0c04 	add.w	ip, r0, #4
 8004d28:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8004d2c:	f06f 0200 	mvn.w	r2, #0
 8004d30:	bf1c      	itt	ne
 8004d32:	fa22 f20c 	lsrne.w	r2, r2, ip
 8004d36:	4313      	orrne	r3, r2
 8004d38:	f04f 0c01 	mov.w	ip, #1
 8004d3c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8004d40:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8004d44:	eba3 020c 	sub.w	r2, r3, ip
 8004d48:	ea22 0203 	bic.w	r2, r2, r3
 8004d4c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8004d50:	bf04      	itt	eq
 8004d52:	f851 3b04 	ldreq.w	r3, [r1], #4
 8004d56:	3004      	addeq	r0, #4
 8004d58:	d0f4      	beq.n	8004d44 <strlen+0x30>
 8004d5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004d5e:	bf1f      	itttt	ne
 8004d60:	3001      	addne	r0, #1
 8004d62:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8004d66:	3001      	addne	r0, #1
 8004d68:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8004d6c:	bf18      	it	ne
 8004d6e:	3001      	addne	r0, #1
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop

08004d74 <__ssprint_r>:
 8004d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	4691      	mov	r9, r2
 8004d7c:	9001      	str	r0, [sp, #4]
 8004d7e:	6890      	ldr	r0, [r2, #8]
 8004d80:	6817      	ldr	r7, [r2, #0]
 8004d82:	460d      	mov	r5, r1
 8004d84:	2800      	cmp	r0, #0
 8004d86:	d072      	beq.n	8004e6e <__ssprint_r+0xfa>
 8004d88:	f04f 0a00 	mov.w	sl, #0
 8004d8c:	6808      	ldr	r0, [r1, #0]
 8004d8e:	688b      	ldr	r3, [r1, #8]
 8004d90:	4654      	mov	r4, sl
 8004d92:	2c00      	cmp	r4, #0
 8004d94:	d048      	beq.n	8004e28 <__ssprint_r+0xb4>
 8004d96:	429c      	cmp	r4, r3
 8004d98:	461e      	mov	r6, r3
 8004d9a:	4698      	mov	r8, r3
 8004d9c:	bf3c      	itt	cc
 8004d9e:	4626      	movcc	r6, r4
 8004da0:	46a0      	movcc	r8, r4
 8004da2:	d331      	bcc.n	8004e08 <__ssprint_r+0x94>
 8004da4:	89ab      	ldrh	r3, [r5, #12]
 8004da6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8004daa:	d02d      	beq.n	8004e08 <__ssprint_r+0x94>
 8004dac:	696e      	ldr	r6, [r5, #20]
 8004dae:	6929      	ldr	r1, [r5, #16]
 8004db0:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8004db4:	ebc1 0800 	rsb	r8, r1, r0
 8004db8:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 8004dbc:	1c60      	adds	r0, r4, #1
 8004dbe:	1076      	asrs	r6, r6, #1
 8004dc0:	4440      	add	r0, r8
 8004dc2:	4286      	cmp	r6, r0
 8004dc4:	4632      	mov	r2, r6
 8004dc6:	bf3c      	itt	cc
 8004dc8:	4606      	movcc	r6, r0
 8004dca:	4632      	movcc	r2, r6
 8004dcc:	055b      	lsls	r3, r3, #21
 8004dce:	9801      	ldr	r0, [sp, #4]
 8004dd0:	d52f      	bpl.n	8004e32 <__ssprint_r+0xbe>
 8004dd2:	4611      	mov	r1, r2
 8004dd4:	f7fe fed8 	bl	8003b88 <_malloc_r>
 8004dd8:	4683      	mov	fp, r0
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	d032      	beq.n	8004e44 <__ssprint_r+0xd0>
 8004dde:	6929      	ldr	r1, [r5, #16]
 8004de0:	4642      	mov	r2, r8
 8004de2:	f7ff f9c3 	bl	800416c <memcpy>
 8004de6:	89ab      	ldrh	r3, [r5, #12]
 8004de8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004df0:	81ab      	strh	r3, [r5, #12]
 8004df2:	ebc8 0306 	rsb	r3, r8, r6
 8004df6:	eb0b 0008 	add.w	r0, fp, r8
 8004dfa:	616e      	str	r6, [r5, #20]
 8004dfc:	f8c5 b010 	str.w	fp, [r5, #16]
 8004e00:	6028      	str	r0, [r5, #0]
 8004e02:	4626      	mov	r6, r4
 8004e04:	60ab      	str	r3, [r5, #8]
 8004e06:	46a0      	mov	r8, r4
 8004e08:	4642      	mov	r2, r8
 8004e0a:	4651      	mov	r1, sl
 8004e0c:	f000 fcb8 	bl	8005780 <memmove>
 8004e10:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8004e14:	68ab      	ldr	r3, [r5, #8]
 8004e16:	6828      	ldr	r0, [r5, #0]
 8004e18:	1b9b      	subs	r3, r3, r6
 8004e1a:	4440      	add	r0, r8
 8004e1c:	1b14      	subs	r4, r2, r4
 8004e1e:	60ab      	str	r3, [r5, #8]
 8004e20:	6028      	str	r0, [r5, #0]
 8004e22:	f8c9 4008 	str.w	r4, [r9, #8]
 8004e26:	b1e4      	cbz	r4, 8004e62 <__ssprint_r+0xee>
 8004e28:	f8d7 a000 	ldr.w	sl, [r7]
 8004e2c:	687c      	ldr	r4, [r7, #4]
 8004e2e:	3708      	adds	r7, #8
 8004e30:	e7af      	b.n	8004d92 <__ssprint_r+0x1e>
 8004e32:	f000 fd47 	bl	80058c4 <_realloc_r>
 8004e36:	4683      	mov	fp, r0
 8004e38:	2800      	cmp	r0, #0
 8004e3a:	d1da      	bne.n	8004df2 <__ssprint_r+0x7e>
 8004e3c:	9801      	ldr	r0, [sp, #4]
 8004e3e:	6929      	ldr	r1, [r5, #16]
 8004e40:	f7fe fd96 	bl	8003970 <_free_r>
 8004e44:	9a01      	ldr	r2, [sp, #4]
 8004e46:	230c      	movs	r3, #12
 8004e48:	6013      	str	r3, [r2, #0]
 8004e4a:	89aa      	ldrh	r2, [r5, #12]
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e52:	81aa      	strh	r2, [r5, #12]
 8004e54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e58:	f8c9 3008 	str.w	r3, [r9, #8]
 8004e5c:	f8c9 3004 	str.w	r3, [r9, #4]
 8004e60:	e002      	b.n	8004e68 <__ssprint_r+0xf4>
 8004e62:	f8c9 4004 	str.w	r4, [r9, #4]
 8004e66:	4620      	mov	r0, r4
 8004e68:	b003      	add	sp, #12
 8004e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e6e:	6050      	str	r0, [r2, #4]
 8004e70:	e7fa      	b.n	8004e68 <__ssprint_r+0xf4>
 8004e72:	bf00      	nop

08004e74 <_svfiprintf_r>:
 8004e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e78:	468a      	mov	sl, r1
 8004e7a:	8989      	ldrh	r1, [r1, #12]
 8004e7c:	b0ad      	sub	sp, #180	; 0xb4
 8004e7e:	0609      	lsls	r1, r1, #24
 8004e80:	9007      	str	r0, [sp, #28]
 8004e82:	9305      	str	r3, [sp, #20]
 8004e84:	d504      	bpl.n	8004e90 <_svfiprintf_r+0x1c>
 8004e86:	f8da 3010 	ldr.w	r3, [sl, #16]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	f000 8422 	beq.w	80056d4 <_svfiprintf_r+0x860>
 8004e90:	2300      	movs	r3, #0
 8004e92:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 8004e96:	f10d 08a0 	add.w	r8, sp, #160	; 0xa0
 8004e9a:	a90e      	add	r1, sp, #56	; 0x38
 8004e9c:	930c      	str	r3, [sp, #48]	; 0x30
 8004e9e:	932a      	str	r3, [sp, #168]	; 0xa8
 8004ea0:	9329      	str	r3, [sp, #164]	; 0xa4
 8004ea2:	9304      	str	r3, [sp, #16]
 8004ea4:	ebc0 0308 	rsb	r3, r0, r8
 8004ea8:	9001      	str	r0, [sp, #4]
 8004eaa:	9128      	str	r1, [sp, #160]	; 0xa0
 8004eac:	4617      	mov	r7, r2
 8004eae:	460c      	mov	r4, r1
 8004eb0:	930d      	str	r3, [sp, #52]	; 0x34
 8004eb2:	783b      	ldrb	r3, [r7, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	bf18      	it	ne
 8004eb8:	2b25      	cmpne	r3, #37	; 0x25
 8004eba:	463d      	mov	r5, r7
 8004ebc:	d016      	beq.n	8004eec <_svfiprintf_r+0x78>
 8004ebe:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8004ec2:	2b25      	cmp	r3, #37	; 0x25
 8004ec4:	bf18      	it	ne
 8004ec6:	2b00      	cmpne	r3, #0
 8004ec8:	d1f9      	bne.n	8004ebe <_svfiprintf_r+0x4a>
 8004eca:	1bee      	subs	r6, r5, r7
 8004ecc:	d00e      	beq.n	8004eec <_svfiprintf_r+0x78>
 8004ece:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004ed0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8004ed2:	6027      	str	r7, [r4, #0]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	1992      	adds	r2, r2, r6
 8004ed8:	2b07      	cmp	r3, #7
 8004eda:	6066      	str	r6, [r4, #4]
 8004edc:	922a      	str	r2, [sp, #168]	; 0xa8
 8004ede:	9329      	str	r3, [sp, #164]	; 0xa4
 8004ee0:	f300 832a 	bgt.w	8005538 <_svfiprintf_r+0x6c4>
 8004ee4:	3408      	adds	r4, #8
 8004ee6:	9b04      	ldr	r3, [sp, #16]
 8004ee8:	199b      	adds	r3, r3, r6
 8004eea:	9304      	str	r3, [sp, #16]
 8004eec:	782b      	ldrb	r3, [r5, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 82c5 	beq.w	800547e <_svfiprintf_r+0x60a>
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	1c6f      	adds	r7, r5, #1
 8004ef8:	4613      	mov	r3, r2
 8004efa:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 8004efe:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004f02:	9206      	str	r2, [sp, #24]
 8004f04:	4693      	mov	fp, r2
 8004f06:	f817 2b01 	ldrb.w	r2, [r7], #1
 8004f0a:	f1a2 0120 	sub.w	r1, r2, #32
 8004f0e:	2958      	cmp	r1, #88	; 0x58
 8004f10:	f200 8178 	bhi.w	8005204 <_svfiprintf_r+0x390>
 8004f14:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004f18:	01760172 	.word	0x01760172
 8004f1c:	016f0176 	.word	0x016f0176
 8004f20:	01760176 	.word	0x01760176
 8004f24:	01760176 	.word	0x01760176
 8004f28:	01760176 	.word	0x01760176
 8004f2c:	01d800af 	.word	0x01d800af
 8004f30:	00ba0176 	.word	0x00ba0176
 8004f34:	017601da 	.word	0x017601da
 8004f38:	01c401d5 	.word	0x01c401d5
 8004f3c:	01c401c4 	.word	0x01c401c4
 8004f40:	01c401c4 	.word	0x01c401c4
 8004f44:	01c401c4 	.word	0x01c401c4
 8004f48:	01c401c4 	.word	0x01c401c4
 8004f4c:	01760176 	.word	0x01760176
 8004f50:	01760176 	.word	0x01760176
 8004f54:	01760176 	.word	0x01760176
 8004f58:	01760176 	.word	0x01760176
 8004f5c:	01760176 	.word	0x01760176
 8004f60:	017601a7 	.word	0x017601a7
 8004f64:	01760176 	.word	0x01760176
 8004f68:	01760176 	.word	0x01760176
 8004f6c:	01760176 	.word	0x01760176
 8004f70:	01760176 	.word	0x01760176
 8004f74:	005c0176 	.word	0x005c0176
 8004f78:	01760176 	.word	0x01760176
 8004f7c:	01760176 	.word	0x01760176
 8004f80:	00a00176 	.word	0x00a00176
 8004f84:	01760176 	.word	0x01760176
 8004f88:	0176016a 	.word	0x0176016a
 8004f8c:	01760176 	.word	0x01760176
 8004f90:	01760176 	.word	0x01760176
 8004f94:	01760176 	.word	0x01760176
 8004f98:	01760176 	.word	0x01760176
 8004f9c:	01170176 	.word	0x01170176
 8004fa0:	01760105 	.word	0x01760105
 8004fa4:	01760176 	.word	0x01760176
 8004fa8:	01050102 	.word	0x01050102
 8004fac:	01760176 	.word	0x01760176
 8004fb0:	01760059 	.word	0x01760059
 8004fb4:	005e00d1 	.word	0x005e00d1
 8004fb8:	005900bd 	.word	0x005900bd
 8004fbc:	01870176 	.word	0x01870176
 8004fc0:	00a20176 	.word	0x00a20176
 8004fc4:	01760176 	.word	0x01760176
 8004fc8:	00e2      	.short	0x00e2
 8004fca:	f04b 0b10 	orr.w	fp, fp, #16
 8004fce:	e79a      	b.n	8004f06 <_svfiprintf_r+0x92>
 8004fd0:	f04b 0b10 	orr.w	fp, fp, #16
 8004fd4:	f01b 0210 	ands.w	r2, fp, #16
 8004fd8:	f000 8313 	beq.w	8005602 <_svfiprintf_r+0x78e>
 8004fdc:	9805      	ldr	r0, [sp, #20]
 8004fde:	6803      	ldr	r3, [r0, #0]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	1a99      	subs	r1, r3, r2
 8004fe4:	bf18      	it	ne
 8004fe6:	2101      	movne	r1, #1
 8004fe8:	3004      	adds	r0, #4
 8004fea:	9005      	str	r0, [sp, #20]
 8004fec:	2000      	movs	r0, #0
 8004fee:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 8004ff2:	2d00      	cmp	r5, #0
 8004ff4:	bfa8      	it	ge
 8004ff6:	f02b 0b80 	bicge.w	fp, fp, #128	; 0x80
 8004ffa:	2d00      	cmp	r5, #0
 8004ffc:	bf18      	it	ne
 8004ffe:	f041 0101 	orrne.w	r1, r1, #1
 8005002:	2900      	cmp	r1, #0
 8005004:	f000 8228 	beq.w	8005458 <_svfiprintf_r+0x5e4>
 8005008:	2a01      	cmp	r2, #1
 800500a:	f000 82cf 	beq.w	80055ac <_svfiprintf_r+0x738>
 800500e:	2a02      	cmp	r2, #2
 8005010:	bf18      	it	ne
 8005012:	4642      	movne	r2, r8
 8005014:	d101      	bne.n	800501a <_svfiprintf_r+0x1a6>
 8005016:	e2b9      	b.n	800558c <_svfiprintf_r+0x718>
 8005018:	4602      	mov	r2, r0
 800501a:	f003 0107 	and.w	r1, r3, #7
 800501e:	3130      	adds	r1, #48	; 0x30
 8005020:	1e50      	subs	r0, r2, #1
 8005022:	08db      	lsrs	r3, r3, #3
 8005024:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005028:	d1f6      	bne.n	8005018 <_svfiprintf_r+0x1a4>
 800502a:	f01b 0f01 	tst.w	fp, #1
 800502e:	9009      	str	r0, [sp, #36]	; 0x24
 8005030:	f040 831a 	bne.w	8005668 <_svfiprintf_r+0x7f4>
 8005034:	ebc0 0308 	rsb	r3, r0, r8
 8005038:	9303      	str	r3, [sp, #12]
 800503a:	9508      	str	r5, [sp, #32]
 800503c:	9803      	ldr	r0, [sp, #12]
 800503e:	9908      	ldr	r1, [sp, #32]
 8005040:	f89d 30af 	ldrb.w	r3, [sp, #175]	; 0xaf
 8005044:	4288      	cmp	r0, r1
 8005046:	bfb8      	it	lt
 8005048:	4608      	movlt	r0, r1
 800504a:	9002      	str	r0, [sp, #8]
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 808b 	beq.w	8005168 <_svfiprintf_r+0x2f4>
 8005052:	3001      	adds	r0, #1
 8005054:	9002      	str	r0, [sp, #8]
 8005056:	e087      	b.n	8005168 <_svfiprintf_r+0x2f4>
 8005058:	f04b 0b10 	orr.w	fp, fp, #16
 800505c:	f01b 0f10 	tst.w	fp, #16
 8005060:	f000 82c1 	beq.w	80055e6 <_svfiprintf_r+0x772>
 8005064:	9805      	ldr	r0, [sp, #20]
 8005066:	6803      	ldr	r3, [r0, #0]
 8005068:	2201      	movs	r2, #1
 800506a:	1c19      	adds	r1, r3, #0
 800506c:	bf18      	it	ne
 800506e:	2101      	movne	r1, #1
 8005070:	3004      	adds	r0, #4
 8005072:	9005      	str	r0, [sp, #20]
 8005074:	e7ba      	b.n	8004fec <_svfiprintf_r+0x178>
 8005076:	9805      	ldr	r0, [sp, #20]
 8005078:	9905      	ldr	r1, [sp, #20]
 800507a:	6800      	ldr	r0, [r0, #0]
 800507c:	1d0a      	adds	r2, r1, #4
 800507e:	2800      	cmp	r0, #0
 8005080:	9006      	str	r0, [sp, #24]
 8005082:	f280 82e0 	bge.w	8005646 <_svfiprintf_r+0x7d2>
 8005086:	4240      	negs	r0, r0
 8005088:	9006      	str	r0, [sp, #24]
 800508a:	9205      	str	r2, [sp, #20]
 800508c:	f04b 0b04 	orr.w	fp, fp, #4
 8005090:	e739      	b.n	8004f06 <_svfiprintf_r+0x92>
 8005092:	9b05      	ldr	r3, [sp, #20]
 8005094:	9905      	ldr	r1, [sp, #20]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2230      	movs	r2, #48	; 0x30
 800509a:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 800509e:	2278      	movs	r2, #120	; 0x78
 80050a0:	3104      	adds	r1, #4
 80050a2:	f88d 20ad 	strb.w	r2, [sp, #173]	; 0xad
 80050a6:	4aaf      	ldr	r2, [pc, #700]	; (8005364 <_svfiprintf_r+0x4f0>)
 80050a8:	9105      	str	r1, [sp, #20]
 80050aa:	1c19      	adds	r1, r3, #0
 80050ac:	bf18      	it	ne
 80050ae:	2101      	movne	r1, #1
 80050b0:	920c      	str	r2, [sp, #48]	; 0x30
 80050b2:	f04b 0b02 	orr.w	fp, fp, #2
 80050b6:	2202      	movs	r2, #2
 80050b8:	e798      	b.n	8004fec <_svfiprintf_r+0x178>
 80050ba:	f01b 0f10 	tst.w	fp, #16
 80050be:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 80050c2:	f040 82dd 	bne.w	8005680 <_svfiprintf_r+0x80c>
 80050c6:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80050ca:	f000 82fb 	beq.w	80056c4 <_svfiprintf_r+0x850>
 80050ce:	9a05      	ldr	r2, [sp, #20]
 80050d0:	9804      	ldr	r0, [sp, #16]
 80050d2:	6813      	ldr	r3, [r2, #0]
 80050d4:	3204      	adds	r2, #4
 80050d6:	9205      	str	r2, [sp, #20]
 80050d8:	8018      	strh	r0, [r3, #0]
 80050da:	e6ea      	b.n	8004eb2 <_svfiprintf_r+0x3e>
 80050dc:	49a1      	ldr	r1, [pc, #644]	; (8005364 <_svfiprintf_r+0x4f0>)
 80050de:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 80050e2:	910c      	str	r1, [sp, #48]	; 0x30
 80050e4:	f01b 0f10 	tst.w	fp, #16
 80050e8:	d103      	bne.n	80050f2 <_svfiprintf_r+0x27e>
 80050ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80050ee:	f040 82d3 	bne.w	8005698 <_svfiprintf_r+0x824>
 80050f2:	9805      	ldr	r0, [sp, #20]
 80050f4:	6803      	ldr	r3, [r0, #0]
 80050f6:	3004      	adds	r0, #4
 80050f8:	9005      	str	r0, [sp, #20]
 80050fa:	1c19      	adds	r1, r3, #0
 80050fc:	bf18      	it	ne
 80050fe:	2101      	movne	r1, #1
 8005100:	ea1b 0f01 	tst.w	fp, r1
 8005104:	f000 8287 	beq.w	8005616 <_svfiprintf_r+0x7a2>
 8005108:	2130      	movs	r1, #48	; 0x30
 800510a:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 800510e:	f88d 20ad 	strb.w	r2, [sp, #173]	; 0xad
 8005112:	f04b 0b02 	orr.w	fp, fp, #2
 8005116:	2101      	movs	r1, #1
 8005118:	2202      	movs	r2, #2
 800511a:	e767      	b.n	8004fec <_svfiprintf_r+0x178>
 800511c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
 8005120:	e6f1      	b.n	8004f06 <_svfiprintf_r+0x92>
 8005122:	f01b 0f10 	tst.w	fp, #16
 8005126:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 800512a:	f000 80a4 	beq.w	8005276 <_svfiprintf_r+0x402>
 800512e:	9805      	ldr	r0, [sp, #20]
 8005130:	6803      	ldr	r3, [r0, #0]
 8005132:	3004      	adds	r0, #4
 8005134:	9005      	str	r0, [sp, #20]
 8005136:	2b00      	cmp	r3, #0
 8005138:	f2c0 80a9 	blt.w	800528e <_svfiprintf_r+0x41a>
 800513c:	bf0c      	ite	eq
 800513e:	2100      	moveq	r1, #0
 8005140:	2101      	movne	r1, #1
 8005142:	2201      	movs	r2, #1
 8005144:	e755      	b.n	8004ff2 <_svfiprintf_r+0x17e>
 8005146:	9b05      	ldr	r3, [sp, #20]
 8005148:	9905      	ldr	r1, [sp, #20]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2001      	movs	r0, #1
 800514e:	2200      	movs	r2, #0
 8005150:	3104      	adds	r1, #4
 8005152:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 8005156:	ab1e      	add	r3, sp, #120	; 0x78
 8005158:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 800515c:	9002      	str	r0, [sp, #8]
 800515e:	9105      	str	r1, [sp, #20]
 8005160:	9003      	str	r0, [sp, #12]
 8005162:	9309      	str	r3, [sp, #36]	; 0x24
 8005164:	2300      	movs	r3, #0
 8005166:	9308      	str	r3, [sp, #32]
 8005168:	f01b 0302 	ands.w	r3, fp, #2
 800516c:	930a      	str	r3, [sp, #40]	; 0x28
 800516e:	d002      	beq.n	8005176 <_svfiprintf_r+0x302>
 8005170:	9b02      	ldr	r3, [sp, #8]
 8005172:	3302      	adds	r3, #2
 8005174:	9302      	str	r3, [sp, #8]
 8005176:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 800517a:	930b      	str	r3, [sp, #44]	; 0x2c
 800517c:	f040 80c1 	bne.w	8005302 <_svfiprintf_r+0x48e>
 8005180:	9b06      	ldr	r3, [sp, #24]
 8005182:	9802      	ldr	r0, [sp, #8]
 8005184:	1a1d      	subs	r5, r3, r0
 8005186:	2d00      	cmp	r5, #0
 8005188:	f340 80bb 	ble.w	8005302 <_svfiprintf_r+0x48e>
 800518c:	2d10      	cmp	r5, #16
 800518e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005190:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005192:	4e75      	ldr	r6, [pc, #468]	; (8005368 <_svfiprintf_r+0x4f4>)
 8005194:	dd1f      	ble.n	80051d6 <_svfiprintf_r+0x362>
 8005196:	4621      	mov	r1, r4
 8005198:	f04f 0910 	mov.w	r9, #16
 800519c:	9c07      	ldr	r4, [sp, #28]
 800519e:	e002      	b.n	80051a6 <_svfiprintf_r+0x332>
 80051a0:	3d10      	subs	r5, #16
 80051a2:	2d10      	cmp	r5, #16
 80051a4:	dd16      	ble.n	80051d4 <_svfiprintf_r+0x360>
 80051a6:	3301      	adds	r3, #1
 80051a8:	3210      	adds	r2, #16
 80051aa:	e881 0240 	stmia.w	r1, {r6, r9}
 80051ae:	3108      	adds	r1, #8
 80051b0:	2b07      	cmp	r3, #7
 80051b2:	922a      	str	r2, [sp, #168]	; 0xa8
 80051b4:	9329      	str	r3, [sp, #164]	; 0xa4
 80051b6:	ddf3      	ble.n	80051a0 <_svfiprintf_r+0x32c>
 80051b8:	4620      	mov	r0, r4
 80051ba:	4651      	mov	r1, sl
 80051bc:	4642      	mov	r2, r8
 80051be:	f7ff fdd9 	bl	8004d74 <__ssprint_r>
 80051c2:	2800      	cmp	r0, #0
 80051c4:	f040 8162 	bne.w	800548c <_svfiprintf_r+0x618>
 80051c8:	3d10      	subs	r5, #16
 80051ca:	2d10      	cmp	r5, #16
 80051cc:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80051ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80051d0:	a90e      	add	r1, sp, #56	; 0x38
 80051d2:	dce8      	bgt.n	80051a6 <_svfiprintf_r+0x332>
 80051d4:	460c      	mov	r4, r1
 80051d6:	3301      	adds	r3, #1
 80051d8:	1952      	adds	r2, r2, r5
 80051da:	2b07      	cmp	r3, #7
 80051dc:	6026      	str	r6, [r4, #0]
 80051de:	6065      	str	r5, [r4, #4]
 80051e0:	922a      	str	r2, [sp, #168]	; 0xa8
 80051e2:	9329      	str	r3, [sp, #164]	; 0xa4
 80051e4:	f300 8219 	bgt.w	800561a <_svfiprintf_r+0x7a6>
 80051e8:	3408      	adds	r4, #8
 80051ea:	e08c      	b.n	8005306 <_svfiprintf_r+0x492>
 80051ec:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 80051f0:	4b5e      	ldr	r3, [pc, #376]	; (800536c <_svfiprintf_r+0x4f8>)
 80051f2:	930c      	str	r3, [sp, #48]	; 0x30
 80051f4:	e776      	b.n	80050e4 <_svfiprintf_r+0x270>
 80051f6:	f04b 0b01 	orr.w	fp, fp, #1
 80051fa:	e684      	b.n	8004f06 <_svfiprintf_r+0x92>
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	bf08      	it	eq
 8005200:	2320      	moveq	r3, #32
 8005202:	e680      	b.n	8004f06 <_svfiprintf_r+0x92>
 8005204:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8005208:	2a00      	cmp	r2, #0
 800520a:	f000 8138 	beq.w	800547e <_svfiprintf_r+0x60a>
 800520e:	2301      	movs	r3, #1
 8005210:	9302      	str	r3, [sp, #8]
 8005212:	2300      	movs	r3, #0
 8005214:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8005218:	2301      	movs	r3, #1
 800521a:	9303      	str	r3, [sp, #12]
 800521c:	ab1e      	add	r3, sp, #120	; 0x78
 800521e:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 8005222:	9309      	str	r3, [sp, #36]	; 0x24
 8005224:	e79e      	b.n	8005164 <_svfiprintf_r+0x2f0>
 8005226:	9b05      	ldr	r3, [sp, #20]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	9309      	str	r3, [sp, #36]	; 0x24
 800522c:	9b05      	ldr	r3, [sp, #20]
 800522e:	3304      	adds	r3, #4
 8005230:	9305      	str	r3, [sp, #20]
 8005232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005234:	2600      	movs	r6, #0
 8005236:	f88d 60af 	strb.w	r6, [sp, #175]	; 0xaf
 800523a:	2b00      	cmp	r3, #0
 800523c:	f000 8259 	beq.w	80056f2 <_svfiprintf_r+0x87e>
 8005240:	2d00      	cmp	r5, #0
 8005242:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005244:	f2c0 822d 	blt.w	80056a2 <_svfiprintf_r+0x82e>
 8005248:	4631      	mov	r1, r6
 800524a:	462a      	mov	r2, r5
 800524c:	f7fe ff50 	bl	80040f0 <memchr>
 8005250:	2800      	cmp	r0, #0
 8005252:	f000 8258 	beq.w	8005706 <_svfiprintf_r+0x892>
 8005256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005258:	9608      	str	r6, [sp, #32]
 800525a:	1ac0      	subs	r0, r0, r3
 800525c:	42a8      	cmp	r0, r5
 800525e:	9003      	str	r0, [sp, #12]
 8005260:	bfc8      	it	gt
 8005262:	9503      	strgt	r5, [sp, #12]
 8005264:	e6ea      	b.n	800503c <_svfiprintf_r+0x1c8>
 8005266:	f04b 0b10 	orr.w	fp, fp, #16
 800526a:	f01b 0f10 	tst.w	fp, #16
 800526e:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8005272:	f47f af5c 	bne.w	800512e <_svfiprintf_r+0x2ba>
 8005276:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800527a:	f000 8208 	beq.w	800568e <_svfiprintf_r+0x81a>
 800527e:	9905      	ldr	r1, [sp, #20]
 8005280:	f9b1 3000 	ldrsh.w	r3, [r1]
 8005284:	3104      	adds	r1, #4
 8005286:	2b00      	cmp	r3, #0
 8005288:	9105      	str	r1, [sp, #20]
 800528a:	f6bf af57 	bge.w	800513c <_svfiprintf_r+0x2c8>
 800528e:	425b      	negs	r3, r3
 8005290:	222d      	movs	r2, #45	; 0x2d
 8005292:	1c19      	adds	r1, r3, #0
 8005294:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 8005298:	bf18      	it	ne
 800529a:	2101      	movne	r1, #1
 800529c:	2201      	movs	r2, #1
 800529e:	e6a8      	b.n	8004ff2 <_svfiprintf_r+0x17e>
 80052a0:	4638      	mov	r0, r7
 80052a2:	2100      	movs	r1, #0
 80052a4:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80052a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052ac:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80052b0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80052b4:	2e09      	cmp	r6, #9
 80052b6:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 80052ba:	4607      	mov	r7, r0
 80052bc:	d9f2      	bls.n	80052a4 <_svfiprintf_r+0x430>
 80052be:	9106      	str	r1, [sp, #24]
 80052c0:	e623      	b.n	8004f0a <_svfiprintf_r+0x96>
 80052c2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 80052c6:	e61e      	b.n	8004f06 <_svfiprintf_r+0x92>
 80052c8:	232b      	movs	r3, #43	; 0x2b
 80052ca:	e61c      	b.n	8004f06 <_svfiprintf_r+0x92>
 80052cc:	f817 2b01 	ldrb.w	r2, [r7], #1
 80052d0:	2a2a      	cmp	r2, #42	; 0x2a
 80052d2:	f000 81ae 	beq.w	8005632 <_svfiprintf_r+0x7be>
 80052d6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80052da:	2500      	movs	r5, #0
 80052dc:	2909      	cmp	r1, #9
 80052de:	f63f ae14 	bhi.w	8004f0a <_svfiprintf_r+0x96>
 80052e2:	4638      	mov	r0, r7
 80052e4:	2500      	movs	r5, #0
 80052e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052ea:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80052ee:	eb01 0545 	add.w	r5, r1, r5, lsl #1
 80052f2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80052f6:	2909      	cmp	r1, #9
 80052f8:	4607      	mov	r7, r0
 80052fa:	d9f4      	bls.n	80052e6 <_svfiprintf_r+0x472>
 80052fc:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8005300:	e603      	b.n	8004f0a <_svfiprintf_r+0x96>
 8005302:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005304:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005306:	f89d 10af 	ldrb.w	r1, [sp, #175]	; 0xaf
 800530a:	b161      	cbz	r1, 8005326 <_svfiprintf_r+0x4b2>
 800530c:	3301      	adds	r3, #1
 800530e:	f10d 01af 	add.w	r1, sp, #175	; 0xaf
 8005312:	3201      	adds	r2, #1
 8005314:	6021      	str	r1, [r4, #0]
 8005316:	2101      	movs	r1, #1
 8005318:	2b07      	cmp	r3, #7
 800531a:	6061      	str	r1, [r4, #4]
 800531c:	922a      	str	r2, [sp, #168]	; 0xa8
 800531e:	9329      	str	r3, [sp, #164]	; 0xa4
 8005320:	f300 811e 	bgt.w	8005560 <_svfiprintf_r+0x6ec>
 8005324:	3408      	adds	r4, #8
 8005326:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005328:	b159      	cbz	r1, 8005342 <_svfiprintf_r+0x4ce>
 800532a:	3301      	adds	r3, #1
 800532c:	a92b      	add	r1, sp, #172	; 0xac
 800532e:	3202      	adds	r2, #2
 8005330:	6021      	str	r1, [r4, #0]
 8005332:	2102      	movs	r1, #2
 8005334:	2b07      	cmp	r3, #7
 8005336:	6061      	str	r1, [r4, #4]
 8005338:	922a      	str	r2, [sp, #168]	; 0xa8
 800533a:	9329      	str	r3, [sp, #164]	; 0xa4
 800533c:	f300 811b 	bgt.w	8005576 <_svfiprintf_r+0x702>
 8005340:	3408      	adds	r4, #8
 8005342:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005344:	2880      	cmp	r0, #128	; 0x80
 8005346:	f000 80ae 	beq.w	80054a6 <_svfiprintf_r+0x632>
 800534a:	9808      	ldr	r0, [sp, #32]
 800534c:	9903      	ldr	r1, [sp, #12]
 800534e:	1a45      	subs	r5, r0, r1
 8005350:	2d00      	cmp	r5, #0
 8005352:	dd33      	ble.n	80053bc <_svfiprintf_r+0x548>
 8005354:	2d10      	cmp	r5, #16
 8005356:	4e06      	ldr	r6, [pc, #24]	; (8005370 <_svfiprintf_r+0x4fc>)
 8005358:	dd26      	ble.n	80053a8 <_svfiprintf_r+0x534>
 800535a:	4621      	mov	r1, r4
 800535c:	f04f 0910 	mov.w	r9, #16
 8005360:	9c07      	ldr	r4, [sp, #28]
 8005362:	e00a      	b.n	800537a <_svfiprintf_r+0x506>
 8005364:	080068e0 	.word	0x080068e0
 8005368:	08006870 	.word	0x08006870
 800536c:	080068cc 	.word	0x080068cc
 8005370:	08006880 	.word	0x08006880
 8005374:	3d10      	subs	r5, #16
 8005376:	2d10      	cmp	r5, #16
 8005378:	dd15      	ble.n	80053a6 <_svfiprintf_r+0x532>
 800537a:	3301      	adds	r3, #1
 800537c:	3210      	adds	r2, #16
 800537e:	e881 0240 	stmia.w	r1, {r6, r9}
 8005382:	3108      	adds	r1, #8
 8005384:	2b07      	cmp	r3, #7
 8005386:	922a      	str	r2, [sp, #168]	; 0xa8
 8005388:	9329      	str	r3, [sp, #164]	; 0xa4
 800538a:	ddf3      	ble.n	8005374 <_svfiprintf_r+0x500>
 800538c:	4620      	mov	r0, r4
 800538e:	4651      	mov	r1, sl
 8005390:	4642      	mov	r2, r8
 8005392:	f7ff fcef 	bl	8004d74 <__ssprint_r>
 8005396:	2800      	cmp	r0, #0
 8005398:	d178      	bne.n	800548c <_svfiprintf_r+0x618>
 800539a:	3d10      	subs	r5, #16
 800539c:	2d10      	cmp	r5, #16
 800539e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80053a0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80053a2:	a90e      	add	r1, sp, #56	; 0x38
 80053a4:	dce9      	bgt.n	800537a <_svfiprintf_r+0x506>
 80053a6:	460c      	mov	r4, r1
 80053a8:	3301      	adds	r3, #1
 80053aa:	1952      	adds	r2, r2, r5
 80053ac:	2b07      	cmp	r3, #7
 80053ae:	6026      	str	r6, [r4, #0]
 80053b0:	6065      	str	r5, [r4, #4]
 80053b2:	922a      	str	r2, [sp, #168]	; 0xa8
 80053b4:	9329      	str	r3, [sp, #164]	; 0xa4
 80053b6:	f300 80c8 	bgt.w	800554a <_svfiprintf_r+0x6d6>
 80053ba:	3408      	adds	r4, #8
 80053bc:	9903      	ldr	r1, [sp, #12]
 80053be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053c0:	3301      	adds	r3, #1
 80053c2:	1852      	adds	r2, r2, r1
 80053c4:	2b07      	cmp	r3, #7
 80053c6:	e884 0003 	stmia.w	r4, {r0, r1}
 80053ca:	922a      	str	r2, [sp, #168]	; 0xa8
 80053cc:	9329      	str	r3, [sp, #164]	; 0xa4
 80053ce:	bfd8      	it	le
 80053d0:	f104 0108 	addle.w	r1, r4, #8
 80053d4:	f300 809a 	bgt.w	800550c <_svfiprintf_r+0x698>
 80053d8:	f01b 0f04 	tst.w	fp, #4
 80053dc:	d02e      	beq.n	800543c <_svfiprintf_r+0x5c8>
 80053de:	9b06      	ldr	r3, [sp, #24]
 80053e0:	9802      	ldr	r0, [sp, #8]
 80053e2:	1a1d      	subs	r5, r3, r0
 80053e4:	2d00      	cmp	r5, #0
 80053e6:	dd29      	ble.n	800543c <_svfiprintf_r+0x5c8>
 80053e8:	2d10      	cmp	r5, #16
 80053ea:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80053ec:	4e97      	ldr	r6, [pc, #604]	; (800564c <_svfiprintf_r+0x7d8>)
 80053ee:	dd1c      	ble.n	800542a <_svfiprintf_r+0x5b6>
 80053f0:	2410      	movs	r4, #16
 80053f2:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80053f6:	e002      	b.n	80053fe <_svfiprintf_r+0x58a>
 80053f8:	3d10      	subs	r5, #16
 80053fa:	2d10      	cmp	r5, #16
 80053fc:	dd15      	ble.n	800542a <_svfiprintf_r+0x5b6>
 80053fe:	3301      	adds	r3, #1
 8005400:	3210      	adds	r2, #16
 8005402:	600e      	str	r6, [r1, #0]
 8005404:	604c      	str	r4, [r1, #4]
 8005406:	3108      	adds	r1, #8
 8005408:	2b07      	cmp	r3, #7
 800540a:	922a      	str	r2, [sp, #168]	; 0xa8
 800540c:	9329      	str	r3, [sp, #164]	; 0xa4
 800540e:	ddf3      	ble.n	80053f8 <_svfiprintf_r+0x584>
 8005410:	4648      	mov	r0, r9
 8005412:	4651      	mov	r1, sl
 8005414:	4642      	mov	r2, r8
 8005416:	f7ff fcad 	bl	8004d74 <__ssprint_r>
 800541a:	2800      	cmp	r0, #0
 800541c:	d136      	bne.n	800548c <_svfiprintf_r+0x618>
 800541e:	3d10      	subs	r5, #16
 8005420:	2d10      	cmp	r5, #16
 8005422:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005424:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005426:	a90e      	add	r1, sp, #56	; 0x38
 8005428:	dce9      	bgt.n	80053fe <_svfiprintf_r+0x58a>
 800542a:	3301      	adds	r3, #1
 800542c:	18aa      	adds	r2, r5, r2
 800542e:	2b07      	cmp	r3, #7
 8005430:	600e      	str	r6, [r1, #0]
 8005432:	604d      	str	r5, [r1, #4]
 8005434:	922a      	str	r2, [sp, #168]	; 0xa8
 8005436:	9329      	str	r3, [sp, #164]	; 0xa4
 8005438:	f300 810c 	bgt.w	8005654 <_svfiprintf_r+0x7e0>
 800543c:	9b04      	ldr	r3, [sp, #16]
 800543e:	9902      	ldr	r1, [sp, #8]
 8005440:	9806      	ldr	r0, [sp, #24]
 8005442:	4281      	cmp	r1, r0
 8005444:	bfac      	ite	ge
 8005446:	185b      	addge	r3, r3, r1
 8005448:	181b      	addlt	r3, r3, r0
 800544a:	9304      	str	r3, [sp, #16]
 800544c:	2a00      	cmp	r2, #0
 800544e:	d167      	bne.n	8005520 <_svfiprintf_r+0x6ac>
 8005450:	2300      	movs	r3, #0
 8005452:	9329      	str	r3, [sp, #164]	; 0xa4
 8005454:	ac0e      	add	r4, sp, #56	; 0x38
 8005456:	e52c      	b.n	8004eb2 <_svfiprintf_r+0x3e>
 8005458:	2a00      	cmp	r2, #0
 800545a:	d169      	bne.n	8005530 <_svfiprintf_r+0x6bc>
 800545c:	f01b 0f01 	tst.w	fp, #1
 8005460:	bf04      	itt	eq
 8005462:	9203      	streq	r2, [sp, #12]
 8005464:	f8cd 8024 	streq.w	r8, [sp, #36]	; 0x24
 8005468:	f43f ade7 	beq.w	800503a <_svfiprintf_r+0x1c6>
 800546c:	2330      	movs	r3, #48	; 0x30
 800546e:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 8005472:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005474:	9303      	str	r3, [sp, #12]
 8005476:	f10d 039f 	add.w	r3, sp, #159	; 0x9f
 800547a:	9309      	str	r3, [sp, #36]	; 0x24
 800547c:	e5dd      	b.n	800503a <_svfiprintf_r+0x1c6>
 800547e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005480:	b123      	cbz	r3, 800548c <_svfiprintf_r+0x618>
 8005482:	9807      	ldr	r0, [sp, #28]
 8005484:	4651      	mov	r1, sl
 8005486:	aa28      	add	r2, sp, #160	; 0xa0
 8005488:	f7ff fc74 	bl	8004d74 <__ssprint_r>
 800548c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005490:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005494:	9b04      	ldr	r3, [sp, #16]
 8005496:	bf18      	it	ne
 8005498:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 800549c:	9304      	str	r3, [sp, #16]
 800549e:	9804      	ldr	r0, [sp, #16]
 80054a0:	b02d      	add	sp, #180	; 0xb4
 80054a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054a6:	9906      	ldr	r1, [sp, #24]
 80054a8:	9802      	ldr	r0, [sp, #8]
 80054aa:	1a0d      	subs	r5, r1, r0
 80054ac:	2d00      	cmp	r5, #0
 80054ae:	f77f af4c 	ble.w	800534a <_svfiprintf_r+0x4d6>
 80054b2:	2d10      	cmp	r5, #16
 80054b4:	4e66      	ldr	r6, [pc, #408]	; (8005650 <_svfiprintf_r+0x7dc>)
 80054b6:	dd1e      	ble.n	80054f6 <_svfiprintf_r+0x682>
 80054b8:	4621      	mov	r1, r4
 80054ba:	f04f 0910 	mov.w	r9, #16
 80054be:	9c07      	ldr	r4, [sp, #28]
 80054c0:	e002      	b.n	80054c8 <_svfiprintf_r+0x654>
 80054c2:	3d10      	subs	r5, #16
 80054c4:	2d10      	cmp	r5, #16
 80054c6:	dd15      	ble.n	80054f4 <_svfiprintf_r+0x680>
 80054c8:	3301      	adds	r3, #1
 80054ca:	3210      	adds	r2, #16
 80054cc:	e881 0240 	stmia.w	r1, {r6, r9}
 80054d0:	3108      	adds	r1, #8
 80054d2:	2b07      	cmp	r3, #7
 80054d4:	922a      	str	r2, [sp, #168]	; 0xa8
 80054d6:	9329      	str	r3, [sp, #164]	; 0xa4
 80054d8:	ddf3      	ble.n	80054c2 <_svfiprintf_r+0x64e>
 80054da:	4620      	mov	r0, r4
 80054dc:	4651      	mov	r1, sl
 80054de:	4642      	mov	r2, r8
 80054e0:	f7ff fc48 	bl	8004d74 <__ssprint_r>
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d1d1      	bne.n	800548c <_svfiprintf_r+0x618>
 80054e8:	3d10      	subs	r5, #16
 80054ea:	2d10      	cmp	r5, #16
 80054ec:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80054ee:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80054f0:	a90e      	add	r1, sp, #56	; 0x38
 80054f2:	dce9      	bgt.n	80054c8 <_svfiprintf_r+0x654>
 80054f4:	460c      	mov	r4, r1
 80054f6:	3301      	adds	r3, #1
 80054f8:	1952      	adds	r2, r2, r5
 80054fa:	2b07      	cmp	r3, #7
 80054fc:	6026      	str	r6, [r4, #0]
 80054fe:	6065      	str	r5, [r4, #4]
 8005500:	922a      	str	r2, [sp, #168]	; 0xa8
 8005502:	9329      	str	r3, [sp, #164]	; 0xa4
 8005504:	f300 80d2 	bgt.w	80056ac <_svfiprintf_r+0x838>
 8005508:	3408      	adds	r4, #8
 800550a:	e71e      	b.n	800534a <_svfiprintf_r+0x4d6>
 800550c:	9807      	ldr	r0, [sp, #28]
 800550e:	4651      	mov	r1, sl
 8005510:	4642      	mov	r2, r8
 8005512:	f7ff fc2f 	bl	8004d74 <__ssprint_r>
 8005516:	2800      	cmp	r0, #0
 8005518:	d1b8      	bne.n	800548c <_svfiprintf_r+0x618>
 800551a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800551c:	a90e      	add	r1, sp, #56	; 0x38
 800551e:	e75b      	b.n	80053d8 <_svfiprintf_r+0x564>
 8005520:	9807      	ldr	r0, [sp, #28]
 8005522:	4651      	mov	r1, sl
 8005524:	4642      	mov	r2, r8
 8005526:	f7ff fc25 	bl	8004d74 <__ssprint_r>
 800552a:	2800      	cmp	r0, #0
 800552c:	d090      	beq.n	8005450 <_svfiprintf_r+0x5dc>
 800552e:	e7ad      	b.n	800548c <_svfiprintf_r+0x618>
 8005530:	9103      	str	r1, [sp, #12]
 8005532:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8005536:	e580      	b.n	800503a <_svfiprintf_r+0x1c6>
 8005538:	9807      	ldr	r0, [sp, #28]
 800553a:	4651      	mov	r1, sl
 800553c:	4642      	mov	r2, r8
 800553e:	f7ff fc19 	bl	8004d74 <__ssprint_r>
 8005542:	2800      	cmp	r0, #0
 8005544:	d1a2      	bne.n	800548c <_svfiprintf_r+0x618>
 8005546:	ac0e      	add	r4, sp, #56	; 0x38
 8005548:	e4cd      	b.n	8004ee6 <_svfiprintf_r+0x72>
 800554a:	9807      	ldr	r0, [sp, #28]
 800554c:	4651      	mov	r1, sl
 800554e:	4642      	mov	r2, r8
 8005550:	f7ff fc10 	bl	8004d74 <__ssprint_r>
 8005554:	2800      	cmp	r0, #0
 8005556:	d199      	bne.n	800548c <_svfiprintf_r+0x618>
 8005558:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800555a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800555c:	ac0e      	add	r4, sp, #56	; 0x38
 800555e:	e72d      	b.n	80053bc <_svfiprintf_r+0x548>
 8005560:	9807      	ldr	r0, [sp, #28]
 8005562:	4651      	mov	r1, sl
 8005564:	4642      	mov	r2, r8
 8005566:	f7ff fc05 	bl	8004d74 <__ssprint_r>
 800556a:	2800      	cmp	r0, #0
 800556c:	d18e      	bne.n	800548c <_svfiprintf_r+0x618>
 800556e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005570:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005572:	ac0e      	add	r4, sp, #56	; 0x38
 8005574:	e6d7      	b.n	8005326 <_svfiprintf_r+0x4b2>
 8005576:	9807      	ldr	r0, [sp, #28]
 8005578:	4651      	mov	r1, sl
 800557a:	4642      	mov	r2, r8
 800557c:	f7ff fbfa 	bl	8004d74 <__ssprint_r>
 8005580:	2800      	cmp	r0, #0
 8005582:	d183      	bne.n	800548c <_svfiprintf_r+0x618>
 8005584:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005586:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005588:	ac0e      	add	r4, sp, #56	; 0x38
 800558a:	e6da      	b.n	8005342 <_svfiprintf_r+0x4ce>
 800558c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800558e:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 8005592:	f003 000f 	and.w	r0, r3, #15
 8005596:	4611      	mov	r1, r2
 8005598:	5c30      	ldrb	r0, [r6, r0]
 800559a:	3a01      	subs	r2, #1
 800559c:	091b      	lsrs	r3, r3, #4
 800559e:	7008      	strb	r0, [r1, #0]
 80055a0:	d1f7      	bne.n	8005592 <_svfiprintf_r+0x71e>
 80055a2:	ebc1 0308 	rsb	r3, r1, r8
 80055a6:	9109      	str	r1, [sp, #36]	; 0x24
 80055a8:	9303      	str	r3, [sp, #12]
 80055aa:	e546      	b.n	800503a <_svfiprintf_r+0x1c6>
 80055ac:	2b09      	cmp	r3, #9
 80055ae:	bf82      	ittt	hi
 80055b0:	f64c 46cd 	movwhi	r6, #52429	; 0xcccd
 80055b4:	f10d 019f 	addhi.w	r1, sp, #159	; 0x9f
 80055b8:	f6cc 46cc 	movthi	r6, #52428	; 0xcccc
 80055bc:	d801      	bhi.n	80055c2 <_svfiprintf_r+0x74e>
 80055be:	3330      	adds	r3, #48	; 0x30
 80055c0:	e755      	b.n	800546e <_svfiprintf_r+0x5fa>
 80055c2:	fba6 0203 	umull	r0, r2, r6, r3
 80055c6:	08d2      	lsrs	r2, r2, #3
 80055c8:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 80055cc:	eba3 0c4c 	sub.w	ip, r3, ip, lsl #1
 80055d0:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80055d4:	4608      	mov	r0, r1
 80055d6:	f881 c000 	strb.w	ip, [r1]
 80055da:	4613      	mov	r3, r2
 80055dc:	3901      	subs	r1, #1
 80055de:	2a00      	cmp	r2, #0
 80055e0:	d1ef      	bne.n	80055c2 <_svfiprintf_r+0x74e>
 80055e2:	9009      	str	r0, [sp, #36]	; 0x24
 80055e4:	e526      	b.n	8005034 <_svfiprintf_r+0x1c0>
 80055e6:	9905      	ldr	r1, [sp, #20]
 80055e8:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80055ec:	bf14      	ite	ne
 80055ee:	880b      	ldrhne	r3, [r1, #0]
 80055f0:	680b      	ldreq	r3, [r1, #0]
 80055f2:	2201      	movs	r2, #1
 80055f4:	9805      	ldr	r0, [sp, #20]
 80055f6:	1c19      	adds	r1, r3, #0
 80055f8:	bf18      	it	ne
 80055fa:	2101      	movne	r1, #1
 80055fc:	3004      	adds	r0, #4
 80055fe:	9005      	str	r0, [sp, #20]
 8005600:	e4f4      	b.n	8004fec <_svfiprintf_r+0x178>
 8005602:	f01b 0140 	ands.w	r1, fp, #64	; 0x40
 8005606:	bf0b      	itete	eq
 8005608:	9a05      	ldreq	r2, [sp, #20]
 800560a:	9905      	ldrne	r1, [sp, #20]
 800560c:	6813      	ldreq	r3, [r2, #0]
 800560e:	880b      	ldrhne	r3, [r1, #0]
 8005610:	bf08      	it	eq
 8005612:	460a      	moveq	r2, r1
 8005614:	e7ee      	b.n	80055f4 <_svfiprintf_r+0x780>
 8005616:	2202      	movs	r2, #2
 8005618:	e4e8      	b.n	8004fec <_svfiprintf_r+0x178>
 800561a:	9807      	ldr	r0, [sp, #28]
 800561c:	4651      	mov	r1, sl
 800561e:	4642      	mov	r2, r8
 8005620:	f7ff fba8 	bl	8004d74 <__ssprint_r>
 8005624:	2800      	cmp	r0, #0
 8005626:	f47f af31 	bne.w	800548c <_svfiprintf_r+0x618>
 800562a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800562c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800562e:	ac0e      	add	r4, sp, #56	; 0x38
 8005630:	e669      	b.n	8005306 <_svfiprintf_r+0x492>
 8005632:	9a05      	ldr	r2, [sp, #20]
 8005634:	6815      	ldr	r5, [r2, #0]
 8005636:	3204      	adds	r2, #4
 8005638:	2d00      	cmp	r5, #0
 800563a:	bfbc      	itt	lt
 800563c:	9205      	strlt	r2, [sp, #20]
 800563e:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 8005642:	f6ff ac60 	blt.w	8004f06 <_svfiprintf_r+0x92>
 8005646:	9205      	str	r2, [sp, #20]
 8005648:	e45d      	b.n	8004f06 <_svfiprintf_r+0x92>
 800564a:	bf00      	nop
 800564c:	08006870 	.word	0x08006870
 8005650:	08006880 	.word	0x08006880
 8005654:	9807      	ldr	r0, [sp, #28]
 8005656:	4651      	mov	r1, sl
 8005658:	4642      	mov	r2, r8
 800565a:	f7ff fb8b 	bl	8004d74 <__ssprint_r>
 800565e:	2800      	cmp	r0, #0
 8005660:	f47f af14 	bne.w	800548c <_svfiprintf_r+0x618>
 8005664:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005666:	e6e9      	b.n	800543c <_svfiprintf_r+0x5c8>
 8005668:	2930      	cmp	r1, #48	; 0x30
 800566a:	d004      	beq.n	8005676 <_svfiprintf_r+0x802>
 800566c:	1e93      	subs	r3, r2, #2
 800566e:	9309      	str	r3, [sp, #36]	; 0x24
 8005670:	2330      	movs	r3, #48	; 0x30
 8005672:	f802 3c02 	strb.w	r3, [r2, #-2]
 8005676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005678:	ebc3 0308 	rsb	r3, r3, r8
 800567c:	9303      	str	r3, [sp, #12]
 800567e:	e4dc      	b.n	800503a <_svfiprintf_r+0x1c6>
 8005680:	9805      	ldr	r0, [sp, #20]
 8005682:	9904      	ldr	r1, [sp, #16]
 8005684:	6803      	ldr	r3, [r0, #0]
 8005686:	3004      	adds	r0, #4
 8005688:	9005      	str	r0, [sp, #20]
 800568a:	6019      	str	r1, [r3, #0]
 800568c:	e411      	b.n	8004eb2 <_svfiprintf_r+0x3e>
 800568e:	9a05      	ldr	r2, [sp, #20]
 8005690:	6813      	ldr	r3, [r2, #0]
 8005692:	3204      	adds	r2, #4
 8005694:	9205      	str	r2, [sp, #20]
 8005696:	e54e      	b.n	8005136 <_svfiprintf_r+0x2c2>
 8005698:	9905      	ldr	r1, [sp, #20]
 800569a:	880b      	ldrh	r3, [r1, #0]
 800569c:	3104      	adds	r1, #4
 800569e:	9105      	str	r1, [sp, #20]
 80056a0:	e52b      	b.n	80050fa <_svfiprintf_r+0x286>
 80056a2:	f7ff fb37 	bl	8004d14 <strlen>
 80056a6:	9608      	str	r6, [sp, #32]
 80056a8:	9003      	str	r0, [sp, #12]
 80056aa:	e4c7      	b.n	800503c <_svfiprintf_r+0x1c8>
 80056ac:	9807      	ldr	r0, [sp, #28]
 80056ae:	4651      	mov	r1, sl
 80056b0:	4642      	mov	r2, r8
 80056b2:	f7ff fb5f 	bl	8004d74 <__ssprint_r>
 80056b6:	2800      	cmp	r0, #0
 80056b8:	f47f aee8 	bne.w	800548c <_svfiprintf_r+0x618>
 80056bc:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80056be:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80056c0:	ac0e      	add	r4, sp, #56	; 0x38
 80056c2:	e642      	b.n	800534a <_svfiprintf_r+0x4d6>
 80056c4:	9905      	ldr	r1, [sp, #20]
 80056c6:	9a04      	ldr	r2, [sp, #16]
 80056c8:	680b      	ldr	r3, [r1, #0]
 80056ca:	3104      	adds	r1, #4
 80056cc:	9105      	str	r1, [sp, #20]
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	f7ff bbef 	b.w	8004eb2 <_svfiprintf_r+0x3e>
 80056d4:	2140      	movs	r1, #64	; 0x40
 80056d6:	9200      	str	r2, [sp, #0]
 80056d8:	f7fe fa56 	bl	8003b88 <_malloc_r>
 80056dc:	9a00      	ldr	r2, [sp, #0]
 80056de:	f8ca 0000 	str.w	r0, [sl]
 80056e2:	f8ca 0010 	str.w	r0, [sl, #16]
 80056e6:	b188      	cbz	r0, 800570c <_svfiprintf_r+0x898>
 80056e8:	2340      	movs	r3, #64	; 0x40
 80056ea:	f8ca 3014 	str.w	r3, [sl, #20]
 80056ee:	f7ff bbcf 	b.w	8004e90 <_svfiprintf_r+0x1c>
 80056f2:	2d06      	cmp	r5, #6
 80056f4:	bf28      	it	cs
 80056f6:	2506      	movcs	r5, #6
 80056f8:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80056fc:	9302      	str	r3, [sp, #8]
 80056fe:	4b07      	ldr	r3, [pc, #28]	; (800571c <_svfiprintf_r+0x8a8>)
 8005700:	9503      	str	r5, [sp, #12]
 8005702:	9309      	str	r3, [sp, #36]	; 0x24
 8005704:	e52e      	b.n	8005164 <_svfiprintf_r+0x2f0>
 8005706:	9503      	str	r5, [sp, #12]
 8005708:	9008      	str	r0, [sp, #32]
 800570a:	e497      	b.n	800503c <_svfiprintf_r+0x1c8>
 800570c:	9807      	ldr	r0, [sp, #28]
 800570e:	230c      	movs	r3, #12
 8005710:	6003      	str	r3, [r0, #0]
 8005712:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005716:	9304      	str	r3, [sp, #16]
 8005718:	e6c1      	b.n	800549e <_svfiprintf_r+0x62a>
 800571a:	bf00      	nop
 800571c:	080068f4 	.word	0x080068f4

08005720 <_calloc_r>:
 8005720:	b510      	push	{r4, lr}
 8005722:	fb01 f102 	mul.w	r1, r1, r2
 8005726:	f7fe fa2f 	bl	8003b88 <_malloc_r>
 800572a:	4604      	mov	r4, r0
 800572c:	b300      	cbz	r0, 8005770 <_calloc_r+0x50>
 800572e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005732:	f022 0203 	bic.w	r2, r2, #3
 8005736:	3a04      	subs	r2, #4
 8005738:	2a24      	cmp	r2, #36	; 0x24
 800573a:	d81b      	bhi.n	8005774 <_calloc_r+0x54>
 800573c:	2a13      	cmp	r2, #19
 800573e:	bf98      	it	ls
 8005740:	4602      	movls	r2, r0
 8005742:	d911      	bls.n	8005768 <_calloc_r+0x48>
 8005744:	2300      	movs	r3, #0
 8005746:	2a1b      	cmp	r2, #27
 8005748:	6003      	str	r3, [r0, #0]
 800574a:	6043      	str	r3, [r0, #4]
 800574c:	bf98      	it	ls
 800574e:	f100 0208 	addls.w	r2, r0, #8
 8005752:	d909      	bls.n	8005768 <_calloc_r+0x48>
 8005754:	2a24      	cmp	r2, #36	; 0x24
 8005756:	6083      	str	r3, [r0, #8]
 8005758:	60c3      	str	r3, [r0, #12]
 800575a:	bf11      	iteee	ne
 800575c:	f100 0210 	addne.w	r2, r0, #16
 8005760:	6103      	streq	r3, [r0, #16]
 8005762:	6143      	streq	r3, [r0, #20]
 8005764:	f100 0218 	addeq.w	r2, r0, #24
 8005768:	2300      	movs	r3, #0
 800576a:	6013      	str	r3, [r2, #0]
 800576c:	6053      	str	r3, [r2, #4]
 800576e:	6093      	str	r3, [r2, #8]
 8005770:	4620      	mov	r0, r4
 8005772:	bd10      	pop	{r4, pc}
 8005774:	2100      	movs	r1, #0
 8005776:	f000 f85b 	bl	8005830 <memset>
 800577a:	4620      	mov	r0, r4
 800577c:	bd10      	pop	{r4, pc}
 800577e:	bf00      	nop

08005780 <memmove>:
 8005780:	4288      	cmp	r0, r1
 8005782:	b4f0      	push	{r4, r5, r6, r7}
 8005784:	d912      	bls.n	80057ac <memmove+0x2c>
 8005786:	188d      	adds	r5, r1, r2
 8005788:	42a8      	cmp	r0, r5
 800578a:	d20f      	bcs.n	80057ac <memmove+0x2c>
 800578c:	b162      	cbz	r2, 80057a8 <memmove+0x28>
 800578e:	4251      	negs	r1, r2
 8005790:	4613      	mov	r3, r2
 8005792:	1882      	adds	r2, r0, r2
 8005794:	186d      	adds	r5, r5, r1
 8005796:	1852      	adds	r2, r2, r1
 8005798:	18ec      	adds	r4, r5, r3
 800579a:	18d1      	adds	r1, r2, r3
 800579c:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 80057a0:	3b01      	subs	r3, #1
 80057a2:	f801 4c01 	strb.w	r4, [r1, #-1]
 80057a6:	d1f7      	bne.n	8005798 <memmove+0x18>
 80057a8:	bcf0      	pop	{r4, r5, r6, r7}
 80057aa:	4770      	bx	lr
 80057ac:	2a0f      	cmp	r2, #15
 80057ae:	bf98      	it	ls
 80057b0:	4603      	movls	r3, r0
 80057b2:	d931      	bls.n	8005818 <memmove+0x98>
 80057b4:	ea41 0300 	orr.w	r3, r1, r0
 80057b8:	079b      	lsls	r3, r3, #30
 80057ba:	d137      	bne.n	800582c <memmove+0xac>
 80057bc:	460c      	mov	r4, r1
 80057be:	4603      	mov	r3, r0
 80057c0:	4615      	mov	r5, r2
 80057c2:	6826      	ldr	r6, [r4, #0]
 80057c4:	601e      	str	r6, [r3, #0]
 80057c6:	6866      	ldr	r6, [r4, #4]
 80057c8:	605e      	str	r6, [r3, #4]
 80057ca:	68a6      	ldr	r6, [r4, #8]
 80057cc:	609e      	str	r6, [r3, #8]
 80057ce:	68e6      	ldr	r6, [r4, #12]
 80057d0:	3d10      	subs	r5, #16
 80057d2:	60de      	str	r6, [r3, #12]
 80057d4:	3410      	adds	r4, #16
 80057d6:	3310      	adds	r3, #16
 80057d8:	2d0f      	cmp	r5, #15
 80057da:	d8f2      	bhi.n	80057c2 <memmove+0x42>
 80057dc:	f1a2 0410 	sub.w	r4, r2, #16
 80057e0:	f024 040f 	bic.w	r4, r4, #15
 80057e4:	f002 020f 	and.w	r2, r2, #15
 80057e8:	3410      	adds	r4, #16
 80057ea:	2a03      	cmp	r2, #3
 80057ec:	eb00 0304 	add.w	r3, r0, r4
 80057f0:	4421      	add	r1, r4
 80057f2:	d911      	bls.n	8005818 <memmove+0x98>
 80057f4:	1f0e      	subs	r6, r1, #4
 80057f6:	461d      	mov	r5, r3
 80057f8:	4614      	mov	r4, r2
 80057fa:	f856 7f04 	ldr.w	r7, [r6, #4]!
 80057fe:	3c04      	subs	r4, #4
 8005800:	2c03      	cmp	r4, #3
 8005802:	f845 7b04 	str.w	r7, [r5], #4
 8005806:	d8f8      	bhi.n	80057fa <memmove+0x7a>
 8005808:	1f14      	subs	r4, r2, #4
 800580a:	f024 0403 	bic.w	r4, r4, #3
 800580e:	3404      	adds	r4, #4
 8005810:	f002 0203 	and.w	r2, r2, #3
 8005814:	1909      	adds	r1, r1, r4
 8005816:	191b      	adds	r3, r3, r4
 8005818:	2a00      	cmp	r2, #0
 800581a:	d0c5      	beq.n	80057a8 <memmove+0x28>
 800581c:	3901      	subs	r1, #1
 800581e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005822:	3a01      	subs	r2, #1
 8005824:	f803 4b01 	strb.w	r4, [r3], #1
 8005828:	d1f9      	bne.n	800581e <memmove+0x9e>
 800582a:	e7bd      	b.n	80057a8 <memmove+0x28>
 800582c:	4603      	mov	r3, r0
 800582e:	e7f5      	b.n	800581c <memmove+0x9c>

08005830 <memset>:
 8005830:	f010 0f03 	tst.w	r0, #3
 8005834:	b470      	push	{r4, r5, r6}
 8005836:	4603      	mov	r3, r0
 8005838:	d042      	beq.n	80058c0 <memset+0x90>
 800583a:	2a00      	cmp	r2, #0
 800583c:	d03e      	beq.n	80058bc <memset+0x8c>
 800583e:	3a01      	subs	r2, #1
 8005840:	b2cd      	uxtb	r5, r1
 8005842:	e003      	b.n	800584c <memset+0x1c>
 8005844:	1e54      	subs	r4, r2, #1
 8005846:	2a00      	cmp	r2, #0
 8005848:	d038      	beq.n	80058bc <memset+0x8c>
 800584a:	4622      	mov	r2, r4
 800584c:	f803 5b01 	strb.w	r5, [r3], #1
 8005850:	f013 0f03 	tst.w	r3, #3
 8005854:	461c      	mov	r4, r3
 8005856:	d1f5      	bne.n	8005844 <memset+0x14>
 8005858:	2a03      	cmp	r2, #3
 800585a:	d929      	bls.n	80058b0 <memset+0x80>
 800585c:	b2cd      	uxtb	r5, r1
 800585e:	2a0f      	cmp	r2, #15
 8005860:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005864:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8005868:	bf84      	itt	hi
 800586a:	4623      	movhi	r3, r4
 800586c:	4616      	movhi	r6, r2
 800586e:	d911      	bls.n	8005894 <memset+0x64>
 8005870:	3e10      	subs	r6, #16
 8005872:	601d      	str	r5, [r3, #0]
 8005874:	605d      	str	r5, [r3, #4]
 8005876:	609d      	str	r5, [r3, #8]
 8005878:	60dd      	str	r5, [r3, #12]
 800587a:	3310      	adds	r3, #16
 800587c:	2e0f      	cmp	r6, #15
 800587e:	d8f7      	bhi.n	8005870 <memset+0x40>
 8005880:	f1a2 0310 	sub.w	r3, r2, #16
 8005884:	f023 030f 	bic.w	r3, r3, #15
 8005888:	f002 020f 	and.w	r2, r2, #15
 800588c:	3310      	adds	r3, #16
 800588e:	2a03      	cmp	r2, #3
 8005890:	441c      	add	r4, r3
 8005892:	d90d      	bls.n	80058b0 <memset+0x80>
 8005894:	4626      	mov	r6, r4
 8005896:	4613      	mov	r3, r2
 8005898:	3b04      	subs	r3, #4
 800589a:	2b03      	cmp	r3, #3
 800589c:	f846 5b04 	str.w	r5, [r6], #4
 80058a0:	d8fa      	bhi.n	8005898 <memset+0x68>
 80058a2:	1f13      	subs	r3, r2, #4
 80058a4:	f023 0303 	bic.w	r3, r3, #3
 80058a8:	3304      	adds	r3, #4
 80058aa:	f002 0203 	and.w	r2, r2, #3
 80058ae:	18e4      	adds	r4, r4, r3
 80058b0:	b2c9      	uxtb	r1, r1
 80058b2:	b11a      	cbz	r2, 80058bc <memset+0x8c>
 80058b4:	3a01      	subs	r2, #1
 80058b6:	f804 1b01 	strb.w	r1, [r4], #1
 80058ba:	d1fb      	bne.n	80058b4 <memset+0x84>
 80058bc:	bc70      	pop	{r4, r5, r6}
 80058be:	4770      	bx	lr
 80058c0:	4604      	mov	r4, r0
 80058c2:	e7c9      	b.n	8005858 <memset+0x28>

080058c4 <_realloc_r>:
 80058c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c8:	460c      	mov	r4, r1
 80058ca:	b083      	sub	sp, #12
 80058cc:	4607      	mov	r7, r0
 80058ce:	4690      	mov	r8, r2
 80058d0:	2900      	cmp	r1, #0
 80058d2:	f000 80fe 	beq.w	8005ad2 <_realloc_r+0x20e>
 80058d6:	f108 050b 	add.w	r5, r8, #11
 80058da:	f7fe fc8b 	bl	80041f4 <__malloc_lock>
 80058de:	2d16      	cmp	r5, #22
 80058e0:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80058e4:	d87d      	bhi.n	80059e2 <_realloc_r+0x11e>
 80058e6:	2210      	movs	r2, #16
 80058e8:	2600      	movs	r6, #0
 80058ea:	4615      	mov	r5, r2
 80058ec:	4545      	cmp	r5, r8
 80058ee:	bf38      	it	cc
 80058f0:	f046 0601 	orrcc.w	r6, r6, #1
 80058f4:	2e00      	cmp	r6, #0
 80058f6:	f040 80f2 	bne.w	8005ade <_realloc_r+0x21a>
 80058fa:	f021 0a03 	bic.w	sl, r1, #3
 80058fe:	4592      	cmp	sl, r2
 8005900:	f1a4 0b08 	sub.w	fp, r4, #8
 8005904:	bfa8      	it	ge
 8005906:	4656      	movge	r6, sl
 8005908:	da55      	bge.n	80059b6 <_realloc_r+0xf2>
 800590a:	4ba0      	ldr	r3, [pc, #640]	; (8005b8c <_realloc_r+0x2c8>)
 800590c:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8005910:	eb0b 000a 	add.w	r0, fp, sl
 8005914:	4584      	cmp	ip, r0
 8005916:	f000 80e7 	beq.w	8005ae8 <_realloc_r+0x224>
 800591a:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800591e:	f02e 0901 	bic.w	r9, lr, #1
 8005922:	4481      	add	r9, r0
 8005924:	f8d9 9004 	ldr.w	r9, [r9, #4]
 8005928:	f019 0f01 	tst.w	r9, #1
 800592c:	bf1c      	itt	ne
 800592e:	46b6      	movne	lr, r6
 8005930:	4670      	movne	r0, lr
 8005932:	d05b      	beq.n	80059ec <_realloc_r+0x128>
 8005934:	07c9      	lsls	r1, r1, #31
 8005936:	d479      	bmi.n	8005a2c <_realloc_r+0x168>
 8005938:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800593c:	ebc1 090b 	rsb	r9, r1, fp
 8005940:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005944:	f021 0103 	bic.w	r1, r1, #3
 8005948:	2800      	cmp	r0, #0
 800594a:	f000 8097 	beq.w	8005a7c <_realloc_r+0x1b8>
 800594e:	4560      	cmp	r0, ip
 8005950:	eb01 0c0a 	add.w	ip, r1, sl
 8005954:	eb0e 060c 	add.w	r6, lr, ip
 8005958:	f000 811a 	beq.w	8005b90 <_realloc_r+0x2cc>
 800595c:	42b2      	cmp	r2, r6
 800595e:	f300 808f 	bgt.w	8005a80 <_realloc_r+0x1bc>
 8005962:	68c3      	ldr	r3, [r0, #12]
 8005964:	6882      	ldr	r2, [r0, #8]
 8005966:	46c8      	mov	r8, r9
 8005968:	609a      	str	r2, [r3, #8]
 800596a:	60d3      	str	r3, [r2, #12]
 800596c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8005970:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8005974:	f1aa 0204 	sub.w	r2, sl, #4
 8005978:	2a24      	cmp	r2, #36	; 0x24
 800597a:	60cb      	str	r3, [r1, #12]
 800597c:	6099      	str	r1, [r3, #8]
 800597e:	f200 8144 	bhi.w	8005c0a <_realloc_r+0x346>
 8005982:	2a13      	cmp	r2, #19
 8005984:	bf98      	it	ls
 8005986:	4643      	movls	r3, r8
 8005988:	d90b      	bls.n	80059a2 <_realloc_r+0xde>
 800598a:	6823      	ldr	r3, [r4, #0]
 800598c:	f8c9 3008 	str.w	r3, [r9, #8]
 8005990:	6863      	ldr	r3, [r4, #4]
 8005992:	2a1b      	cmp	r2, #27
 8005994:	f8c9 300c 	str.w	r3, [r9, #12]
 8005998:	f200 8140 	bhi.w	8005c1c <_realloc_r+0x358>
 800599c:	f109 0310 	add.w	r3, r9, #16
 80059a0:	3408      	adds	r4, #8
 80059a2:	6822      	ldr	r2, [r4, #0]
 80059a4:	601a      	str	r2, [r3, #0]
 80059a6:	6862      	ldr	r2, [r4, #4]
 80059a8:	605a      	str	r2, [r3, #4]
 80059aa:	68a2      	ldr	r2, [r4, #8]
 80059ac:	609a      	str	r2, [r3, #8]
 80059ae:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80059b2:	4644      	mov	r4, r8
 80059b4:	46cb      	mov	fp, r9
 80059b6:	1b72      	subs	r2, r6, r5
 80059b8:	2a0f      	cmp	r2, #15
 80059ba:	d822      	bhi.n	8005a02 <_realloc_r+0x13e>
 80059bc:	f001 0101 	and.w	r1, r1, #1
 80059c0:	eb0b 0306 	add.w	r3, fp, r6
 80059c4:	430e      	orrs	r6, r1
 80059c6:	f8cb 6004 	str.w	r6, [fp, #4]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	f042 0201 	orr.w	r2, r2, #1
 80059d0:	605a      	str	r2, [r3, #4]
 80059d2:	4638      	mov	r0, r7
 80059d4:	f7fe fc10 	bl	80041f8 <__malloc_unlock>
 80059d8:	46a0      	mov	r8, r4
 80059da:	4640      	mov	r0, r8
 80059dc:	b003      	add	sp, #12
 80059de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059e2:	f025 0507 	bic.w	r5, r5, #7
 80059e6:	462a      	mov	r2, r5
 80059e8:	0fee      	lsrs	r6, r5, #31
 80059ea:	e77f      	b.n	80058ec <_realloc_r+0x28>
 80059ec:	f02e 0e03 	bic.w	lr, lr, #3
 80059f0:	eb0e 060a 	add.w	r6, lr, sl
 80059f4:	42b2      	cmp	r2, r6
 80059f6:	dc9d      	bgt.n	8005934 <_realloc_r+0x70>
 80059f8:	68c3      	ldr	r3, [r0, #12]
 80059fa:	6882      	ldr	r2, [r0, #8]
 80059fc:	60d3      	str	r3, [r2, #12]
 80059fe:	609a      	str	r2, [r3, #8]
 8005a00:	e7d9      	b.n	80059b6 <_realloc_r+0xf2>
 8005a02:	eb0b 0305 	add.w	r3, fp, r5
 8005a06:	f001 0101 	and.w	r1, r1, #1
 8005a0a:	1898      	adds	r0, r3, r2
 8005a0c:	430d      	orrs	r5, r1
 8005a0e:	f042 0201 	orr.w	r2, r2, #1
 8005a12:	f8cb 5004 	str.w	r5, [fp, #4]
 8005a16:	605a      	str	r2, [r3, #4]
 8005a18:	6842      	ldr	r2, [r0, #4]
 8005a1a:	f042 0201 	orr.w	r2, r2, #1
 8005a1e:	6042      	str	r2, [r0, #4]
 8005a20:	f103 0108 	add.w	r1, r3, #8
 8005a24:	4638      	mov	r0, r7
 8005a26:	f7fd ffa3 	bl	8003970 <_free_r>
 8005a2a:	e7d2      	b.n	80059d2 <_realloc_r+0x10e>
 8005a2c:	4641      	mov	r1, r8
 8005a2e:	4638      	mov	r0, r7
 8005a30:	f7fe f8aa 	bl	8003b88 <_malloc_r>
 8005a34:	4680      	mov	r8, r0
 8005a36:	b1e8      	cbz	r0, 8005a74 <_realloc_r+0x1b0>
 8005a38:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8005a3c:	f021 0301 	bic.w	r3, r1, #1
 8005a40:	f1a0 0208 	sub.w	r2, r0, #8
 8005a44:	445b      	add	r3, fp
 8005a46:	429a      	cmp	r2, r3
 8005a48:	f000 80d9 	beq.w	8005bfe <_realloc_r+0x33a>
 8005a4c:	f1aa 0204 	sub.w	r2, sl, #4
 8005a50:	2a24      	cmp	r2, #36	; 0x24
 8005a52:	f200 8096 	bhi.w	8005b82 <_realloc_r+0x2be>
 8005a56:	2a13      	cmp	r2, #19
 8005a58:	bf9c      	itt	ls
 8005a5a:	4603      	movls	r3, r0
 8005a5c:	4622      	movls	r2, r4
 8005a5e:	d863      	bhi.n	8005b28 <_realloc_r+0x264>
 8005a60:	6811      	ldr	r1, [r2, #0]
 8005a62:	6019      	str	r1, [r3, #0]
 8005a64:	6851      	ldr	r1, [r2, #4]
 8005a66:	6059      	str	r1, [r3, #4]
 8005a68:	6892      	ldr	r2, [r2, #8]
 8005a6a:	609a      	str	r2, [r3, #8]
 8005a6c:	4638      	mov	r0, r7
 8005a6e:	4621      	mov	r1, r4
 8005a70:	f7fd ff7e 	bl	8003970 <_free_r>
 8005a74:	4638      	mov	r0, r7
 8005a76:	f7fe fbbf 	bl	80041f8 <__malloc_unlock>
 8005a7a:	e7ae      	b.n	80059da <_realloc_r+0x116>
 8005a7c:	eb01 0c0a 	add.w	ip, r1, sl
 8005a80:	4562      	cmp	r2, ip
 8005a82:	dcd3      	bgt.n	8005a2c <_realloc_r+0x168>
 8005a84:	464e      	mov	r6, r9
 8005a86:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8005a8a:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8005a8e:	f1aa 0204 	sub.w	r2, sl, #4
 8005a92:	2a24      	cmp	r2, #36	; 0x24
 8005a94:	60cb      	str	r3, [r1, #12]
 8005a96:	6099      	str	r1, [r3, #8]
 8005a98:	d865      	bhi.n	8005b66 <_realloc_r+0x2a2>
 8005a9a:	2a13      	cmp	r2, #19
 8005a9c:	bf98      	it	ls
 8005a9e:	4633      	movls	r3, r6
 8005aa0:	d90b      	bls.n	8005aba <_realloc_r+0x1f6>
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	f8c9 3008 	str.w	r3, [r9, #8]
 8005aa8:	6863      	ldr	r3, [r4, #4]
 8005aaa:	2a1b      	cmp	r2, #27
 8005aac:	f8c9 300c 	str.w	r3, [r9, #12]
 8005ab0:	f200 80c0 	bhi.w	8005c34 <_realloc_r+0x370>
 8005ab4:	f109 0310 	add.w	r3, r9, #16
 8005ab8:	3408      	adds	r4, #8
 8005aba:	6822      	ldr	r2, [r4, #0]
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	6862      	ldr	r2, [r4, #4]
 8005ac0:	605a      	str	r2, [r3, #4]
 8005ac2:	68a2      	ldr	r2, [r4, #8]
 8005ac4:	609a      	str	r2, [r3, #8]
 8005ac6:	4634      	mov	r4, r6
 8005ac8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005acc:	4666      	mov	r6, ip
 8005ace:	46cb      	mov	fp, r9
 8005ad0:	e771      	b.n	80059b6 <_realloc_r+0xf2>
 8005ad2:	4611      	mov	r1, r2
 8005ad4:	b003      	add	sp, #12
 8005ad6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ada:	f7fe b855 	b.w	8003b88 <_malloc_r>
 8005ade:	230c      	movs	r3, #12
 8005ae0:	603b      	str	r3, [r7, #0]
 8005ae2:	f04f 0800 	mov.w	r8, #0
 8005ae6:	e778      	b.n	80059da <_realloc_r+0x116>
 8005ae8:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8005aec:	f026 0e03 	bic.w	lr, r6, #3
 8005af0:	eb0e 000a 	add.w	r0, lr, sl
 8005af4:	f105 0610 	add.w	r6, r5, #16
 8005af8:	42b0      	cmp	r0, r6
 8005afa:	bfb8      	it	lt
 8005afc:	4660      	movlt	r0, ip
 8005afe:	f6ff af19 	blt.w	8005934 <_realloc_r+0x70>
 8005b02:	eb0b 0205 	add.w	r2, fp, r5
 8005b06:	1b41      	subs	r1, r0, r5
 8005b08:	f041 0101 	orr.w	r1, r1, #1
 8005b0c:	6051      	str	r1, [r2, #4]
 8005b0e:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8005b12:	609a      	str	r2, [r3, #8]
 8005b14:	f001 0301 	and.w	r3, r1, #1
 8005b18:	431d      	orrs	r5, r3
 8005b1a:	f844 5c04 	str.w	r5, [r4, #-4]
 8005b1e:	4638      	mov	r0, r7
 8005b20:	f7fe fb6a 	bl	80041f8 <__malloc_unlock>
 8005b24:	46a0      	mov	r8, r4
 8005b26:	e758      	b.n	80059da <_realloc_r+0x116>
 8005b28:	6823      	ldr	r3, [r4, #0]
 8005b2a:	6003      	str	r3, [r0, #0]
 8005b2c:	6863      	ldr	r3, [r4, #4]
 8005b2e:	2a1b      	cmp	r2, #27
 8005b30:	6043      	str	r3, [r0, #4]
 8005b32:	bf9c      	itt	ls
 8005b34:	f104 0208 	addls.w	r2, r4, #8
 8005b38:	f100 0308 	addls.w	r3, r0, #8
 8005b3c:	d990      	bls.n	8005a60 <_realloc_r+0x19c>
 8005b3e:	68a3      	ldr	r3, [r4, #8]
 8005b40:	6083      	str	r3, [r0, #8]
 8005b42:	68e3      	ldr	r3, [r4, #12]
 8005b44:	2a24      	cmp	r2, #36	; 0x24
 8005b46:	60c3      	str	r3, [r0, #12]
 8005b48:	bf03      	ittte	eq
 8005b4a:	6923      	ldreq	r3, [r4, #16]
 8005b4c:	6103      	streq	r3, [r0, #16]
 8005b4e:	6962      	ldreq	r2, [r4, #20]
 8005b50:	f100 0310 	addne.w	r3, r0, #16
 8005b54:	bf09      	itett	eq
 8005b56:	6142      	streq	r2, [r0, #20]
 8005b58:	f104 0210 	addne.w	r2, r4, #16
 8005b5c:	f100 0318 	addeq.w	r3, r0, #24
 8005b60:	f104 0218 	addeq.w	r2, r4, #24
 8005b64:	e77c      	b.n	8005a60 <_realloc_r+0x19c>
 8005b66:	4621      	mov	r1, r4
 8005b68:	4630      	mov	r0, r6
 8005b6a:	f8cd c004 	str.w	ip, [sp, #4]
 8005b6e:	f7ff fe07 	bl	8005780 <memmove>
 8005b72:	f8dd c004 	ldr.w	ip, [sp, #4]
 8005b76:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005b7a:	4634      	mov	r4, r6
 8005b7c:	46cb      	mov	fp, r9
 8005b7e:	4666      	mov	r6, ip
 8005b80:	e719      	b.n	80059b6 <_realloc_r+0xf2>
 8005b82:	4621      	mov	r1, r4
 8005b84:	f7ff fdfc 	bl	8005780 <memmove>
 8005b88:	e770      	b.n	8005a6c <_realloc_r+0x1a8>
 8005b8a:	bf00      	nop
 8005b8c:	2000054c 	.word	0x2000054c
 8005b90:	f105 0110 	add.w	r1, r5, #16
 8005b94:	428e      	cmp	r6, r1
 8005b96:	f6ff af73 	blt.w	8005a80 <_realloc_r+0x1bc>
 8005b9a:	46c8      	mov	r8, r9
 8005b9c:	f8d9 100c 	ldr.w	r1, [r9, #12]
 8005ba0:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8005ba4:	f1aa 0204 	sub.w	r2, sl, #4
 8005ba8:	2a24      	cmp	r2, #36	; 0x24
 8005baa:	60c1      	str	r1, [r0, #12]
 8005bac:	6088      	str	r0, [r1, #8]
 8005bae:	d861      	bhi.n	8005c74 <_realloc_r+0x3b0>
 8005bb0:	2a13      	cmp	r2, #19
 8005bb2:	bf98      	it	ls
 8005bb4:	4642      	movls	r2, r8
 8005bb6:	d90a      	bls.n	8005bce <_realloc_r+0x30a>
 8005bb8:	6821      	ldr	r1, [r4, #0]
 8005bba:	f8c9 1008 	str.w	r1, [r9, #8]
 8005bbe:	6861      	ldr	r1, [r4, #4]
 8005bc0:	2a1b      	cmp	r2, #27
 8005bc2:	f8c9 100c 	str.w	r1, [r9, #12]
 8005bc6:	d85c      	bhi.n	8005c82 <_realloc_r+0x3be>
 8005bc8:	f109 0210 	add.w	r2, r9, #16
 8005bcc:	3408      	adds	r4, #8
 8005bce:	6821      	ldr	r1, [r4, #0]
 8005bd0:	6011      	str	r1, [r2, #0]
 8005bd2:	6861      	ldr	r1, [r4, #4]
 8005bd4:	6051      	str	r1, [r2, #4]
 8005bd6:	68a1      	ldr	r1, [r4, #8]
 8005bd8:	6091      	str	r1, [r2, #8]
 8005bda:	eb09 0205 	add.w	r2, r9, r5
 8005bde:	1b71      	subs	r1, r6, r5
 8005be0:	f041 0101 	orr.w	r1, r1, #1
 8005be4:	6051      	str	r1, [r2, #4]
 8005be6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005bea:	609a      	str	r2, [r3, #8]
 8005bec:	f001 0301 	and.w	r3, r1, #1
 8005bf0:	431d      	orrs	r5, r3
 8005bf2:	f8c9 5004 	str.w	r5, [r9, #4]
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	f7fe fafe 	bl	80041f8 <__malloc_unlock>
 8005bfc:	e6ed      	b.n	80059da <_realloc_r+0x116>
 8005bfe:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8005c02:	f026 0603 	bic.w	r6, r6, #3
 8005c06:	4456      	add	r6, sl
 8005c08:	e6d5      	b.n	80059b6 <_realloc_r+0xf2>
 8005c0a:	4621      	mov	r1, r4
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	f7ff fdb7 	bl	8005780 <memmove>
 8005c12:	4644      	mov	r4, r8
 8005c14:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005c18:	46cb      	mov	fp, r9
 8005c1a:	e6cc      	b.n	80059b6 <_realloc_r+0xf2>
 8005c1c:	68a3      	ldr	r3, [r4, #8]
 8005c1e:	f8c9 3010 	str.w	r3, [r9, #16]
 8005c22:	68e3      	ldr	r3, [r4, #12]
 8005c24:	2a24      	cmp	r2, #36	; 0x24
 8005c26:	f8c9 3014 	str.w	r3, [r9, #20]
 8005c2a:	d00f      	beq.n	8005c4c <_realloc_r+0x388>
 8005c2c:	f109 0318 	add.w	r3, r9, #24
 8005c30:	3410      	adds	r4, #16
 8005c32:	e6b6      	b.n	80059a2 <_realloc_r+0xde>
 8005c34:	68a3      	ldr	r3, [r4, #8]
 8005c36:	f8c9 3010 	str.w	r3, [r9, #16]
 8005c3a:	68e3      	ldr	r3, [r4, #12]
 8005c3c:	2a24      	cmp	r2, #36	; 0x24
 8005c3e:	f8c9 3014 	str.w	r3, [r9, #20]
 8005c42:	d00d      	beq.n	8005c60 <_realloc_r+0x39c>
 8005c44:	f109 0318 	add.w	r3, r9, #24
 8005c48:	3410      	adds	r4, #16
 8005c4a:	e736      	b.n	8005aba <_realloc_r+0x1f6>
 8005c4c:	6923      	ldr	r3, [r4, #16]
 8005c4e:	f8c9 3018 	str.w	r3, [r9, #24]
 8005c52:	6962      	ldr	r2, [r4, #20]
 8005c54:	f109 0320 	add.w	r3, r9, #32
 8005c58:	f8c9 201c 	str.w	r2, [r9, #28]
 8005c5c:	3418      	adds	r4, #24
 8005c5e:	e6a0      	b.n	80059a2 <_realloc_r+0xde>
 8005c60:	6923      	ldr	r3, [r4, #16]
 8005c62:	f8c9 3018 	str.w	r3, [r9, #24]
 8005c66:	6962      	ldr	r2, [r4, #20]
 8005c68:	f109 0320 	add.w	r3, r9, #32
 8005c6c:	f8c9 201c 	str.w	r2, [r9, #28]
 8005c70:	3418      	adds	r4, #24
 8005c72:	e722      	b.n	8005aba <_realloc_r+0x1f6>
 8005c74:	4640      	mov	r0, r8
 8005c76:	4621      	mov	r1, r4
 8005c78:	9301      	str	r3, [sp, #4]
 8005c7a:	f7ff fd81 	bl	8005780 <memmove>
 8005c7e:	9b01      	ldr	r3, [sp, #4]
 8005c80:	e7ab      	b.n	8005bda <_realloc_r+0x316>
 8005c82:	68a1      	ldr	r1, [r4, #8]
 8005c84:	f8c9 1010 	str.w	r1, [r9, #16]
 8005c88:	68e1      	ldr	r1, [r4, #12]
 8005c8a:	2a24      	cmp	r2, #36	; 0x24
 8005c8c:	f8c9 1014 	str.w	r1, [r9, #20]
 8005c90:	d003      	beq.n	8005c9a <_realloc_r+0x3d6>
 8005c92:	f109 0218 	add.w	r2, r9, #24
 8005c96:	3410      	adds	r4, #16
 8005c98:	e799      	b.n	8005bce <_realloc_r+0x30a>
 8005c9a:	6922      	ldr	r2, [r4, #16]
 8005c9c:	f8c9 2018 	str.w	r2, [r9, #24]
 8005ca0:	6961      	ldr	r1, [r4, #20]
 8005ca2:	f109 0220 	add.w	r2, r9, #32
 8005ca6:	f8c9 101c 	str.w	r1, [r9, #28]
 8005caa:	3418      	adds	r4, #24
 8005cac:	e78f      	b.n	8005bce <_realloc_r+0x30a>
 8005cae:	bf00      	nop

08005cb0 <__aeabi_drsub>:
 8005cb0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8005cb4:	e002      	b.n	8005cbc <__adddf3>
 8005cb6:	bf00      	nop

08005cb8 <__aeabi_dsub>:
 8005cb8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08005cbc <__adddf3>:
 8005cbc:	b530      	push	{r4, r5, lr}
 8005cbe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8005cc2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8005cc6:	ea94 0f05 	teq	r4, r5
 8005cca:	bf08      	it	eq
 8005ccc:	ea90 0f02 	teqeq	r0, r2
 8005cd0:	bf1f      	itttt	ne
 8005cd2:	ea54 0c00 	orrsne.w	ip, r4, r0
 8005cd6:	ea55 0c02 	orrsne.w	ip, r5, r2
 8005cda:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8005cde:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005ce2:	f000 80e2 	beq.w	8005eaa <__adddf3+0x1ee>
 8005ce6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8005cea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8005cee:	bfb8      	it	lt
 8005cf0:	426d      	neglt	r5, r5
 8005cf2:	dd0c      	ble.n	8005d0e <__adddf3+0x52>
 8005cf4:	442c      	add	r4, r5
 8005cf6:	ea80 0202 	eor.w	r2, r0, r2
 8005cfa:	ea81 0303 	eor.w	r3, r1, r3
 8005cfe:	ea82 0000 	eor.w	r0, r2, r0
 8005d02:	ea83 0101 	eor.w	r1, r3, r1
 8005d06:	ea80 0202 	eor.w	r2, r0, r2
 8005d0a:	ea81 0303 	eor.w	r3, r1, r3
 8005d0e:	2d36      	cmp	r5, #54	; 0x36
 8005d10:	bf88      	it	hi
 8005d12:	bd30      	pophi	{r4, r5, pc}
 8005d14:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8005d18:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005d1c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8005d20:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8005d24:	d002      	beq.n	8005d2c <__adddf3+0x70>
 8005d26:	4240      	negs	r0, r0
 8005d28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005d2c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8005d30:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005d34:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8005d38:	d002      	beq.n	8005d40 <__adddf3+0x84>
 8005d3a:	4252      	negs	r2, r2
 8005d3c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8005d40:	ea94 0f05 	teq	r4, r5
 8005d44:	f000 80a7 	beq.w	8005e96 <__adddf3+0x1da>
 8005d48:	f1a4 0401 	sub.w	r4, r4, #1
 8005d4c:	f1d5 0e20 	rsbs	lr, r5, #32
 8005d50:	db0d      	blt.n	8005d6e <__adddf3+0xb2>
 8005d52:	fa02 fc0e 	lsl.w	ip, r2, lr
 8005d56:	fa22 f205 	lsr.w	r2, r2, r5
 8005d5a:	1880      	adds	r0, r0, r2
 8005d5c:	f141 0100 	adc.w	r1, r1, #0
 8005d60:	fa03 f20e 	lsl.w	r2, r3, lr
 8005d64:	1880      	adds	r0, r0, r2
 8005d66:	fa43 f305 	asr.w	r3, r3, r5
 8005d6a:	4159      	adcs	r1, r3
 8005d6c:	e00e      	b.n	8005d8c <__adddf3+0xd0>
 8005d6e:	f1a5 0520 	sub.w	r5, r5, #32
 8005d72:	f10e 0e20 	add.w	lr, lr, #32
 8005d76:	2a01      	cmp	r2, #1
 8005d78:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005d7c:	bf28      	it	cs
 8005d7e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8005d82:	fa43 f305 	asr.w	r3, r3, r5
 8005d86:	18c0      	adds	r0, r0, r3
 8005d88:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005d8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005d90:	d507      	bpl.n	8005da2 <__adddf3+0xe6>
 8005d92:	f04f 0e00 	mov.w	lr, #0
 8005d96:	f1dc 0c00 	rsbs	ip, ip, #0
 8005d9a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8005d9e:	eb6e 0101 	sbc.w	r1, lr, r1
 8005da2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005da6:	d31b      	bcc.n	8005de0 <__adddf3+0x124>
 8005da8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8005dac:	d30c      	bcc.n	8005dc8 <__adddf3+0x10c>
 8005dae:	0849      	lsrs	r1, r1, #1
 8005db0:	ea5f 0030 	movs.w	r0, r0, rrx
 8005db4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8005db8:	f104 0401 	add.w	r4, r4, #1
 8005dbc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005dc0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8005dc4:	f080 809a 	bcs.w	8005efc <__adddf3+0x240>
 8005dc8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005dcc:	bf08      	it	eq
 8005dce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005dd2:	f150 0000 	adcs.w	r0, r0, #0
 8005dd6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005dda:	ea41 0105 	orr.w	r1, r1, r5
 8005dde:	bd30      	pop	{r4, r5, pc}
 8005de0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8005de4:	4140      	adcs	r0, r0
 8005de6:	eb41 0101 	adc.w	r1, r1, r1
 8005dea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005dee:	f1a4 0401 	sub.w	r4, r4, #1
 8005df2:	d1e9      	bne.n	8005dc8 <__adddf3+0x10c>
 8005df4:	f091 0f00 	teq	r1, #0
 8005df8:	bf04      	itt	eq
 8005dfa:	4601      	moveq	r1, r0
 8005dfc:	2000      	moveq	r0, #0
 8005dfe:	fab1 f381 	clz	r3, r1
 8005e02:	bf08      	it	eq
 8005e04:	3320      	addeq	r3, #32
 8005e06:	f1a3 030b 	sub.w	r3, r3, #11
 8005e0a:	f1b3 0220 	subs.w	r2, r3, #32
 8005e0e:	da0c      	bge.n	8005e2a <__adddf3+0x16e>
 8005e10:	320c      	adds	r2, #12
 8005e12:	dd08      	ble.n	8005e26 <__adddf3+0x16a>
 8005e14:	f102 0c14 	add.w	ip, r2, #20
 8005e18:	f1c2 020c 	rsb	r2, r2, #12
 8005e1c:	fa01 f00c 	lsl.w	r0, r1, ip
 8005e20:	fa21 f102 	lsr.w	r1, r1, r2
 8005e24:	e00c      	b.n	8005e40 <__adddf3+0x184>
 8005e26:	f102 0214 	add.w	r2, r2, #20
 8005e2a:	bfd8      	it	le
 8005e2c:	f1c2 0c20 	rsble	ip, r2, #32
 8005e30:	fa01 f102 	lsl.w	r1, r1, r2
 8005e34:	fa20 fc0c 	lsr.w	ip, r0, ip
 8005e38:	bfdc      	itt	le
 8005e3a:	ea41 010c 	orrle.w	r1, r1, ip
 8005e3e:	4090      	lslle	r0, r2
 8005e40:	1ae4      	subs	r4, r4, r3
 8005e42:	bfa2      	ittt	ge
 8005e44:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8005e48:	4329      	orrge	r1, r5
 8005e4a:	bd30      	popge	{r4, r5, pc}
 8005e4c:	ea6f 0404 	mvn.w	r4, r4
 8005e50:	3c1f      	subs	r4, #31
 8005e52:	da1c      	bge.n	8005e8e <__adddf3+0x1d2>
 8005e54:	340c      	adds	r4, #12
 8005e56:	dc0e      	bgt.n	8005e76 <__adddf3+0x1ba>
 8005e58:	f104 0414 	add.w	r4, r4, #20
 8005e5c:	f1c4 0220 	rsb	r2, r4, #32
 8005e60:	fa20 f004 	lsr.w	r0, r0, r4
 8005e64:	fa01 f302 	lsl.w	r3, r1, r2
 8005e68:	ea40 0003 	orr.w	r0, r0, r3
 8005e6c:	fa21 f304 	lsr.w	r3, r1, r4
 8005e70:	ea45 0103 	orr.w	r1, r5, r3
 8005e74:	bd30      	pop	{r4, r5, pc}
 8005e76:	f1c4 040c 	rsb	r4, r4, #12
 8005e7a:	f1c4 0220 	rsb	r2, r4, #32
 8005e7e:	fa20 f002 	lsr.w	r0, r0, r2
 8005e82:	fa01 f304 	lsl.w	r3, r1, r4
 8005e86:	ea40 0003 	orr.w	r0, r0, r3
 8005e8a:	4629      	mov	r1, r5
 8005e8c:	bd30      	pop	{r4, r5, pc}
 8005e8e:	fa21 f004 	lsr.w	r0, r1, r4
 8005e92:	4629      	mov	r1, r5
 8005e94:	bd30      	pop	{r4, r5, pc}
 8005e96:	f094 0f00 	teq	r4, #0
 8005e9a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005e9e:	bf06      	itte	eq
 8005ea0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8005ea4:	3401      	addeq	r4, #1
 8005ea6:	3d01      	subne	r5, #1
 8005ea8:	e74e      	b.n	8005d48 <__adddf3+0x8c>
 8005eaa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005eae:	bf18      	it	ne
 8005eb0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005eb4:	d029      	beq.n	8005f0a <__adddf3+0x24e>
 8005eb6:	ea94 0f05 	teq	r4, r5
 8005eba:	bf08      	it	eq
 8005ebc:	ea90 0f02 	teqeq	r0, r2
 8005ec0:	d005      	beq.n	8005ece <__adddf3+0x212>
 8005ec2:	ea54 0c00 	orrs.w	ip, r4, r0
 8005ec6:	bf04      	itt	eq
 8005ec8:	4619      	moveq	r1, r3
 8005eca:	4610      	moveq	r0, r2
 8005ecc:	bd30      	pop	{r4, r5, pc}
 8005ece:	ea91 0f03 	teq	r1, r3
 8005ed2:	bf1e      	ittt	ne
 8005ed4:	2100      	movne	r1, #0
 8005ed6:	2000      	movne	r0, #0
 8005ed8:	bd30      	popne	{r4, r5, pc}
 8005eda:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8005ede:	d105      	bne.n	8005eec <__adddf3+0x230>
 8005ee0:	0040      	lsls	r0, r0, #1
 8005ee2:	4149      	adcs	r1, r1
 8005ee4:	bf28      	it	cs
 8005ee6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8005eea:	bd30      	pop	{r4, r5, pc}
 8005eec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8005ef0:	bf3c      	itt	cc
 8005ef2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8005ef6:	bd30      	popcc	{r4, r5, pc}
 8005ef8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005efc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8005f00:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005f04:	f04f 0000 	mov.w	r0, #0
 8005f08:	bd30      	pop	{r4, r5, pc}
 8005f0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005f0e:	bf1a      	itte	ne
 8005f10:	4619      	movne	r1, r3
 8005f12:	4610      	movne	r0, r2
 8005f14:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8005f18:	bf1c      	itt	ne
 8005f1a:	460b      	movne	r3, r1
 8005f1c:	4602      	movne	r2, r0
 8005f1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005f22:	bf06      	itte	eq
 8005f24:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8005f28:	ea91 0f03 	teqeq	r1, r3
 8005f2c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8005f30:	bd30      	pop	{r4, r5, pc}
 8005f32:	bf00      	nop

08005f34 <__aeabi_ui2d>:
 8005f34:	f090 0f00 	teq	r0, #0
 8005f38:	bf04      	itt	eq
 8005f3a:	2100      	moveq	r1, #0
 8005f3c:	4770      	bxeq	lr
 8005f3e:	b530      	push	{r4, r5, lr}
 8005f40:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005f44:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005f48:	f04f 0500 	mov.w	r5, #0
 8005f4c:	f04f 0100 	mov.w	r1, #0
 8005f50:	e750      	b.n	8005df4 <__adddf3+0x138>
 8005f52:	bf00      	nop

08005f54 <__aeabi_i2d>:
 8005f54:	f090 0f00 	teq	r0, #0
 8005f58:	bf04      	itt	eq
 8005f5a:	2100      	moveq	r1, #0
 8005f5c:	4770      	bxeq	lr
 8005f5e:	b530      	push	{r4, r5, lr}
 8005f60:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005f64:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005f68:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8005f6c:	bf48      	it	mi
 8005f6e:	4240      	negmi	r0, r0
 8005f70:	f04f 0100 	mov.w	r1, #0
 8005f74:	e73e      	b.n	8005df4 <__adddf3+0x138>
 8005f76:	bf00      	nop

08005f78 <__aeabi_f2d>:
 8005f78:	0042      	lsls	r2, r0, #1
 8005f7a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8005f7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8005f82:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8005f86:	bf1f      	itttt	ne
 8005f88:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8005f8c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005f90:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8005f94:	4770      	bxne	lr
 8005f96:	f092 0f00 	teq	r2, #0
 8005f9a:	bf14      	ite	ne
 8005f9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005fa0:	4770      	bxeq	lr
 8005fa2:	b530      	push	{r4, r5, lr}
 8005fa4:	f44f 7460 	mov.w	r4, #896	; 0x380
 8005fa8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005fac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005fb0:	e720      	b.n	8005df4 <__adddf3+0x138>
 8005fb2:	bf00      	nop

08005fb4 <__aeabi_ul2d>:
 8005fb4:	ea50 0201 	orrs.w	r2, r0, r1
 8005fb8:	bf08      	it	eq
 8005fba:	4770      	bxeq	lr
 8005fbc:	b530      	push	{r4, r5, lr}
 8005fbe:	f04f 0500 	mov.w	r5, #0
 8005fc2:	e00a      	b.n	8005fda <__aeabi_l2d+0x16>

08005fc4 <__aeabi_l2d>:
 8005fc4:	ea50 0201 	orrs.w	r2, r0, r1
 8005fc8:	bf08      	it	eq
 8005fca:	4770      	bxeq	lr
 8005fcc:	b530      	push	{r4, r5, lr}
 8005fce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8005fd2:	d502      	bpl.n	8005fda <__aeabi_l2d+0x16>
 8005fd4:	4240      	negs	r0, r0
 8005fd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005fda:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005fde:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005fe2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8005fe6:	f43f aedc 	beq.w	8005da2 <__adddf3+0xe6>
 8005fea:	f04f 0203 	mov.w	r2, #3
 8005fee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005ff2:	bf18      	it	ne
 8005ff4:	3203      	addne	r2, #3
 8005ff6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005ffa:	bf18      	it	ne
 8005ffc:	3203      	addne	r2, #3
 8005ffe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8006002:	f1c2 0320 	rsb	r3, r2, #32
 8006006:	fa00 fc03 	lsl.w	ip, r0, r3
 800600a:	fa20 f002 	lsr.w	r0, r0, r2
 800600e:	fa01 fe03 	lsl.w	lr, r1, r3
 8006012:	ea40 000e 	orr.w	r0, r0, lr
 8006016:	fa21 f102 	lsr.w	r1, r1, r2
 800601a:	4414      	add	r4, r2
 800601c:	e6c1      	b.n	8005da2 <__adddf3+0xe6>
 800601e:	bf00      	nop

08006020 <__aeabi_dmul>:
 8006020:	b570      	push	{r4, r5, r6, lr}
 8006022:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006026:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800602a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800602e:	bf1d      	ittte	ne
 8006030:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006034:	ea94 0f0c 	teqne	r4, ip
 8006038:	ea95 0f0c 	teqne	r5, ip
 800603c:	f000 f8de 	bleq	80061fc <__aeabi_dmul+0x1dc>
 8006040:	442c      	add	r4, r5
 8006042:	ea81 0603 	eor.w	r6, r1, r3
 8006046:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800604a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800604e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8006052:	bf18      	it	ne
 8006054:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8006058:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800605c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006060:	d038      	beq.n	80060d4 <__aeabi_dmul+0xb4>
 8006062:	fba0 ce02 	umull	ip, lr, r0, r2
 8006066:	f04f 0500 	mov.w	r5, #0
 800606a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800606e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8006072:	fbe0 e503 	umlal	lr, r5, r0, r3
 8006076:	f04f 0600 	mov.w	r6, #0
 800607a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800607e:	f09c 0f00 	teq	ip, #0
 8006082:	bf18      	it	ne
 8006084:	f04e 0e01 	orrne.w	lr, lr, #1
 8006088:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800608c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8006090:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8006094:	d204      	bcs.n	80060a0 <__aeabi_dmul+0x80>
 8006096:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800609a:	416d      	adcs	r5, r5
 800609c:	eb46 0606 	adc.w	r6, r6, r6
 80060a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80060a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80060a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80060ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80060b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80060b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80060b8:	bf88      	it	hi
 80060ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80060be:	d81e      	bhi.n	80060fe <__aeabi_dmul+0xde>
 80060c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80060c4:	bf08      	it	eq
 80060c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80060ca:	f150 0000 	adcs.w	r0, r0, #0
 80060ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80060d2:	bd70      	pop	{r4, r5, r6, pc}
 80060d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80060d8:	ea46 0101 	orr.w	r1, r6, r1
 80060dc:	ea40 0002 	orr.w	r0, r0, r2
 80060e0:	ea81 0103 	eor.w	r1, r1, r3
 80060e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80060e8:	bfc2      	ittt	gt
 80060ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80060ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80060f2:	bd70      	popgt	{r4, r5, r6, pc}
 80060f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80060f8:	f04f 0e00 	mov.w	lr, #0
 80060fc:	3c01      	subs	r4, #1
 80060fe:	f300 80ab 	bgt.w	8006258 <__aeabi_dmul+0x238>
 8006102:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8006106:	bfde      	ittt	le
 8006108:	2000      	movle	r0, #0
 800610a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800610e:	bd70      	pople	{r4, r5, r6, pc}
 8006110:	f1c4 0400 	rsb	r4, r4, #0
 8006114:	3c20      	subs	r4, #32
 8006116:	da35      	bge.n	8006184 <__aeabi_dmul+0x164>
 8006118:	340c      	adds	r4, #12
 800611a:	dc1b      	bgt.n	8006154 <__aeabi_dmul+0x134>
 800611c:	f104 0414 	add.w	r4, r4, #20
 8006120:	f1c4 0520 	rsb	r5, r4, #32
 8006124:	fa00 f305 	lsl.w	r3, r0, r5
 8006128:	fa20 f004 	lsr.w	r0, r0, r4
 800612c:	fa01 f205 	lsl.w	r2, r1, r5
 8006130:	ea40 0002 	orr.w	r0, r0, r2
 8006134:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8006138:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800613c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006140:	fa21 f604 	lsr.w	r6, r1, r4
 8006144:	eb42 0106 	adc.w	r1, r2, r6
 8006148:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800614c:	bf08      	it	eq
 800614e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006152:	bd70      	pop	{r4, r5, r6, pc}
 8006154:	f1c4 040c 	rsb	r4, r4, #12
 8006158:	f1c4 0520 	rsb	r5, r4, #32
 800615c:	fa00 f304 	lsl.w	r3, r0, r4
 8006160:	fa20 f005 	lsr.w	r0, r0, r5
 8006164:	fa01 f204 	lsl.w	r2, r1, r4
 8006168:	ea40 0002 	orr.w	r0, r0, r2
 800616c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006170:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006174:	f141 0100 	adc.w	r1, r1, #0
 8006178:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800617c:	bf08      	it	eq
 800617e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006182:	bd70      	pop	{r4, r5, r6, pc}
 8006184:	f1c4 0520 	rsb	r5, r4, #32
 8006188:	fa00 f205 	lsl.w	r2, r0, r5
 800618c:	ea4e 0e02 	orr.w	lr, lr, r2
 8006190:	fa20 f304 	lsr.w	r3, r0, r4
 8006194:	fa01 f205 	lsl.w	r2, r1, r5
 8006198:	ea43 0302 	orr.w	r3, r3, r2
 800619c:	fa21 f004 	lsr.w	r0, r1, r4
 80061a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80061a4:	fa21 f204 	lsr.w	r2, r1, r4
 80061a8:	ea20 0002 	bic.w	r0, r0, r2
 80061ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80061b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80061b4:	bf08      	it	eq
 80061b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80061ba:	bd70      	pop	{r4, r5, r6, pc}
 80061bc:	f094 0f00 	teq	r4, #0
 80061c0:	d10f      	bne.n	80061e2 <__aeabi_dmul+0x1c2>
 80061c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80061c6:	0040      	lsls	r0, r0, #1
 80061c8:	eb41 0101 	adc.w	r1, r1, r1
 80061cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80061d0:	bf08      	it	eq
 80061d2:	3c01      	subeq	r4, #1
 80061d4:	d0f7      	beq.n	80061c6 <__aeabi_dmul+0x1a6>
 80061d6:	ea41 0106 	orr.w	r1, r1, r6
 80061da:	f095 0f00 	teq	r5, #0
 80061de:	bf18      	it	ne
 80061e0:	4770      	bxne	lr
 80061e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80061e6:	0052      	lsls	r2, r2, #1
 80061e8:	eb43 0303 	adc.w	r3, r3, r3
 80061ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80061f0:	bf08      	it	eq
 80061f2:	3d01      	subeq	r5, #1
 80061f4:	d0f7      	beq.n	80061e6 <__aeabi_dmul+0x1c6>
 80061f6:	ea43 0306 	orr.w	r3, r3, r6
 80061fa:	4770      	bx	lr
 80061fc:	ea94 0f0c 	teq	r4, ip
 8006200:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006204:	bf18      	it	ne
 8006206:	ea95 0f0c 	teqne	r5, ip
 800620a:	d00c      	beq.n	8006226 <__aeabi_dmul+0x206>
 800620c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006210:	bf18      	it	ne
 8006212:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006216:	d1d1      	bne.n	80061bc <__aeabi_dmul+0x19c>
 8006218:	ea81 0103 	eor.w	r1, r1, r3
 800621c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006220:	f04f 0000 	mov.w	r0, #0
 8006224:	bd70      	pop	{r4, r5, r6, pc}
 8006226:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800622a:	bf06      	itte	eq
 800622c:	4610      	moveq	r0, r2
 800622e:	4619      	moveq	r1, r3
 8006230:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006234:	d019      	beq.n	800626a <__aeabi_dmul+0x24a>
 8006236:	ea94 0f0c 	teq	r4, ip
 800623a:	d102      	bne.n	8006242 <__aeabi_dmul+0x222>
 800623c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8006240:	d113      	bne.n	800626a <__aeabi_dmul+0x24a>
 8006242:	ea95 0f0c 	teq	r5, ip
 8006246:	d105      	bne.n	8006254 <__aeabi_dmul+0x234>
 8006248:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800624c:	bf1c      	itt	ne
 800624e:	4610      	movne	r0, r2
 8006250:	4619      	movne	r1, r3
 8006252:	d10a      	bne.n	800626a <__aeabi_dmul+0x24a>
 8006254:	ea81 0103 	eor.w	r1, r1, r3
 8006258:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800625c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006260:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006264:	f04f 0000 	mov.w	r0, #0
 8006268:	bd70      	pop	{r4, r5, r6, pc}
 800626a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800626e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8006272:	bd70      	pop	{r4, r5, r6, pc}

08006274 <__aeabi_ddiv>:
 8006274:	b570      	push	{r4, r5, r6, lr}
 8006276:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800627a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800627e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8006282:	bf1d      	ittte	ne
 8006284:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006288:	ea94 0f0c 	teqne	r4, ip
 800628c:	ea95 0f0c 	teqne	r5, ip
 8006290:	f000 f8a7 	bleq	80063e2 <__aeabi_ddiv+0x16e>
 8006294:	eba4 0405 	sub.w	r4, r4, r5
 8006298:	ea81 0e03 	eor.w	lr, r1, r3
 800629c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80062a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80062a4:	f000 8088 	beq.w	80063b8 <__aeabi_ddiv+0x144>
 80062a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80062ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80062b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80062b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80062b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80062bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80062c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80062c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80062c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80062cc:	429d      	cmp	r5, r3
 80062ce:	bf08      	it	eq
 80062d0:	4296      	cmpeq	r6, r2
 80062d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80062d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80062da:	d202      	bcs.n	80062e2 <__aeabi_ddiv+0x6e>
 80062dc:	085b      	lsrs	r3, r3, #1
 80062de:	ea4f 0232 	mov.w	r2, r2, rrx
 80062e2:	1ab6      	subs	r6, r6, r2
 80062e4:	eb65 0503 	sbc.w	r5, r5, r3
 80062e8:	085b      	lsrs	r3, r3, #1
 80062ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80062ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80062f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80062f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80062fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80062fe:	bf22      	ittt	cs
 8006300:	1ab6      	subcs	r6, r6, r2
 8006302:	4675      	movcs	r5, lr
 8006304:	ea40 000c 	orrcs.w	r0, r0, ip
 8006308:	085b      	lsrs	r3, r3, #1
 800630a:	ea4f 0232 	mov.w	r2, r2, rrx
 800630e:	ebb6 0e02 	subs.w	lr, r6, r2
 8006312:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006316:	bf22      	ittt	cs
 8006318:	1ab6      	subcs	r6, r6, r2
 800631a:	4675      	movcs	r5, lr
 800631c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8006320:	085b      	lsrs	r3, r3, #1
 8006322:	ea4f 0232 	mov.w	r2, r2, rrx
 8006326:	ebb6 0e02 	subs.w	lr, r6, r2
 800632a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800632e:	bf22      	ittt	cs
 8006330:	1ab6      	subcs	r6, r6, r2
 8006332:	4675      	movcs	r5, lr
 8006334:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8006338:	085b      	lsrs	r3, r3, #1
 800633a:	ea4f 0232 	mov.w	r2, r2, rrx
 800633e:	ebb6 0e02 	subs.w	lr, r6, r2
 8006342:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006346:	bf22      	ittt	cs
 8006348:	1ab6      	subcs	r6, r6, r2
 800634a:	4675      	movcs	r5, lr
 800634c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006350:	ea55 0e06 	orrs.w	lr, r5, r6
 8006354:	d018      	beq.n	8006388 <__aeabi_ddiv+0x114>
 8006356:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800635a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800635e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8006362:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006366:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800636a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800636e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8006372:	d1c0      	bne.n	80062f6 <__aeabi_ddiv+0x82>
 8006374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006378:	d10b      	bne.n	8006392 <__aeabi_ddiv+0x11e>
 800637a:	ea41 0100 	orr.w	r1, r1, r0
 800637e:	f04f 0000 	mov.w	r0, #0
 8006382:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8006386:	e7b6      	b.n	80062f6 <__aeabi_ddiv+0x82>
 8006388:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800638c:	bf04      	itt	eq
 800638e:	4301      	orreq	r1, r0
 8006390:	2000      	moveq	r0, #0
 8006392:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8006396:	bf88      	it	hi
 8006398:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800639c:	f63f aeaf 	bhi.w	80060fe <__aeabi_dmul+0xde>
 80063a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80063a4:	bf04      	itt	eq
 80063a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80063aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80063ae:	f150 0000 	adcs.w	r0, r0, #0
 80063b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80063b6:	bd70      	pop	{r4, r5, r6, pc}
 80063b8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80063bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80063c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80063c4:	bfc2      	ittt	gt
 80063c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80063ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80063ce:	bd70      	popgt	{r4, r5, r6, pc}
 80063d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80063d4:	f04f 0e00 	mov.w	lr, #0
 80063d8:	3c01      	subs	r4, #1
 80063da:	e690      	b.n	80060fe <__aeabi_dmul+0xde>
 80063dc:	ea45 0e06 	orr.w	lr, r5, r6
 80063e0:	e68d      	b.n	80060fe <__aeabi_dmul+0xde>
 80063e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80063e6:	ea94 0f0c 	teq	r4, ip
 80063ea:	bf08      	it	eq
 80063ec:	ea95 0f0c 	teqeq	r5, ip
 80063f0:	f43f af3b 	beq.w	800626a <__aeabi_dmul+0x24a>
 80063f4:	ea94 0f0c 	teq	r4, ip
 80063f8:	d10a      	bne.n	8006410 <__aeabi_ddiv+0x19c>
 80063fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80063fe:	f47f af34 	bne.w	800626a <__aeabi_dmul+0x24a>
 8006402:	ea95 0f0c 	teq	r5, ip
 8006406:	f47f af25 	bne.w	8006254 <__aeabi_dmul+0x234>
 800640a:	4610      	mov	r0, r2
 800640c:	4619      	mov	r1, r3
 800640e:	e72c      	b.n	800626a <__aeabi_dmul+0x24a>
 8006410:	ea95 0f0c 	teq	r5, ip
 8006414:	d106      	bne.n	8006424 <__aeabi_ddiv+0x1b0>
 8006416:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800641a:	f43f aefd 	beq.w	8006218 <__aeabi_dmul+0x1f8>
 800641e:	4610      	mov	r0, r2
 8006420:	4619      	mov	r1, r3
 8006422:	e722      	b.n	800626a <__aeabi_dmul+0x24a>
 8006424:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006428:	bf18      	it	ne
 800642a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800642e:	f47f aec5 	bne.w	80061bc <__aeabi_dmul+0x19c>
 8006432:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8006436:	f47f af0d 	bne.w	8006254 <__aeabi_dmul+0x234>
 800643a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800643e:	f47f aeeb 	bne.w	8006218 <__aeabi_dmul+0x1f8>
 8006442:	e712      	b.n	800626a <__aeabi_dmul+0x24a>

08006444 <__gedf2>:
 8006444:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8006448:	e006      	b.n	8006458 <__cmpdf2+0x4>
 800644a:	bf00      	nop

0800644c <__ledf2>:
 800644c:	f04f 0c01 	mov.w	ip, #1
 8006450:	e002      	b.n	8006458 <__cmpdf2+0x4>
 8006452:	bf00      	nop

08006454 <__cmpdf2>:
 8006454:	f04f 0c01 	mov.w	ip, #1
 8006458:	f84d cd04 	str.w	ip, [sp, #-4]!
 800645c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006460:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006464:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006468:	bf18      	it	ne
 800646a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800646e:	d01b      	beq.n	80064a8 <__cmpdf2+0x54>
 8006470:	b001      	add	sp, #4
 8006472:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8006476:	bf0c      	ite	eq
 8006478:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800647c:	ea91 0f03 	teqne	r1, r3
 8006480:	bf02      	ittt	eq
 8006482:	ea90 0f02 	teqeq	r0, r2
 8006486:	2000      	moveq	r0, #0
 8006488:	4770      	bxeq	lr
 800648a:	f110 0f00 	cmn.w	r0, #0
 800648e:	ea91 0f03 	teq	r1, r3
 8006492:	bf58      	it	pl
 8006494:	4299      	cmppl	r1, r3
 8006496:	bf08      	it	eq
 8006498:	4290      	cmpeq	r0, r2
 800649a:	bf2c      	ite	cs
 800649c:	17d8      	asrcs	r0, r3, #31
 800649e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80064a2:	f040 0001 	orr.w	r0, r0, #1
 80064a6:	4770      	bx	lr
 80064a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80064ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80064b0:	d102      	bne.n	80064b8 <__cmpdf2+0x64>
 80064b2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80064b6:	d107      	bne.n	80064c8 <__cmpdf2+0x74>
 80064b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80064bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80064c0:	d1d6      	bne.n	8006470 <__cmpdf2+0x1c>
 80064c2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80064c6:	d0d3      	beq.n	8006470 <__cmpdf2+0x1c>
 80064c8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop

080064d0 <__aeabi_cdrcmple>:
 80064d0:	4684      	mov	ip, r0
 80064d2:	4610      	mov	r0, r2
 80064d4:	4662      	mov	r2, ip
 80064d6:	468c      	mov	ip, r1
 80064d8:	4619      	mov	r1, r3
 80064da:	4663      	mov	r3, ip
 80064dc:	e000      	b.n	80064e0 <__aeabi_cdcmpeq>
 80064de:	bf00      	nop

080064e0 <__aeabi_cdcmpeq>:
 80064e0:	b501      	push	{r0, lr}
 80064e2:	f7ff ffb7 	bl	8006454 <__cmpdf2>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	bf48      	it	mi
 80064ea:	f110 0f00 	cmnmi.w	r0, #0
 80064ee:	bd01      	pop	{r0, pc}

080064f0 <__aeabi_dcmpeq>:
 80064f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80064f4:	f7ff fff4 	bl	80064e0 <__aeabi_cdcmpeq>
 80064f8:	bf0c      	ite	eq
 80064fa:	2001      	moveq	r0, #1
 80064fc:	2000      	movne	r0, #0
 80064fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8006502:	bf00      	nop

08006504 <__aeabi_dcmplt>:
 8006504:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006508:	f7ff ffea 	bl	80064e0 <__aeabi_cdcmpeq>
 800650c:	bf34      	ite	cc
 800650e:	2001      	movcc	r0, #1
 8006510:	2000      	movcs	r0, #0
 8006512:	f85d fb08 	ldr.w	pc, [sp], #8
 8006516:	bf00      	nop

08006518 <__aeabi_dcmple>:
 8006518:	f84d ed08 	str.w	lr, [sp, #-8]!
 800651c:	f7ff ffe0 	bl	80064e0 <__aeabi_cdcmpeq>
 8006520:	bf94      	ite	ls
 8006522:	2001      	movls	r0, #1
 8006524:	2000      	movhi	r0, #0
 8006526:	f85d fb08 	ldr.w	pc, [sp], #8
 800652a:	bf00      	nop

0800652c <__aeabi_dcmpge>:
 800652c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006530:	f7ff ffce 	bl	80064d0 <__aeabi_cdrcmple>
 8006534:	bf94      	ite	ls
 8006536:	2001      	movls	r0, #1
 8006538:	2000      	movhi	r0, #0
 800653a:	f85d fb08 	ldr.w	pc, [sp], #8
 800653e:	bf00      	nop

08006540 <__aeabi_dcmpgt>:
 8006540:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006544:	f7ff ffc4 	bl	80064d0 <__aeabi_cdrcmple>
 8006548:	bf34      	ite	cc
 800654a:	2001      	movcc	r0, #1
 800654c:	2000      	movcs	r0, #0
 800654e:	f85d fb08 	ldr.w	pc, [sp], #8
 8006552:	bf00      	nop

08006554 <__aeabi_d2iz>:
 8006554:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006558:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800655c:	d215      	bcs.n	800658a <__aeabi_d2iz+0x36>
 800655e:	d511      	bpl.n	8006584 <__aeabi_d2iz+0x30>
 8006560:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8006564:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8006568:	d912      	bls.n	8006590 <__aeabi_d2iz+0x3c>
 800656a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800656e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006572:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8006576:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800657a:	fa23 f002 	lsr.w	r0, r3, r2
 800657e:	bf18      	it	ne
 8006580:	4240      	negne	r0, r0
 8006582:	4770      	bx	lr
 8006584:	f04f 0000 	mov.w	r0, #0
 8006588:	4770      	bx	lr
 800658a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800658e:	d105      	bne.n	800659c <__aeabi_d2iz+0x48>
 8006590:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8006594:	bf08      	it	eq
 8006596:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800659a:	4770      	bx	lr
 800659c:	f04f 0000 	mov.w	r0, #0
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop

080065a4 <main>:
#include "delay.h"
#include "systick.h"

int main(void) {

	SysTick_Config(SystemCoreClock/1000);
 80065a4:	4b45      	ldr	r3, [pc, #276]	; (80066bc <main+0x118>)

	usart_begin(USART3, 19200);
 80065a6:	4846      	ldr	r0, [pc, #280]	; (80066c0 <main+0x11c>)
#include "delay.h"
#include "systick.h"

int main(void) {

	SysTick_Config(SystemCoreClock/1000);
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
#include "gpio.h"
#include "usart.h"
#include "delay.h"
#include "systick.h"

int main(void) {
 80065ae:	b570      	push	{r4, r5, r6, lr}

	SysTick_Config(SystemCoreClock/1000);
 80065b0:	fbb2 f2f3 	udiv	r2, r2, r3
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80065b4:	4b43      	ldr	r3, [pc, #268]	; (80066c4 <main+0x120>)
 80065b6:	3a01      	subs	r2, #1
 80065b8:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80065ba:	4a43      	ldr	r2, [pc, #268]	; (80066c8 <main+0x124>)
 80065bc:	21f0      	movs	r1, #240	; 0xf0
 80065be:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80065c2:	2400      	movs	r4, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80065c4:	2207      	movs	r2, #7
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80065c6:	609c      	str	r4, [r3, #8]
#include "gpio.h"
#include "usart.h"
#include "delay.h"
#include "systick.h"

int main(void) {
 80065c8:	b088      	sub	sp, #32
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80065ca:	601a      	str	r2, [r3, #0]

	SysTick_Config(SystemCoreClock/1000);

	usart_begin(USART3, 19200);
 80065cc:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
 80065d0:	f7f9 fe94 	bl	80002fc <usart_begin>
	usart_print(USART3, "Hi!\n\n");
 80065d4:	483a      	ldr	r0, [pc, #232]	; (80066c0 <main+0x11c>)
 80065d6:	493d      	ldr	r1, [pc, #244]	; (80066cc <main+0x128>)
 80065d8:	f7f9 ffea 	bl	80005b0 <usart_print>

	pinMode(PD12 | PD13 | PD14 | PD15, GPIO_Mode_OUT);
 80065dc:	f44f 209e 	mov.w	r0, #323584	; 0x4f000
 80065e0:	2101      	movs	r1, #1
 80065e2:	f7f9 fdd1 	bl	8000188 <pinMode>
	uint32_t intval = 20;
	char tmp[32];
	uint16_t i;

	while (1) {
		digitalWrite(PD15, SET);
 80065e6:	f44f 2090 	mov.w	r0, #294912	; 0x48000
 80065ea:	2101      	movs	r1, #1
 80065ec:	f7f9 fe10 	bl	8000210 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD14, RESET);
 80065f0:	2100      	movs	r1, #0
 80065f2:	f44f 208e 	mov.w	r0, #290816	; 0x47000
 80065f6:	f7f9 fe0b 	bl	8000210 <digitalWrite>
		SysTick_delay(intval);
 80065fa:	2014      	movs	r0, #20
 80065fc:	f7f9 fe38 	bl	8000270 <SysTick_delay>
		digitalWrite(PD12, SET);
 8006600:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 8006604:	2101      	movs	r1, #1
 8006606:	f7f9 fe03 	bl	8000210 <digitalWrite>
		digitalWrite(PD13 | PD14 | PD15, RESET);
 800660a:	2100      	movs	r1, #0
 800660c:	f44f 209c 	mov.w	r0, #319488	; 0x4e000
 8006610:	f7f9 fdfe 	bl	8000210 <digitalWrite>
		SysTick_delay(intval);
 8006614:	2014      	movs	r0, #20
 8006616:	f7f9 fe2b 	bl	8000270 <SysTick_delay>
		digitalWrite(PD13, SET);
 800661a:	f44f 2084 	mov.w	r0, #270336	; 0x42000
 800661e:	2101      	movs	r1, #1
 8006620:	f7f9 fdf6 	bl	8000210 <digitalWrite>
		digitalWrite(PD12 | PD14 | PD15, RESET);
 8006624:	2100      	movs	r1, #0
 8006626:	f44f 209a 	mov.w	r0, #315392	; 0x4d000
 800662a:	f7f9 fdf1 	bl	8000210 <digitalWrite>
		SysTick_delay(intval);
 800662e:	2014      	movs	r0, #20
 8006630:	f7f9 fe1e 	bl	8000270 <SysTick_delay>
		digitalWrite(PD14, SET);
 8006634:	f44f 2088 	mov.w	r0, #278528	; 0x44000
 8006638:	2101      	movs	r1, #1
 800663a:	f7f9 fde9 	bl	8000210 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD15, RESET);
 800663e:	2100      	movs	r1, #0
 8006640:	f44f 2096 	mov.w	r0, #307200	; 0x4b000
 8006644:	f7f9 fde4 	bl	8000210 <digitalWrite>
		SysTick_delay(intval);
 8006648:	2014      	movs	r0, #20
 800664a:	f7f9 fe11 	bl	8000270 <SysTick_delay>
		//
		digitalWrite(PD15, SET);
 800664e:	f44f 2090 	mov.w	r0, #294912	; 0x48000
 8006652:	2101      	movs	r1, #1
 8006654:	f7f9 fddc 	bl	8000210 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD14, RESET);
		SysTick_delay(dval);
/*
		usart3.print((float)(count++ / 32.0f), 3);
		*/
		count++;
 8006658:	3401      	adds	r4, #1
		digitalWrite(PD14, SET);
		digitalWrite(PD12 | PD13 | PD15, RESET);
		SysTick_delay(intval);
		//
		digitalWrite(PD15, SET);
		digitalWrite(PD12 | PD13 | PD14, RESET);
 800665a:	2100      	movs	r1, #0
 800665c:	f44f 208e 	mov.w	r0, #290816	; 0x47000
 8006660:	f7f9 fdd6 	bl	8000210 <digitalWrite>
		SysTick_delay(dval);
/*
		usart3.print((float)(count++ / 32.0f), 3);
		*/
		count++;
 8006664:	b2a4      	uxth	r4, r4
		digitalWrite(PD12 | PD13 | PD15, RESET);
		SysTick_delay(intval);
		//
		digitalWrite(PD15, SET);
		digitalWrite(PD12 | PD13 | PD14, RESET);
		SysTick_delay(dval);
 8006666:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800666a:	f7f9 fe01 	bl	8000270 <SysTick_delay>
/*
		usart3.print((float)(count++ / 32.0f), 3);
		*/
		count++;
		sprintf(tmp, "%X,\n", count);
 800666e:	4918      	ldr	r1, [pc, #96]	; (80066d0 <main+0x12c>)
 8006670:	4622      	mov	r2, r4
 8006672:	4668      	mov	r0, sp
 8006674:	f7fa ffe6 	bl	8001644 <sprintf>
		usart_print(USART3, tmp);
 8006678:	4811      	ldr	r0, [pc, #68]	; (80066c0 <main+0x11c>)
 800667a:	4669      	mov	r1, sp
 800667c:	f7f9 ff98 	bl	80005b0 <usart_print>
		/*
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		if ( usart3_available() > 0 ) {
 8006680:	f7f9 ffdc 	bl	800063c <usart3_available>
 8006684:	b938      	cbnz	r0, 8006696 <main+0xf2>
 8006686:	e7ae      	b.n	80065e6 <main+0x42>
			i = 0;
			while ( usart3_available() > 0 ) {
				tmp[i++] = (char) usart3_read();
 8006688:	f7f9 ffa4 	bl	80005d4 <usart3_read>
 800668c:	3501      	adds	r5, #1
 800668e:	f806 0c20 	strb.w	r0, [r6, #-32]
 8006692:	b2ad      	uxth	r5, r5
 8006694:	e000      	b.n	8006698 <main+0xf4>
		usart_print(USART3, tmp);
		/*
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		if ( usart3_available() > 0 ) {
 8006696:	2500      	movs	r5, #0
			i = 0;
			while ( usart3_available() > 0 ) {
 8006698:	f7f9 ffd0 	bl	800063c <usart3_available>
 800669c:	ab08      	add	r3, sp, #32
 800669e:	195e      	adds	r6, r3, r5
 80066a0:	2800      	cmp	r0, #0
 80066a2:	d1f1      	bne.n	8006688 <main+0xe4>
				tmp[i++] = (char) usart3_read();
			}
			tmp[i] = 0;
 80066a4:	f806 0c20 	strb.w	r0, [r6, #-32]
			usart_print(USART3, tmp);
 80066a8:	4669      	mov	r1, sp
 80066aa:	4805      	ldr	r0, [pc, #20]	; (80066c0 <main+0x11c>)
 80066ac:	f7f9 ff80 	bl	80005b0 <usart_print>
			usart_print(USART3, "\n");
 80066b0:	4803      	ldr	r0, [pc, #12]	; (80066c0 <main+0x11c>)
 80066b2:	4908      	ldr	r1, [pc, #32]	; (80066d4 <main+0x130>)
 80066b4:	f7f9 ff7c 	bl	80005b0 <usart_print>
 80066b8:	e795      	b.n	80065e6 <main+0x42>
 80066ba:	bf00      	nop
 80066bc:	20000088 	.word	0x20000088
 80066c0:	40004800 	.word	0x40004800
 80066c4:	e000e010 	.word	0xe000e010
 80066c8:	e000ed00 	.word	0xe000ed00
 80066cc:	08006890 	.word	0x08006890
 80066d0:	08006896 	.word	0x08006896
 80066d4:	08006894 	.word	0x08006894

080066d8 <Reset_Handler>:
 80066d8:	2100      	movs	r1, #0
 80066da:	e003      	b.n	80066e4 <LoopCopyDataInit>

080066dc <CopyDataInit>:
 80066dc:	4b0a      	ldr	r3, [pc, #40]	; (8006708 <LoopFillZerobss+0x10>)
 80066de:	585b      	ldr	r3, [r3, r1]
 80066e0:	5043      	str	r3, [r0, r1]
 80066e2:	3104      	adds	r1, #4

080066e4 <LoopCopyDataInit>:
 80066e4:	4809      	ldr	r0, [pc, #36]	; (800670c <LoopFillZerobss+0x14>)
 80066e6:	4b0a      	ldr	r3, [pc, #40]	; (8006710 <LoopFillZerobss+0x18>)
 80066e8:	1842      	adds	r2, r0, r1
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d3f6      	bcc.n	80066dc <CopyDataInit>
 80066ee:	4a09      	ldr	r2, [pc, #36]	; (8006714 <LoopFillZerobss+0x1c>)
 80066f0:	e002      	b.n	80066f8 <LoopFillZerobss>

080066f2 <FillZerobss>:
 80066f2:	2300      	movs	r3, #0
 80066f4:	f842 3b04 	str.w	r3, [r2], #4

080066f8 <LoopFillZerobss>:
 80066f8:	4b07      	ldr	r3, [pc, #28]	; (8006718 <LoopFillZerobss+0x20>)
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d3f9      	bcc.n	80066f2 <FillZerobss>
 80066fe:	f7fa fe5b 	bl	80013b8 <SystemInit>
 8006702:	f7ff ff4f 	bl	80065a4 <main>
 8006706:	4770      	bx	lr
 8006708:	08006920 	.word	0x08006920
 800670c:	20000000 	.word	0x20000000
 8006710:	2000095c 	.word	0x2000095c
 8006714:	2000095c 	.word	0x2000095c
 8006718:	200011e0 	.word	0x200011e0

0800671c <ADC_IRQHandler>:
 800671c:	e7fe      	b.n	800671c <ADC_IRQHandler>
	...

08006720 <blanks.3927>:
 8006720:	2020 2020 2020 2020 2020 2020 2020 2020                     

08006730 <zeroes.3928>:
 8006730:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

08006740 <_global_impure_ptr>:
 8006740:	00a8 2000 0000 0000                         ... ....

08006748 <p05.2449>:
 8006748:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

08006758 <__mprec_tens>:
 8006758:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
 8006768:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
 8006778:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
 8006788:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
 8006798:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
 80067a8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
 80067b8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
 80067c8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
 80067d8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
 80067e8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
 80067f8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
 8006808:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
 8006818:	9db4 79d9 7843 44ea                         ...yCx.D

08006820 <__mprec_tinytens>:
 8006820:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
 8006830:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
 8006840:	6f43 64ac 0628 0ac8                         Co.d(...

08006848 <__mprec_bigtens>:
 8006848:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
 8006858:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
 8006868:	bf3c 7f73 4fdd 7515                         <.s..O.u

08006870 <blanks.3871>:
 8006870:	2020 2020 2020 2020 2020 2020 2020 2020                     

08006880 <zeroes.3872>:
 8006880:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
 8006890:	6948 0a21 000a 5825 0a2c 4800 6165 2070     Hi!...%X,..Heap 
 80068a0:	6e61 2064 7473 6361 206b 6f63 6c6c 7369     and stack collis
 80068b0:	6f69 0a6e 6500 6978 0074 0000 4e49 0046     ion..exit...INF.
 80068c0:	6e69 0066 414e 004e 616e 006e 3130 3332     inf.NAN.nan.0123
 80068d0:	3534 3736 3938 4241 4443 4645 0000 0000     456789ABCDEF....
 80068e0:	3130 3332 3534 3736 3938 6261 6463 6665     0123456789abcdef
 80068f0:	0000 0000 6e28 6c75 296c 0000 0030 0000     ....(null)..0...
 8006900:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
 8006910:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
