// Seed: 3397557914
module module_0 (
    input supply1 id_0
);
  assign id_2 = {1, id_2} == 1;
  tri1 id_3 = id_2 - id_3;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri1 id_8,
    output wor id_9,
    input tri0 id_10,
    input supply1 id_11
    , id_30,
    input tri id_12,
    input tri0 id_13,
    output wor id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri id_20,
    input tri0 id_21,
    input supply1 id_22,
    input tri0 id_23,
    input supply0 id_24,
    input supply1 id_25,
    input wor id_26,
    input tri1 id_27,
    output supply1 id_28
);
  assign id_28 = 1;
  module_0(
      id_6
  );
  assign id_28 = ~id_17;
endmodule
