

================================================================
== Vivado HLS Report for 'jedi_concat_float_float_concat_2_struct_s'
================================================================
* Date:           Sun Jul 18 16:09:25 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.316 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7854|     7854| 39.270 us | 39.270 us |  7854|  7854|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     4832|     4832|       302|          -|          -|    16|    no    |
        | + Loop 1.1  |      300|      300|         2|          -|          -|   150|    no    |
        |- Loop 2     |     3020|     3020|       302|          -|          -|    10|    no    |
        | + Loop 2.1  |      300|      300|         2|          -|          -|   150|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      0|        0|      169|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      125|     -|
|Register             |        -|      -|      140|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      140|      294|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln89_fu_240_p2    |     *    |      0|  0|  40|           5|           8|
    |add_ln78_fu_165_p2    |     +    |      0|  0|  12|          12|           8|
    |add_ln80_fu_199_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln87_fu_210_p2    |     +    |      0|  0|  11|          11|           8|
    |add_ln89_1_fu_277_p2  |     +    |      0|  0|  13|          13|          13|
    |add_ln89_fu_266_p2    |     +    |      0|  0|  11|          11|          11|
    |i_1_fu_222_p2         |     +    |      0|  0|   6|           4|           1|
    |i_fu_177_p2           |     +    |      0|  0|   6|           5|           1|
    |j_1_fu_252_p2         |     +    |      0|  0|   8|           8|           1|
    |j_fu_189_p2           |     +    |      0|  0|   8|           8|           1|
    |icmp_ln78_fu_171_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln79_fu_183_p2   |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln87_fu_216_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln88_fu_246_p2   |   icmp   |      0|  0|  11|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 169|         114|          90|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |i1_0_reg_131      |   9|          2|    4|          8|
    |i_0_reg_97        |   9|          2|    5|         10|
    |j2_0_reg_154      |   9|          2|    8|         16|
    |j_0_reg_120       |   9|          2|    8|         16|
    |phi_mul1_reg_142  |   9|          2|   11|         22|
    |phi_mul_reg_108   |   9|          2|   12|         24|
    |res_address0      |  15|          3|   12|         36|
    |res_d0            |  15|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 125|         26|   93|        236|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln78_reg_286     |  12|   0|   12|          0|
    |add_ln87_reg_317     |  11|   0|   11|          0|
    |add_ln89_1_reg_348   |  13|   0|   13|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |i1_0_reg_131         |   4|   0|    4|          0|
    |i_0_reg_97           |   5|   0|    5|          0|
    |i_1_reg_325          |   4|   0|    4|          0|
    |i_reg_294            |   5|   0|    5|          0|
    |j2_0_reg_154         |   8|   0|    8|          0|
    |j_0_reg_120          |   8|   0|    8|          0|
    |j_1_reg_338          |   8|   0|    8|          0|
    |j_reg_302            |   8|   0|    8|          0|
    |mul_ln89_reg_330     |  12|   0|   13|          1|
    |phi_mul1_reg_142     |  11|   0|   11|          0|
    |phi_mul_reg_108      |  12|   0|   12|          0|
    |zext_ln80_1_reg_307  |  12|   0|   64|         52|
    +---------------------+----+----+-----+-----------+
    |Total                | 140|   0|  193|         53|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | jedi_concat<float, float, concat_2_struct> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | jedi_concat<float, float, concat_2_struct> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | jedi_concat<float, float, concat_2_struct> | return value |
|ap_done         | out |    1| ap_ctrl_hs | jedi_concat<float, float, concat_2_struct> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | jedi_concat<float, float, concat_2_struct> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | jedi_concat<float, float, concat_2_struct> | return value |
|data1_address0  | out |   15|  ap_memory |                    data1                   |     array    |
|data1_ce0       | out |    1|  ap_memory |                    data1                   |     array    |
|data1_q0        |  in |   32|  ap_memory |                    data1                   |     array    |
|data2_address0  | out |   11|  ap_memory |                    data2                   |     array    |
|data2_ce0       | out |    1|  ap_memory |                    data2                   |     array    |
|data2_q0        |  in |   32|  ap_memory |                    data2                   |     array    |
|res_address0    | out |   12|  ap_memory |                     res                    |     array    |
|res_ce0         | out |    1|  ap_memory |                     res                    |     array    |
|res_we0         | out |    1|  ap_memory |                     res                    |     array    |
|res_d0          | out |   32|  ap_memory |                     res                    |     array    |
+----------------+-----+-----+------------+--------------------------------------------+--------------+

