[{"name": "\u674e\u5b97\u6f14", "email": "tylee@ntut.edu.tw", "latestUpdate": "2011-09-16 10:16:36", "objective": "(1) Introduction\n(2) Digital Logic Design Using Hardware Dscription Languages\n(3) Introduction to Verilog and Test Benches\n(4) High-Level Verilog Coding for Synthesis\n(5) State Machine Design\n(6) FPGA and Other Programmmable Logic Devices\n(7) Design of a USB Protocol Analyzer\n(8) Design of Fast Arithmettic Units\n(9) Design of a Pipelined RISC Microprocessor", "schedule": "\u7b2c\u4e00\u9031--Chapter 1. Introduction\n\u7b2c\u4e8c\u9031--Chapter 2. Digital Logic Design Using Hardware Description Languages;\nLab 1 - Digital Circuits Design By Xilinx ISE\n\u7b2c\u4e09\u9031--Chapter 2. Digital Logic Design Using Hardware Dscription Languages;\nLab 2 - Module-Based Digital Circuit Design and Verification\n\u7b2c\u56db\u9031--Chapter 3. Introduction to Verilog and Test Benches\n\u7b2c\u4e94\u9031--Chapter 4. High-Level Verilog Coding for Synthesis\nLab 3 - Tutorial using HDL Based Design\n\u7b2c\u516d\u9031--Chapter 4. High-Level Verilog Coding for Synthesis\n\u7b2c\u4e03\u9031--Chapter 5. State Machine Design\n\u7b2c\u516b\u9031--Chapter 5. State Machine Design\nLab 4 - Design a 4-bit up-down Counter\n\u7b2c\u4e5d\u9031--\u671f\u4e2d\u8003\n\u7b2c\u5341\u9031--Chapter 6. FPGA and Other Programmmable Logic Devices\n\u7b2c\u5341\u4e00\u9031--Chapter 6. FPGA and Other Programmmable Logic Devices\nLab 5 - Design and Implementation\n\u7b2c\u5341\u4e8c\u9031--Chapter 7. Design of a USB Protocol Analyzer\n\u7b2c\u5341\u4e09\u9031--Chapter 7. Design of a USB Protocol Analyzer\n\u7b2c\u5341\u56db\u9031--Chapter 8. Design of Fast Arithmettic Units\n\u7b2c\u5341\u4e94\u9031--Chapter 8. Design of Fast Arithmettic Units\n\u7b2c\u5341\u516d\u9031--Chapter 9. Design of a Pipelined RISC Microprocessor (Option): Term Project(\u4e00)\n\u7b2c\u5341\u4e03\u9031--Chapter 9. Design of a Pipelined RISC Microprocessor (Option): Term Project(\u4e8c)\n\u7b2c\u5341\u516b\u9031--\u671f\u672b\u8003", "scorePolicy": "1.\u5e73\u6642\u6210\u7e3e(\u542b\u5e73\u5e38\u8003\u3001\u5be6\u9a57\u3001\u4f5c\u696d\u3001\u51fa\u5e2d) 40%\n2.\u671f\u4e2d\u800330%\n3.\u671f\u672b\u800330%", "materials": "Text Book:\nAdvanced Digital Logic Design Using Verilog, State Machines, and Synthesis for FPGAs\nReference book or papers\n1. Rapid System Prototyping with FPGAs by R.C.Cofer and Ben Harding, Newnes, 2006.\n2. Wayne Wolf, FPGA-Based System Design, Prentice Hall, 2004.\nhppt://www.xilinx.com/support/support.htm", "foreignLanguageTextbooks": false}]