********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : May 29 2020
DATE   : 2020-06-04.17:08:39
COMMAND: -cd chapter-6 6.9.2--vector_vectored_inv.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l 6.9.2--vector_vectored_inv.sv.log

[SNT:PA0207] 6.9.2--vector_vectored_inv.sv:8:7: Syntax error: no viable alternative at input 'module top();\n\tlogic vectored',
	logic vectored [15:0] a = 0;
       ^-- ./slpp_all/work/6.9.2--vector_vectored_inv.sv:8:7:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

