Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Assigned Driver tft 3.00.a for instance xps_tft_0

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

xps_tft_0 has been added to the project

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC

  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0

  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0

  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0

  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0

  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0

  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0

  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0

  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0

  (0x8c000000-0x8dffffff) FLASH	plb_v46_0

  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generated Addresses Successfully

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Save project successfully

Make instance xps_tft_0 port TFT_IIC_SDA external with net as port name

Instance xps_tft_0 port TFT_IIC_SDA connector undefined, using xps_tft_0_TFT_IIC_SDA

Make instance xps_tft_0 port TFT_HSYNC external with net as port name

Instance xps_tft_0 port TFT_HSYNC connector undefined, using xps_tft_0_TFT_HSYNC

Make instance xps_tft_0 port TFT_DVI_CLK_N external with net as port name

Instance xps_tft_0 port TFT_DVI_CLK_N connector undefined, using xps_tft_0_TFT_DVI_CLK_N

Make instance xps_tft_0 port TFT_DVI_DATA external with net as port name

Instance xps_tft_0 port TFT_DVI_DATA connector undefined, using xps_tft_0_TFT_DVI_DATA

Make instance xps_tft_0 port TFT_DE external with net as port name

Instance xps_tft_0 port TFT_DE connector undefined, using xps_tft_0_TFT_DE

Make instance xps_tft_0 port TFT_VSYNC external with net as port name

Instance xps_tft_0 port TFT_VSYNC connector undefined, using xps_tft_0_TFT_VSYNC

Make instance xps_tft_0 port TFT_DVI_CLK_P external with net as port name

Instance xps_tft_0 port TFT_DVI_CLK_P connector undefined, using xps_tft_0_TFT_DVI_CLK_P

Make instance xps_tft_0 port TFT_IIC_SCL external with net as port name

Instance xps_tft_0 port TFT_IIC_SCL connector undefined, using xps_tft_0_TFT_IIC_SCL

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 235 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Assigned Driver ps2 2.00.a for instance xps_ps2_0

WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

xps_ps2_0 has been added to the project

WARNING:EDK:2137 - Peripheral xps_ps2_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC

  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0

  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0

  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0

  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0

  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0

  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0

  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0

  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0

  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0

  (0x8c000000-0x8dffffff) FLASH	plb_v46_0

  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Generated Addresses Successfully

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Make instance xps_ps2_0 port PS2_1_CLK external with net as port name

Instance xps_ps2_0 port PS2_1_CLK connector undefined, using xps_ps2_0_PS2_1_CLK

Make instance xps_ps2_0 port PS2_2_DATA external with net as port name

Instance xps_ps2_0 port PS2_2_DATA connector undefined, using xps_ps2_0_PS2_2_DATA

Make instance xps_ps2_0 port PS2_2_CLK external with net as port name

Instance xps_ps2_0 port PS2_2_CLK connector undefined, using xps_ps2_0_PS2_2_CLK

Make instance xps_ps2_0 port PS2_1_DATA external with net as port name

Instance xps_ps2_0 port PS2_1_DATA connector undefined, using xps_ps2_0_PS2_1_DATA

At Local date and time: Wed May  5 14:17:55 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 215 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 108 - 2
master(s) : 15 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 413 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 128 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 358 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 1.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 108 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 128 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 134 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 149 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 162 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 175 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 188 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 202 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 215 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 236 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 292 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs
line 309 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 336 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 347 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 358 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 398 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 404 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 416 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 426 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 449 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ppc440_0_wra
pper/ppc440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 134 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/rs232_uart_1
_wrapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 215 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper_fifo_generator_v4_3.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 12.1 - edif2ngd M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 236 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ddr2_sdram_w
rapper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 358 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 416 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_intc_0_w
rapper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 426 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_tft_0_wr
apper/xps_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 648.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.1 - ngcbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation 
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All righ
ts reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Li
ne: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc
-uc system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc"
...
Gathering constraint in
formation from source properties...
Done.
Anno
tating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(424)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
W
A
RNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_AD
V output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:Const
raintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primit
ive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - 
SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Et
hernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_
I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_m
em_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output p
in
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_
I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_R
DACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADD
R_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLA
VE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_C
HNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitiv
e
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN
.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_
I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Numb
er of warnings: 167
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   27 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/E
DK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC
_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - T
rimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if
_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of fra
g REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 invert
er
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDEL
AY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Int
erim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the b
eginning of Placer: 53 secs 
Total CPU  time at the beginning of Placer: 51 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bd0ca
bb5) REAL time: 59 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Com
ponents associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Che
ck (Checksum:bd0cabb5) REAL time: 59 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (C
hecksum:726dbcb8) REAL time: 59 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Check
sum:bdc699cf) REAL time: 1 mins 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:bdc699cf) 
REAL time: 2 mins 21 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:
bdc699cf) REAL time: 2 mins 22 secs 
Phase 7.2  Initial Clock and IO Plac
ement
There are 16 clock regions on the target FPGA dev
ice:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use          
  |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
Phase 7.2  Initial Clock and IO Placement (Checksum:bdf3b8b5)
 REAL time: 2 mins 25 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:bdf3b8b5) REAL time: 2 mins 25 secs 
Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:bdf3b8b5) REAL time: 2 mins 25 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimizatio
n (Checksum:bdf3b8b5) REAL time: 2 mins 25 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Opti
mization (Checksum:bdf3b8b5) REAL time: 2 mins 25 secs 
Phase 12.8  Global Place
ment
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Phase 12.8  Global Placement (Checksum:b6d5c776) 
REAL time: 3 mins 27 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:b6d5c776) REAL time: 3 mins 27 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Che
cksum:b6d5c776) REAL time: 3 mins 28 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:7a
52866c) REAL time: 4 mins 24 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Che
cksum:7a52866c) REAL time: 4 mins 25 secs 
Phase 17.34  Pla
cement Validation
Phase 17.34  Placement Validatio
n (Checksum:7a52866c) REAL time: 4 mins 26 secs 
Total REAL time to Pl
acer completion: 4 mins 27 secs 
Total CPU  time to Placer completion: 4 mins 23 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of e
rrors:      0
Number of warnings:   38
Slice Logic Utilization:
  Number of Slice Registers:                 6,825 out of  44,800   15%
    Number used as Flip Flops:               6,825
  Number of Slice LUTs:                      6,406 out of  44,800   14%
    Number used as logic:                    6,193 out of  44,800   13%
      Number using O6 output only:           5,589
      Number using O5 output only:             273
      Number using O5 and O6:                  331
    Number used as Memory:                     179 out of  13,120    1%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           161
        Number using O6 output only:           161
    Number used as exclusive route-thru:        34
  Number of route-thrus:                       313
    Number using O6 output only:               302
    Number using O5 output only:                 6
    Number using O5 and O6:                      5
Slice Logic Distribution:
  Number of occupied Slices:      
           4,157 out of  11,200   37%
  Number of LUT Flip Flop pairs used:        9,522
    Number with an unused Flip Flop:         2,697 out of   9,522   28%
    Number with an unused LUT:               3,116 out of   9,522   32%
    Number of fully used LUT-FF pairs:       3,709 out of   9,522   38%
    Number of unique control sets:           1,056
    Number of slice register sites lost
      to control set restrictions:           2,416 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       260 out of     640   40%
    Number of LOCed IOBs:                      260 out of     260  100%
    IOB Flip Flops:                            474
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 21
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              21
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%
Average Fanout of Non-Cl
ock Nets:                3.48
Peak Memory Usage:  999 MB
Total REAL time to MAP completion:  4 mins 41 secs 
Total CPU time to MAP completion:   4 mins 37 secs 
Mapping complete
d.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (lin64)
Copyright (c) 1995-201
0 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xil
inx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>
Constraint
s file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.n
ph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, pa
ckage ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed data version:  
"PRODUCTION 1.68 2010-04-09".
Device Utilization Summary:
   Number of BUFGs                           7 out of 32     21%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 260 out of 640    40%
      Number of LOCed IOBs                 260 out of 260   100%
   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       238 out of 800    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB36_EXPs                    21 out of 148    14%
      Number of LOCed RAMB36_EXPs            2 out of 21      9%
   Number of Slices                       4157 out of 11200  37%
   Number of Slice Registers              6825 out of 44800  15%
      Number used as Flip Flops           6825
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   6406 out of 44800  14%
   Number of Slice LUT-Flip Flop pairs    9522 out of 44800  21%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  
REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_po
rt_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 44289 unrouted;      REAL time: 30 secs 
INFO:Route:538 - One or more MIG cores 
have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 37605 unrouted;   
   REAL time: 35 secs 
Phase  3  : 13187 unrouted;      
REAL time: 1 mins 7 secs 
Phase  4  : 13192 unrouted; (Setup:0, Hold:47, 
Component Switching Limit:0)     REAL time: 1 mins 27 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:4
7, Component Switching Limit:0)     REAL time: 1 mins 45 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:47, Component Switching Limit:0)     REAL time: 1 mins 45 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:47, Component Switching Limit:0)     REAL time: 1 mins 45 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:47, Component Switching Limit:0)     REAL time: 1 mins 45 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component
 Switching Limit:0)     REAL time: 1 mins 46 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 51 secs 
Total REAL time to Router completion: 1 mins 51 secs 
Total CPU time to Router completion: 1 mins 56 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
*********************
*****
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y1| No   | 2767 |  0.526     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   |  446 |  0.522     |  2.042      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y0| No   |   66 |  0.287     |  1.943      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y2| No   |  164 |  0.267     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk
| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y6| No   |   55 |  0.107     |  1.781      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No
   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   19 |  0.838     |  3.051      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   21 |  2.495     |  4.746      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.014      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.198      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.190      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  2.114      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.484      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup
: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 
5
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.029ns|     4.971ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.108ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.005ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.092ns|     9.908ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.013ns|
            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.434ns|     4.520ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.444ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 2 P |             |            |            |        |            
  HASE 1.25 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     1.254ns|     4.746ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     5.007ns|     0.993ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.423ns|     2.577ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     8.249ns|    -2.249ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.375ns|    16.071ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.309ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     9.754ns|    12.131ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.176ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    14.078ns|     5.922ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.266ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.661ns|    10.678ns|       0|           0
  G_PLL0_CLKOUT5 = PERIOD TIMEGRP         " | HOLD        |     0.479ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT5" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    15.314ns|     4.686ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.671ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    15.672ns|     4.328ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.037ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    16.430ns|     3.570ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.256ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.013ns|     1.987ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.295ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    18.091ns|     1.909ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.149ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.957ns|     4.043ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.331ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     2.202ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     3.344ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     1.922ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     4.301ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | N/A         |         N/A|         N/A|     N/A|         N/A
  G_PLL0_CLKOUT4 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT4" TS_sys_clk_pin         * 4 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.942ns|            0|            0|            0|       118503|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.908ns|          N/A|            0|            0|       112200|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.520ns|          N/A|            0|            0|          630|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.971ns|          N/A|            0|            0|         4646|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.678ns|          N/A|            0|            0|         1027|            0|
| erator_0_SIG_PLL0_CLKOUT5     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      1.480ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      4.686ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      3.570ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      5.922ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      4.328ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.909ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.987ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 1 
secs 
Total CPU time to PAR completion: 2 mins 6 secs 
Peak Memory Usage:  855 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC
_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------
------------------------
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.68 2010-04-09, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timin
g errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 119623 paths, 18 nets, and 39272 connections
Design statistics:
   Minimum period:  16.071ns (Maximum frequency:  62.224MHz)
   Maximum path delay from/to any node:   5.922ns
   Maximum net delay:   0.838ns
   Maximum net skew:   4.746ns
Analysis completed Wed May  5 14:38:06 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 1
Number of info me
ssages: 3
Total time: 29 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Wed May  5 14:38:19 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y24' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X4Y24' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y19' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X0Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X3Y16' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Wed May  5 14:39:38 2010
 make -f system.make program started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 108 - 2
master(s) : 15 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 413 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: 
creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.
powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    572	  20216	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf
Sw App TestApp_Peripheral_ppc440_0_tft: Neither C-sources specified, nor marked for BRAM initialization. Not compiling elf file


Done!

At Local date and time: Wed May  5 14:43:27 2010
 make -f system.make TestApp_Peripheral_ppc440_0_tft_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf


Done!

At Local date and time: Wed May  5 14:43:51 2010
 make -f system.make init_bram started...

cp -f /opt/Xilinx/12.1/ISE_DS/EDK/sw/lib/ppc440/ppc440_bootloop.elf bootloops/ppc440_0.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs   -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

At Local date and time: Wed May  5 15:06:35 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.1 - iMPACT M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Reusing A0032004 key.
Reusing 24032004 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.11-99.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Type = 0x0005.
ESN option: 000013E9185A01.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
INFO:iMPACT:1777 - 

   Reading /opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/xc5vfx70t.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------
NFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
F
----------------------------------------------------------------------
----------------------------------------------------------------------
O:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
FO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      4 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   34.62 C, Min. Reading:   29.21 C, Max.
Reading:   34.62 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.476 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
I
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
NFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.

'5': Programmed successfully.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =     11 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Wed May  5 15:20:05 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0_tft/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Wed May  5 15:20:14 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 215 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 108 - 2
master(s) : 15 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 413 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 128 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 358 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 1.00 seconds
Constructing platform-level connectivity ...
Completion time: 0.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 108 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 128 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 134 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 149 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 162 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 175 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 188 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 202 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 215 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 236 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 292 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs
line 309 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 336 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 347 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 358 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 398 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 404 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 416 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 426 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 449 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ppc440_0_wra
pper/ppc440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 134 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/rs232_uart_1
_wrapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 215 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper_fifo_generator_v4_3.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 12.1 - edif2ngd M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  15 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 236 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ddr2_sdram_w
rapper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 358 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 416 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_intc_0_w
rapper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 426 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_tft_0_wr
apper/xps_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 828.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.1 - ngcbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation 
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (
lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</
opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /
opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc
-uc system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilin
x-ml507-updated/implementation/system.ngc"
...
Gathering constrain
t information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(424)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.P
LL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_
MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_M
AC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF prim
itive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primit
ive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLAS
H/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   
'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:44
3 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF 
primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_ti
mer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVI
CE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
------------
-------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summar
y:
  Number of errors:     0
  Number of warnings: 167
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  27 sec
Total CPU time to NGDBUILD completion:   26 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/
Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   le
vel port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constr
aints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "xps
_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing const
raint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Pla
cer: 53 secs 
Total CPU  time at the beginning of Placer: 50 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:65e8f419) 
REAL time: 59 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:65e8f419) REAL time: 59 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:63d0767c) REAL time: 59 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:6b506f13) REAL time: 1 mins 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:6b506f13) 
REAL time: 2 mins 42 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (C
hecksum:6b506f13) REAL time: 2 mins 44 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in us
e      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|------
-|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
Phase 7.2  Initial Clock and IO Placement (Checksum:bbe6d78c) REAL time: 2 mins 54 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:bbe6d78c) REAL time: 2 mins 54 secs 
Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:bbe6d78c) REAL time: 2 mins 54 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimi
zation (Checksum:bbe6d78c) REAL time: 2 mins 55 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:bbe6d78c) 
REAL time: 2 mins 55 secs 
Phase 12.8  Global Placement
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
...
.
.
........
Phase 12.8  Global Placement (Checksum:4252
41b2) REAL time: 4 mins 17 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:425241b2) 
REAL time: 4 mins 17 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:425241b2) 
REAL time: 4 mins 22 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:c0ce30f0) REAL time: 9 mins 22 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:c0ce30f0) REAL time: 9 mins 24 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:c0ce30f0) REAL time: 9 mins 25 secs 
Total REAL time to Placer completion: 9 mins 27 secs 
Total CPU  time to Placer completion: 4 mins 39 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of er
rors:      0
Number of warnings:   38
Slice Logic Utilization:
  Number of Slice Registers:                 6,824 out of  44,800   15%
    Number used as Flip Flops:               6,824
  Number of Slice LUTs:                      6,407 out of  44,800   14%
    Number used as logic:                    6,194 out of  44,800   13%
      Number using O6 output only:           5,590
      Number using O5 output only:             273
      Number using O5 and O6:                  331
    Number used as Memory:                     179 out of  13,120    1%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           161
        Number using O6 output only:           161
    Number used as exclusive route-thru:        34
  Number of route-thrus:                       310
    Number using O6 output only:               301
    Number using O5 output only:                 3
    Number using O5 and O6:                      6
Slice Logic Distribution:
  Number of occupied Slices:                 4,213 out of  11,200   37%
  Number of LUT Flip Flop pairs used:        9,592
    Number with an unused Flip Flop:         2,768 out of   9,592   28%
    Number with an unused LUT:               3,185 out of   9,592   33%
    Number of fully used LUT-FF pairs:       3,639 out of   9,592   37%
    Number of unique control sets:           1,056
    Number of slice register sites lost
      to control set restrictions:           2,417 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       260 out of     640   40%
    Number of LOCed IOBs:                      260 out of     260  100%
    IOB Flip Flops:                            475
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 21
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              21
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%
Average Fanout of Non-Clock Nets:                3.48
Peak Memory Usage:  999 MB
Total REAL time to MAP completion:  9 mins 45 secs 
Total CPU time to MAP completion:   4 mins 54 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>
Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed data version:  "PRODUCTION 1.68 2010-04-09".
Device Utilization Summary:
   Number of BUFGs                           7 out of 32     21%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                       121 out of 800    15%
      Number of LOCed ILOGICs                8 out of 121     6%
   Number of External IOBs                 260 out of 640    40%
      Number of LOCed IOBs                 260 out of 260   100%
   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       238 out of 800    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB36_EXPs                    21 out of 148    14%
      Number of LOCed RAMB36_EXPs            2 out of 21      9%
   Number of Slices                       4213 out of 11200  37%
   Number of Slice Registers              6824 out of 44800  15%
      Number used as Flip Flops           6824
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   6407 out of 44800  14%
   Number of Slice LUT-Flip Flop pairs    9592 out of 44800  21%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_M
UX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 2 mins 6 secs 
Finished initial Timing Analysis.  REAL time: 2 mins 8 secs 
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attem
pt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 44252 unrouted;      REAL time: 2 mins 24 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 37575 unrouted; 
     REAL time: 2 mins 51 secs 
Phase  3  : 12668 unrouted;      REAL time: 4 mins 9 secs 
Phase  4  : 12708 unrouted; 
(Setup:0, Hold:405, Component Switching Limit:0)     REAL time: 5 mins 46 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; 
(Setup:0, Hold:1026, Component Switching Limit:0)     REAL time: 7 mins 46 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:1026, Component Switching Limit:0)     REAL time: 7 mins 46 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:1026, Component Switching Limit:0)     REAL time: 7 mins 46 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:1026, Component Switching Limit:0)     REAL time: 7 mins 46 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL
 time: 7 mins 55 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switc
hing Limit:0)     REAL time: 8 mins 13 secs 
Total REAL time to Router completion: 8 mins 14 secs 
Total CPU time to Router completion: 2 mins 24 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y1| No   | 2758 |  0.524     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   |  451 |  0.519     |  2.063      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y0| No   |   65 |  0.273     |  1.956      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y2| No   |  167 |  0.286     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO
 Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |         
     |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y6| No   |   54 |  0.110     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   19 |  1.404     |  3.051      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   21 |  2.694     |  5.320      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  2.285      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.255      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  2.271      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.548      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.542      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.094      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 5
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|   
  1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.048ns|     4.952ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.092ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
------------------------------------------
----------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.065ns|     9.935ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.143ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |      
       |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.209ns|     4.689ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.316ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 2 P |             |            |            |        |            
  HASE 1.25 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     0.680ns|     5.320ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW
     |     4.481ns|     1.519ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.423ns|     2.577ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     7.885ns|    17.471ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.278ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     8.249ns|    -2.249ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
------------------
----------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     9.210ns|    13.685ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.174ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    14.786ns|     5.214ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.781ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.814ns|    10.372ns|       0|           0
  G_PLL0_CLKOUT5 = PERIOD TIMEGRP         " | HOLD        |     0.358ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT5" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    14.886ns|     5.114ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     1.692ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    15.425ns|     4.575ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.485ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    15.741ns|     4.259ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.071ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   | 
            |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.718ns|     2.282ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.077ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    18.124ns|     1.876ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.246ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.298ns|     4.702ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.454ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     1.629ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     2.814ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_t
ft_0_path" TIG     | SETUP       |         N/A|     1.889ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.037ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | N/A         |         N/A|         N/A|     N/A|         N/A
  G_PLL0_CLKOUT4 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT4" TS_sys_clk_pin         * 4 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------
------------------------------------
Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.935ns|            0|            0|            0|       118503|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.935ns|          N/A|            0|            0|       112200|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.689ns|          N/A|            0|            0|          630|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.952ns|          N/A|            0|            0|         4646|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.372ns|          N/A|            0|            0|         1027|            0|
| erator_0_SIG_PLL0_CLKOUT5     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  
|   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      1.304ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.214ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      5.114ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      4.575ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.282ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.876ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      4.259ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 9 mins 12 secs 
Total CPU time to PAR completion: 2 mins 35 secs 
Peak Memory Usage:  855 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xili
nx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilin
x/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_
SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.68 2010-04-09, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To 
get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 119623 paths, 18 nets, and 39242 connections
Design statistics:
   Minimum period:  17.471ns (Maximum frequency:  57.238MHz)
   Maximum path delay from/to any node:   5.214ns
   Maximum net delay:   0.805ns
   Maximum net skew:   5.320ns
Analysis completed Wed May  5 15:57:59 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 1
Number of info messages: 3
Tota
l time: 2 mins 20 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Wed May  5 15:58:41 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y22' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y21' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X2Y24' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X3Y19' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Wed May  5 16:15:24 2010
 make -f system.make program started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 108 - 2
master(s) : 15 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 413 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.
powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    572	  20216	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf


Done!

At Local date and time: Wed May  5 18:15:32 2010
 make -f system.make init_bram started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs   -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


Done!

At Local date and time: Wed May  5 18:16:05 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.1 - iMPACT M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Reusing A0032004 key.
Reusing 24032004 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.11-99.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Type = 0x0005.
ESN option: 000013E9185A01.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
FO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/acecf/data/xccace.bsd...

I
N
F
----------------------------------------------------------------------
----------------------------------------------------------------------
O:iMPACT:501 - '1': Added Device xccace successfully.

'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
FO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xcfp/data/xcf32p.bs
d...

I
N
F
----------------------------------------------------------------------
----------------------------------------------------------------------
O:iMPACT:501 - '1': Added Device xcf32p successfully.

'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      3 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
INFO:iMPACT:501 - 
----------------------------------------------------------------------
----------------------------------------------------------------------
'5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   35.61 C, Min. Reading:   31.67 C, Max.
Reading:   35.61 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
INFO:iMPACT:2219 - Status register values:

 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.

'5': Programmed successfully.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =     16 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Wed May  5 21:03:43 2010
 make -f system.make libs started...

make: Nothing to be done for `libs'.


Done!

At Local date and time: Wed May  5 21:03:56 2010
 make -f system.make program started...

make: Nothing to be done for `program'.


Done!

At Local date and time: Wed May  5 21:05:22 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0_tft/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Saved MSS File.

At Local date and time: Wed May  5 21:06:32 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 15 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 1.00 seconds
Constructing platform-level connectivity ...
Completion time: 0.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 151 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 177 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 190 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 294 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs
line 311 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 338 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 349 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 400 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 406 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 451 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ppc440_0_wra
pper/ppc440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/rs232_uart_1
_wrapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper_fifo_generator_v4_3.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 12.1 - edif2ngd M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ddr2_sdram_w
rapper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_intc_0_w
rapper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_tft_0_wr
apper/xps_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 705.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.1 - ngcbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation 
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx,
 Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/1
2.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.
1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc
-uc system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x
/xilinx-ml507-updated/implementation/system.ngc"
...
Gathering constraint information from source pro
perties...
Done.
Annota
ting constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(424)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_
0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   '
xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitiv
e
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
 
  'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/P
LBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild
:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primi
tive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 -
 SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLA
SH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FL
ASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF pr
imitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF 
primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild
:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - 
SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 -
 SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_t
imer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" i
s not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
  
 'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has n
o driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' 
has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warning
s: 167
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   26 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights res
erved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xili
nx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_P
HY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constrai
nts from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connecte
d to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_t
ft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Interim Design Summary has been ge
nerated in the MAP Report
   (.mrp).
Running timing-driven placement..
.
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 49 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bd0cabb5) 
REAL time: 57 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than 
one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:bd0cabb5) REAL time: 57 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:726dbcb8) REAL time: 57 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:bdc699cf) REAL time: 57 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:bdc699cf) 
REAL time: 2 mins 15 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (
Checksum:bdc699cf) REAL time: 2 mins 16 secs 
Phase 7.2  Initial Clock and IO Pl
acement
There are 16 clock regions on the target FPGA device:
|-------------------------------
-----------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9  
 |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
Phase 7.2  Initial Clock and IO Placement (Ch
ecksum:bdf3b8b5) REAL time: 2 mins 19 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:bdf3b8b5) REAL time: 2 mins 19 secs 
Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:bdf3b8b5) REAL time: 2 mins 19 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:bdf3b8b5) REAL time: 2 mins 19 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:bdf3b8b5) 
REAL time: 2 mins 20 secs 
Phase 12.8  Global Placement
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Phase 12.8  Global Placement (Checksum:b6d5c776) 
REAL time: 3 mins 23 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:b6d5c776) REAL time: 3 mins 23 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:b6d5c
776) REAL time: 3 mins 25 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:7a52866c) REAL time: 4 mins 49 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:7a52866c) REAL time: 4 mins 53 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Chec
ksum:7a52866c) REAL time: 4 mins 57 secs 
Total REAL time to Placer completion: 5 mins 4 secs 
Total CPU  time to Placer completion: 4 mins 20 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings:   38
Slice Logic Utilization:
  Number of Slice Registers:                 6,825 out of  44,800   15%
    Number used as Flip Flops:               6,825
  Number of Slice LUTs:                      6,406 out of  44,800   14%
    Number used as logic:                    6,193 out of  44,800   13%
      Number using O6 output only:           5,589
      Number using O5 output only:             273
      Number using O5 and O6:                  331
    Number used as Memory:                     179 out of  13,120    1%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           161
        Number using O6 output only:           161
    Number used as exclusive route-thru:        34
  Number of route-thrus:                       313
    Number using O6 output only:               302
    Number using O5 output only:                 6
    Number using O5 and O6:                      5
Slice Logic Distribution:
  Num
ber of occupied Slices:                 4,157 out of  11,200   37%
  Number of LUT Flip Flop pairs used:        9,522
    Number with an unused Flip Flop:         2,697 out of   9,522   28%
    Number with an unused LUT:               3,116 out of   9,522   32%
    Number of fully used LUT-FF pairs:       3,709 out of   9,522   38%
    Number of unique control sets:           1,056
    Number of slice register sites lost
      to control set restrictions:           2,416 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       260 out of     640   40%
    Number of LOCed IOBs:                      260 out of     260  100%
    IOB Flip Flops:                            474
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 21
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              21
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%
Average Fanout of Non-Clock Nets:                3.48
Peak Memory Usage:  999 MB
Total REAL time to MAP completion:  6 mins 
Total CPU time to MAP completion:   4 mins 37 secs 
Mapping completed.
See MAP r
eport file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>
Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/1
2.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t,
 package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed data version:
  "PRODUCTION 1.68 2010-04-09".
Device Utilization Summary:
   Number of BUFGs                           7 out of 32     21%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 260 out of 640    40%
      Number of LOCed IOBs                 260 out of 260   100%
   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       238 out of 800    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB36_EXPs                    21 out of 148    14%
      Number of LOCed RAMB36_EXPs            2 out of 21      9%
   Number of Slices                       4157 out of 11200  37%
   Number of Slice Registers              6825 out of 44800  15%
      Number used as Flip Flops           6825
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   6406 out of 44800  14%
   Number of Slice LUT-Flip Flop pairs    9522 out of 44800  21%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN
_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
INFO:Timing:33
86 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 28 secs 
Finished initial Timing Analysis.  
REAL time: 28 secs 
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 44289 unrouted;    
  REAL time: 33 secs 
INFO:Route:538 - One or more MIG cores 
have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 37605 unrouted;      REAL time: 37 secs 
Phase  3  : 13187 unrouted;   
   REAL time: 1 mins 10 secs 
Phase  4  : 13192 unrouted; (Setup:0, Hold:47, Component Switching Limit:0)     REAL time: 1 mins 30 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:47, Component Switching Limit:0)
     REAL time: 1 mins 49 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:47, Component Switching Limit:0)     REAL time: 1 mins 49 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:47, Component Switching Limit:0)     REAL time: 1
 mins 49 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:47, Component Switching Limit:0)     REAL time: 1 mins 49 secs 
Phase  9  : 0 unrouted; 
(Setup:0, Hold:0, Comp
onent Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase 10  : 0 unrouted; 
(Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 55 secs 
Total REAL time to Router completion:
 1 mins 55 secs 
Total CPU time to Router completion: 1 mins 58 secs 
Partition Impl
ementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating 
Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y1| No   | 2767 |  0.526     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   |  446 |  0.522     |  2.042      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y0| No   |   66 |  0.287     |  1.943      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y2| No   |  164 |  0.267     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
|
 y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y6| No   |   55 |  0.107     |  1.781      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   19 |  0.838     |  3.051      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   21 |  2.495     |  4.746      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.014      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.198      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.190      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  2.114      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.484      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 
0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 5
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |           
 |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.029ns|     4.971ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.108ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.005ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0
.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.092ns|     9.908ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.013ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.434ns|     4.520ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.444ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 2 P |             |            |            |        |            
  HASE 1.25 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     1.254ns|     4.746ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     5.007ns|     0.993ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.423ns|     2.577ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     8.249ns|    -2.249ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.375ns|    16.071ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.309ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     9.754ns|    12.131ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.176ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    14.078ns|     5.922ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.266ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.661ns|    10.678ns|       0|           0
  G_PLL0_CLKOUT5 = PERIOD TIMEGRP         " | HOLD        |     0.479ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT5" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    15.314ns|     4.686ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.671ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    15.672ns|     4.328ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.037ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    16.430ns|     3.570ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.256ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.013ns|     1.987ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.295ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    18.091ns|     1.909ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.149ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.957ns|     4.043ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.331ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG
    | SETUP       |         N/A|     2.202ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     3.344ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     1.922ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     4.301ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | N/A         |         N/A|         N/A|     N/A|         N/A
  G_PLL0_CLKOUT4 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT4" TS_sys_clk_pin         * 4 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.942ns|            0|            0|            0|       118503|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.908ns|          N/A|            0|            0|       112200|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.520ns|          N/A|            0|            0|          630|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.971ns|          N/A|            0|            0|         4646|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.678ns|          N/A|            0|            0|         1027|            0|
| erator_0_SIG_PLL0_CLKOUT5     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      1.480ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      4.686ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      3.570ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      5.922ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      4.328ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.909ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.987ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
Generating Pad Report.
All signals are 
completely routed.
WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 5 s
ecs 
Total CPU time to PAR completion: 2 mins 8 secs 
Peak Memory Usage:  855 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Tr
ace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virte
x5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see 
the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.68 2010-04-09, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 119623 paths, 18 nets, and 39272 connections
Design statistics:
   Minimum period:  16.071ns (Maximum frequency:  62.224MHz)
   Maximum path delay from/to any node:   5.922ns
   Maximum net delay:   0.838ns
   Maximum net skew:   4.746ns
Analysis completed Wed May  5 21:29:41 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 1
Number of info messages: 3
Total time: 29 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Wed May  5 21:29:55 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y24' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X4Y24' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y19' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y20' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X0Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X3Y16' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Wed May  5 22:13:50 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 15 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.


Done!

At Local date and time: Wed May  5 22:15:11 2010
 make -f system.make program started...

powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    572	  20216	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf


Done!

At Local date and time: Wed May  5 22:17:53 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs   -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 15
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.
*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.1 - iMPACT M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.11-99.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
control tranfer failed.
write (count, cmdBuffer, dataBuffer) failed 20000020.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2300.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
Downloading /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex.
Downloaded firmware version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Type = 0x0005.
ESN option: 000013E9185A01.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
I
N
F
O:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/acecf/data/xccace.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
FO:iMPACT:501 - '1': Added Device xccace successfully.

'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
F
----------------------------------------------------------------------
----------------------------------------------------------------------
O:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xcfp/data/xcf3
2p.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
FO:iMPACT:501 - '1': Added Device xcf32p successfully.

'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
FO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
FO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   33.64 C, Min. Reading:   29.21 C, Max.
Reading:   34.13 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT:188 - '5': Programming completed successfully.

'5': Programmed successfully.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =     12 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Save project successfully

At Local date and time: Wed May  5 22:39:38 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0_tft/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Wed May  5 22:39:45 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 1.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 151 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 177 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 190 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 294 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs
line 311 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 338 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 349 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 400 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 406 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 451 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ppc440_0_wra
pper/ppc440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/rs232_uart_1
_wrapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper_fifo_generator_v4_3.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 12.1 - edif2ngd M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ddr2_sdram_w
rapper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_intc_0_w
rapper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_tft_0_wr
apper/xps_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 704.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.1 - ngcbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation 
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc
-uc system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc"
...
Gathering constraint information from source properties...
Done.
Annotatin
g constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(424)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0
_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONT
ROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
  
 'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:
443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_AT
TACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/
FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/
MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primi
tive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.
PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xp
s_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is
 not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logi
cal net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warn
ings: 167
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completio
n:  27 sec
Total CPU time to NGDBUILD completion:   26 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (lin64)
Copyri
ght (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</o
pt/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has
 been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - T
rimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_
tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint T
S_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Interim Design Summary has been gener
ated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 54 secs 
Total CPU  time at the beginning of Placer: 51 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksu
m:428e2f71) REAL time: 1 mins 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Comp
onents associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check
 (Checksum:428e2f71) REAL time: 1 mins 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c9aace24) REAL time: 1 mins 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:f76acd82) 
REAL time: 1 mins 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:f76acd82) 
REAL time: 6 mins 28 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (
Checksum:f76acd82) REAL time: 6 mins 30 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the targe
t FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use  
    |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
Phase 7.2  Initial Clock and IO Placement (Checksum:68bbad93) REAL time: 6 mins 35 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:68bbad93) REAL time: 6 mins 35 secs 
Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:68bbad93) REAL time: 6 mins 35 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum
:68bbad93) REAL time: 6 mins 35 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:68bbad93) REAL time: 6 mins 36 secs 
Phase 12.8  Global Placement
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Phase 12.8  Global Placement (Checksum:7fb80f78
) REAL time: 7 mins 48 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:7fb80f78) REAL time: 7 mins 48 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:7fb80f78) REAL time: 7 mins 49 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:84d02d8c) REAL time: 8 mins 49 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:84d02d8c) 
REAL time: 8 mins 50 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (C
hecksum:84d02d8c) REAL time: 8 mins 50 secs 
Total REAL time to Placer completion: 8 mins 52 secs 
Total CPU  time to Placer completion: 5 mins 35 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of err
ors:      0
Number of warnings:   38
Slice Logic Utilization:
  Number of Slice Registers:                 6,843 out of  44,800   15%
    Number used as Flip Flops:               6,843
  Number of Slice LUTs:                      6,478 out of  44,800   14%
    Number used as logic:                    6,265 out of  44,800   13%
      Number using O6 output only:           5,663
      Number using O5 output only:             274
      Number using O5 and O6:                  328
    Number used as Memory:                     179 out of  13,120    1%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           161
        Number using O6 output only:           161
    Number used as exclusive route-thru:        34
  Number of route-thrus:                       312
    Number using O6 output only:               302
    Number using O5 output only:                 5
    Number using O5 and O6:                      5
Slice Logic Distribution:
  Number of occupied Slices:                 4,122 out of  11,200   36%
  Number of LUT Flip Flop pairs used:        9,546
    Number with an unused Flip Flop:         2,703 out of   9,546   28%
    Number with an unused LUT:               3,068 out of   9,546   32%
    Number of fully used LUT-FF pairs:       3,775 out of   9,546   39%
    Number of unique control sets:           1,056
    Number of slice register sites lost
      to control set restrictions:           2,418 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       260 out of     640   40%
    Number of LOCed IOBs:                      260 out of     260  100%
    IOB Flip Flops:                            474
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 21
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              21
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%
Average Fanout of Non-Clock Nets:       
         3.43
Peak Memory Usage:  1002 MB
Total REAL time to MAP completion:  9 mins 8 secs 
Total CPU time to MAP completion:   5 mins 49 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (lin64)
Copyright (c) 1
995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd
>
Constraints file: system.pcf.
Loading device 
for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Ran
ge: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed data version:  "PRODUCTION 1.68 2010-04-09".
Device Utilization Summary:
   Number of BUFGs                           7 out of 32     21%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 260 out of 640    40%
      Number of LOCed IOBs                 260 out of 260   100%
   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       238 out of 800    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB36_EXPs                    21 out of 148    14%
      Number of LOCed RAMB36_EXPs            2 out of 21      9%
   Number of Slices                       4122 out of 11200  36%
   Number of Slice Registers              6843 out of 44800  15%
      Number used as Flip Flops           6843
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS 
                  6478 out of 44800  14%
   Number of Slice LUT-Flip Flop pairs    9546 out of 44800  21%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
WARNING:Timing:3223 - Timing c
onstraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 
WARNING:Par:288 - The signal xps_bram
_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 44718 unrouted;      REAL time: 33 secs 
INFO:Route:538 - One or more MIG cores have been detecte
d in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 37981 unrouted;  
    REAL time: 38 secs 
Phase  3  : 13302 unrouted; 
     REAL time: 1 mins 12 secs 
Phase  4  : 13413 unrouted; (Setup:0, Hold:1377, Component Swi
tching Limit:0)     REAL time: 1 mins 36 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; 
(Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 2 mins 12 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 2 mins 12 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 2 mins 12 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 2 mins 12 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Com
ponent Switching Limit:0)     REAL time: 2 mins 14 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Comp
onent Switching Limit:0)     REAL time: 2 mins 19 secs 
Total REAL time to Router completion: 2 mins 19 secs 
Total CPU time to Router completion: 2 mins 11 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generatin
g "PAR" statistics.
**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |
              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y1| No   | 2817 |  0.525     |  2.066      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   |  447 |  0.320     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y0| No   |   65 |  0.308     |  1.943      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y2| No   |  168 |  0.280     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y6| No   |   55 |  0.106     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   19 |  0.932     |  3.187      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   21 |  2.062     |  4.735      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  2.164      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  2.635      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  2.099      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.807      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.336      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 5
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|     4.970ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.010ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.050ns|     9.950ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.015ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.298ns|     4.702ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.340ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 2 P |             |            |            |        |            
  HASE 1.25 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     1.265ns|     4.735ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.449ns|     2.551ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.849ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     4.910ns|     1.090ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.423ns|     2.577ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     8.249ns|    -2.249ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.702ns|    15.137ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.302ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     8.757ns|    14.980ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.253ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    14.102ns|     5.898ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.648ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.657ns|    10.686ns|       0|           0
  G_PLL0_CLKOUT5 = PERIOD TIMEGRP         " | HOLD        |     0.369ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT5" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    14.785ns|     5.215ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.845ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    15.784ns|     4.216ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.331ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.036ns|     2.964ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.004ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.090ns|     1.910ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.251ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    18.110ns|     1.890ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.027ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.919ns|     4.081ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.444ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     2.379ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     3.508ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     2.070ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.276ns|     N/A|           0
-----------------------------------------------------------------
-----------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | N/A         |         N/A|         N/A|     N/A|         N/A
  G_PLL0_CLKOUT4 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT4" TS_sys_clk_pin         * 4 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.950ns|            0|            0|            0|       119980|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.950ns|          N/A|            0|            0|       113677|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.702ns|          N/A|            0|            0|          630|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.970ns|          N/A|            0|            0|         4646|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.686ns|          N/A|            0|            0|         1027|            0|
| erator_0_SIG_PLL0_CLKOUT5     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      1.474ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.215ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      4.216ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      5.898ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.964ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.890ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.910ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 30 secs 
Total CPU time to PAR completion: 2 mins 21 
secs 
Peak Memory Usage:  857 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (lin64)
Cop
yright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in envir
onment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_S
EL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found
 and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
-------------------------------------------------
-------------------------------
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.68 2010-04-09, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing er
rors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 121101 paths, 18 nets, and 39923 connections
Design statistics:
   Minimum period:  15.137ns (Maximum frequency:  66.063MHz)
   Maximum path delay from/to any node:   5.898ns
   Maximum net delay:   0.838ns
   Maximum net skew:   4.735ns
Analysis completed Wed May  5 23:05:44 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 1
Number of info mes
sages: 3
Total time: 32 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Wed May  5 23:05:59 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y20' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y19' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X2Y10' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Wed May  5 23:07:46 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.


Done!

At Local date and time: Wed May  5 23:08:15 2010
 make -f system.make program started...

powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    572	  20216	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf


Done!

At Local date and time: Wed May  5 23:10:08 2010
 make -f system.make init_bram started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs   -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


Done!

At Local date and time: Wed May  5 23:10:15 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.1 - iMPACT M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Reusing A0032004 key.
Reusing 24032004 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.11-99.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Type = 0x0005.
ESN option: 000013E9185A01.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
INFO:iMPACT:1777 - 

   Reading /opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
vfx70t successfully.

INFO:iMPACT:1777 - 
   Reading
 /opt/Xilinx/12.1/ISE_DS/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
 xccace successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.
1/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   32.16 C, Min. Reading:   29.21 C, Max.
Reading:   32.66 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Assigned Driver generic 1.00.a for instance plbv46_2_wb_0

WARNING:EDK:2137 - Peripheral plbv46_2_wb_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

plbv46_2_wb_0 has been added to the project

WARNING:EDK:2137 - Peripheral plbv46_2_wb_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

ERROR:EDK:1519 - INST:plbv46_2_wb_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 0 and /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/_xps_tempmhsfilename.mhs line 70 - address space overlap!

ERROR:EDK:1519 - INST:plbv46_2_wb_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 0 and /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/_xps_tempmhsfilename.mhs line 70 - address space overlap!

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd'

At Local date and time: Thu May  6 00:29:41 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x86f00000-0x86f0ffff) plbv46_2_wb_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 118 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 151 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 164 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 177 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 190 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 204 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Copying cache implementation netlist
IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Copying cache implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 294 -
Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 311 -
Copying cache implementation netlist
IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 338 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 349 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 400 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 406 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Copying cache implementation netlist
IPNAME:xps_tft INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 451 -
Copying cache implementation netlist
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 1.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
ERROR:EDK:1405 - File not found in any repository
   'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd'
ERROR:EDK:1405 - File not found in any repository
   'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd'
ERROR:EDK:1405 - File not found in any repository
   'plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd'
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd'

At Local date and time: Thu May  6 00:40:28 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x86f00000-0x86f0ffff) plbv46_2_wb_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 118 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 151 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 164 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 177 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 190 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 204 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Copying cache implementation netlist
IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Copying cache implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 294 -
Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 311 -
Copying cache implementation netlist
IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 338 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 349 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 400 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 406 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Copying cache implementation netlist
IPNAME:xps_tft INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 451 -
Copying cache implementation netlist
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 0.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
ERROR:EDK:1405 - File not found in any repository
   'plbv46_slave_single_v1_05_a/hdl/vhdl/plb_address_decoder.vhd'
ERROR:EDK:1405 - File not found in any repository
   'plbv46_slave_single_v1_05_a/hdl/vhdl/plb_slave_attachment.vhd'
ERROR:EDK:1405 - File not found in any repository
   'plbv46_slave_single_v1_05_a/hdl/vhdl/plbv46_slave_single.vhd'
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd'

At Local date and time: Thu May  6 00:51:27 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x86f00000-0x86f0ffff) plbv46_2_wb_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 118 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 151 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 164 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 177 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 190 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 204 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Copying cache implementation netlist
IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Copying cache implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 294 -
Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 311 -
Copying cache implementation netlist
IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 338 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 349 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 400 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 406 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Copying cache implementation netlist
IPNAME:xps_tft INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 451 -
Copying cache implementation netlist
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 1.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plbv46_2_wb_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 466 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:3317 - "/opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 101.  Library proc_common_v3_00_a cannot be found.
ERROR:HDLParsers:3013 - "/opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 102. Library proc_common_v3_00_a is not declared.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/synthesis/plbv46_2_wb_0_w
   rapper_xst.srp for details
Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd'

At Local date and time: Thu May  6 00:57:50 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x86f00000-0x86f0ffff) plbv46_2_wb_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 118 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 151 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 164 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 177 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 190 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 204 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Copying cache implementation netlist
IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Copying cache implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 294 -
Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 311 -
Copying cache implementation netlist
IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 338 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 349 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 400 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 406 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Copying cache implementation netlist
IPNAME:xps_tft INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 451 -
Copying cache implementation netlist
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 1.00 seconds
Constructing platform-level connectivity ...
Completion time: 0.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plbv46_2_wb_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 466 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:164 - "/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_a/hdl/vhdl/user_logic.vhd" Line 148. parse error, unexpected PORT
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/synthesis/plbv46_2_wb_0_w
   rapper_xst.srp for details
Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd'

ERROR:EDK:1405 - File not found in any repository 'plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd'

At Local date and time: Thu May  6 01:04:05 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0_tft/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Thu May  6 01:05:27 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x86f00000-0x86f0ffff) plbv46_2_wb_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plbv46_2_wb INSTANCE:plbv46_2_wb_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_
   a/data/plbv46_2_wb_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 3.00 seconds
Constructing platform-level connectivity ...
Completion time: 4.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 151 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 164 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 177 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 190 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 204 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 294 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs
line 311 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 338 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 349 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 400 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 406 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 451 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plbv46_2_wb_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 466 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:1411 - "/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_a/hdl/vhdl/user_logic.vhd" Line 148. Parameter WB_RST_O of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:1411 - "/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_a/hdl/vhdl/user_logic.vhd" Line 149. Parameter WB_CLK_O of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:1411 - "/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_a/hdl/vhdl/user_logic.vhd" Line 150. Parameter WB_STB_O of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:1411 - "/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_a/hdl/vhdl/user_logic.vhd" Line 151. Parameter WB_CYC_O of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:1411 - "/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_a/hdl/vhdl/user_logic.vhd" Line 152. Parameter WB_WE_O of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:1411 - "/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_a/hdl/vhdl/user_logic.vhd" Line 153. Parameter WB_ADR_O of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:1411 - "/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_v1_10_a/hdl/vhdl/user_logic.vhd" Line 155. Parameter WB_ACK_I of mode in can not be associated with a formal port of mode out.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/synthesis/plbv46_2_wb_0_w
   rapper_xst.srp for details
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ppc440_0_wra
pper/ppc440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/rs232_uart_1
_wrapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper_fifo_generator_v4_3.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 12.1 - edif2ngd M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ethernet_mac
_wrapper/ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/ddr2_sdram_w
rapper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_intc_0_w
rapper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xps_tft_0_wr
apper/xps_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

plbv46_2_wb_0 has been deleted from the project

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Saved MSS File.

At Local date and time: Mon May 17 17:54:52 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 84 - Copying
cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 118 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 136 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 151 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 164 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 177 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 190 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 204 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 217 -
Copying cache implementation netlist
IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 238 -
Copying cache implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 294 -
Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 311 -
Copying cache implementation netlist
IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 338 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 349 -
Copying cache implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 400 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 406 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 418 -
Copying cache implementation netlist
IPNAME:xps_tft INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 428 -
Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 451 -
Copying cache implementation netlist
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 5.00 seconds
Constructing platform-level connectivity ...
Completion time: 2.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 360 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 318.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.1 - ngcbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation 
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx f
ile
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command L
ine: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc
-uc system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/implementation/system.ngc"
...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(423)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.P
LL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_
bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Eth
ernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethern
et_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF pr
imitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - S
FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF 
primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443
 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_
SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLA
SH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLA
SH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FL
ASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH
/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBui
ld:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443
 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[
15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_COR
E_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_I
NST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_t
ft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has n
o driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269'
 has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Desig
n Results Summary:
  Number of errors:     0
  Number of warnings: 167
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  27 se
c
Total CPU time to NGDBUILD completion:   26 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xi
linx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Et
hernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints f
rom pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 
- Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/
xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0
 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_
RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 53 secs 
Total CPU  time at the beginning of Placer: 51 secs 
Phase 1.1 
 Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checks
um:428e2f71) REAL time: 58 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with 
more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:4
28e2f71) REAL time: 59 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c9aace24) REAL time: 59 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Check
sum:f76acd82) REAL time: 59 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:f76
acd82) REAL time: 3 mins 21 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Check
sum:f76acd82) REAL time: 3 mins 21 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPG
A device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUF
IOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_S
DRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
Phase 7.2  Initial Clock and IO Placement (Checksum:68bbad93) REAL time: 3 mins 24 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:68bbad93) REAL time: 3 mins 24 secs 
Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:68bbad93) REAL time: 3 mins 24 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum
:68bbad93) REAL time: 3 mins 25 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checks
um:68bbad93) REAL time: 3 mins 25 secs 
Phase 12.8  Global Placement
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Phase 12.8  Global Placement (Checksum:7fb80f78) REA
L time: 4 mins 33 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:7fb80f78) REAL time: 4 mins 33 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:7fb80f78) REAL time: 4 mins 34 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:84d02d
8c) REAL time: 5 mins 30 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local
 Placement Optimization (Checksum:84d02d8c) REAL time: 5 mins 32 secs 
Phase 17.34  Placement Validati
on
Phase 17.34  Placement Validation
 (Checksum:84d02d8c) REAL time: 5 mins 32 secs 
Total REAL time to Placer completion: 5 mins 33
 secs 
Total CPU  time to Placer completion: 5 mins 30 secs 
Running post-placement
 packing...
Writing output files...
Design Summary:
Number of errors:
      0
Number of warnings:   38
Slice Logic Utilization:
  Number of Slice Registers:                 6,843 out of  44,800   15%
    Number used as Flip Flops:               6,843
  Number of Slice LUTs:                      6,478 out of  44,800   14%
    Number used as logic:                    6,265 out of  44,800   13%
      Number using O6 output only:           5,663
      Number using O5 output only:             274
      Number using O5 and O6:                  328
    Number used as Memory:                     179 out of  13,120    1%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           161
        Number using O6 output only:           161
    Number used as exclusive route-thru:        34
  Number of route-thrus:                       312
    Number using O6 output only:               302
    Number using O5 output only:                 5
    Number using O5 and O6:                      5
Slice Logic Distribution:
  Number of occupied Slices:                 4,122 out of  11,200   36%
  Number of LUT Flip Flop pairs used:        9,546
    Number with an unused Flip Flop:         2,703 out of   9,546   28%
    Number with an unused LUT:               3,068 out of   9,546   32%
    Number of fully used LUT-FF pairs:       3,775 out of   9,546   39%
    Number of unique control sets:           1,056
    Number of slice register sites lost
      to control set restrictions:           2,418 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       260 out of     640   40%
    Number of LOCed IOBs:                      260 out of     260  100%
    IOB Flip Flops:                            474
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 21
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              21
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%
Average Fan
out of Non-Clock Nets:                3.43
Peak Memory Usage:  1002 MB
Total REAL time to MAP completion:  5 mins 47 secs 
Total CPU time to MAP completion:   5 mins 44 secs 
Mapping completed.
See MAP report file "system_
map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - p
ar M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_
DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>
Const
raints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.np
h' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, packag
e ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage t
o 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Devic
e speed data version:  "PRODUCTION 1.68 2010-04-09".
Device Utilization Summary:
   Number of BUFGs                           7 out of 32     21%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 260 out of 640    40%
      Number of LOCed IOBs                 260 out of 260   100%
   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       238 out of 800    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB36_EXPs                    21 out of 148    14%
      Number of LOCed RAMB36_EXPs            2 out of 21      9%
   Number of Slices                       4122 out of 11200  36%
   Number of Slice Registers              6843 out of 44800  15%
      Number used as Flip Flops           6843
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   6478 out of 44800  14%
   Number of Slice LUT-Flip Flop pairs    9546 out of 44800  21%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
WARNING:Timing:3223 - Timing constraint TS_MC_
RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints foun
d and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  
REAL time: 27 secs 
Finished initial Timing Analysis.  REAL time: 
27 secs 
WARNING:Par:288 - The signal xps_bram_if_cntlr
_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Startin
g Router
Phase  1  : 44718 unrouted;      REA
L time: 31 secs 
INFO:Route:538 - One or more MIG cores have been detecte
d in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 37981 unrouted; 
     REAL time: 36 secs 
Phase  3  : 13302 unrouted;      REAL time: 1 m
ins 9 secs 
Phase  4  : 13413 unrouted; (Setup:0, Hold:1377, Component Switching Limit:0)     REAL time: 1 
mins 33 secs 
Upda
ting file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; 
(Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 1 mins 58 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 1 mins 58 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 1 mins 58 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 1 mins 58 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 59 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 4 secs 
Total REAL time to Router completion: 2 mins 4 secs 
Tota
l CPU time to Router completion: 2 mins 9 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Cloc
k Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y1| No   | 2817 |  0.525     |  2.066      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   |  447 |  0.320     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y0| No   |   65 |  0.308     |  1.943      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y2| No   |  168 |  0.280     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|
DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y6| No   |   55 |  0.106     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   19 |  0.932     |  3.187      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   21 |  2.062     |  4.735      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  2.164      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  2.635      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  2.099      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.807      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.336      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (
Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 5
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
---------------------------------------------------------
-------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|     4.970ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.010ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.050ns|     9.950ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.015ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.298ns|     4.702ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.340ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 2 P |             |            |            |        |            
  HASE 1.25 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     1.265ns|     4.735ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.449ns|     2.551ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.849ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     4.910ns|     1.090ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.423ns|     2.577ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     8.249ns|    -2.249ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.702ns|    15.137ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.302ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     8.757ns|    14.980ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.253ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    14.102ns|     5.898ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.648ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.657ns|    10.686ns|       0|           0
  G_PLL0_CLKOUT5 = PERIOD TIMEGRP         " | HOLD        |     0.369ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT5" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    14.785ns|     5.215ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.845ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    15.784ns|     4.216ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.331ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.036ns|     2.964ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.004ns|      
      |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.090ns|     1.910ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.251ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    18.110ns|     1.890ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.027ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.919ns|     4.081ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.444ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     2.379ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     3.508ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     2.070ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.276ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | N/A         |         N/A|         N/A|     N/A|         N/A
  G_PLL0_CLKOUT4 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT4" TS_sys_clk_pin         * 4 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.950ns|            0|            0|            0|       119980|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.950ns|          N/A|            0|            0|       113677|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.702ns|          N/A|            0|            0|          630|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.970ns|          N/A|            0|            0|         4646|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.686ns|          N/A|            0|            0|         1027|            0|
| erator_0_SIG_PLL0_CLKOUT5     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      1.474ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.215ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      4.216ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      5.898ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.964ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.890ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.910ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
Generating Pad Report.
All signals are completely routed.
WARN
ING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion
: 2 mins 14 secs 
Total CPU time to PAR completion: 2 mins 19 secs 
Peak Memory Usage:  857 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2
Writing design to file sys
tem.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (lin64)
Copyright (c) 19
95-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/
ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for
 application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vf
x70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_R
DEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolv
ed.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
-------------------------
-------------------------------------------------------
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.68 2010-04-09, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timi
ng errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 121101 paths, 18 nets, and 39923 connections
Design statistics:
   Minimum period:  15.137ns (Maximum frequency:  66.063MHz)
   Maximum path delay from/to any node:   5.898ns
   Maximum net delay:   0.838ns
   Maximum net skew:   4.735ns
Analysis completed Mon May 17 18:10:42 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 1
Number of info messages: 3
Total time: 31 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Mon May 17 18:10:56 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y20' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y19' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X2Y10' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

Saved MSS File.

At Local date and time: Mon May 17 18:15:29 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.


Done!

At Local date and time: Mon May 17 18:16:05 2010
 make -f system.make TestApp_Peripheral_ppc440_0_tft_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf


Done!

At Local date and time: Mon May 17 18:22:40 2010
 make -f system.make libs started...

make: Nothing to be done for `libs'.


Done!

At Local date and time: Mon May 17 18:22:46 2010
 make -f system.make init_bram started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs   -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


Done!

At Local date and time: Mon May 17 18:23:02 2010
 make -f system.make program started...

powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    572	  20216	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

