#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdd0d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdd0f10 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xdc94c0 .functor NOT 1, L_0xe02ab0, C4<0>, C4<0>, C4<0>;
L_0xe02840 .functor XOR 1, L_0xe026e0, L_0xe027a0, C4<0>, C4<0>;
L_0xe029a0 .functor XOR 1, L_0xe02840, L_0xe02900, C4<0>, C4<0>;
v0xdff980_0 .net *"_ivl_10", 0 0, L_0xe02900;  1 drivers
v0xdffa80_0 .net *"_ivl_12", 0 0, L_0xe029a0;  1 drivers
v0xdffb60_0 .net *"_ivl_2", 0 0, L_0xe02640;  1 drivers
v0xdffc20_0 .net *"_ivl_4", 0 0, L_0xe026e0;  1 drivers
v0xdffd00_0 .net *"_ivl_6", 0 0, L_0xe027a0;  1 drivers
v0xdffe30_0 .net *"_ivl_8", 0 0, L_0xe02840;  1 drivers
v0xdfff10_0 .net "a", 0 0, v0xdfdb70_0;  1 drivers
v0xdfffb0_0 .net "b", 0 0, v0xdfdc10_0;  1 drivers
v0xe00050_0 .net "c", 0 0, v0xdfdcb0_0;  1 drivers
v0xe000f0_0 .var "clk", 0 0;
v0xe00190_0 .net "d", 0 0, v0xdfde20_0;  1 drivers
v0xe00230_0 .net "out_dut", 0 0, L_0xe02450;  1 drivers
v0xe002d0_0 .net "out_ref", 0 0, L_0xe012a0;  1 drivers
v0xe00370_0 .var/2u "stats1", 159 0;
v0xe00410_0 .var/2u "strobe", 0 0;
v0xe004b0_0 .net "tb_match", 0 0, L_0xe02ab0;  1 drivers
v0xe00570_0 .net "tb_mismatch", 0 0, L_0xdc94c0;  1 drivers
v0xe00740_0 .net "wavedrom_enable", 0 0, v0xdfdf10_0;  1 drivers
v0xe007e0_0 .net "wavedrom_title", 511 0, v0xdfdfb0_0;  1 drivers
L_0xe02640 .concat [ 1 0 0 0], L_0xe012a0;
L_0xe026e0 .concat [ 1 0 0 0], L_0xe012a0;
L_0xe027a0 .concat [ 1 0 0 0], L_0xe02450;
L_0xe02900 .concat [ 1 0 0 0], L_0xe012a0;
L_0xe02ab0 .cmp/eeq 1, L_0xe02640, L_0xe029a0;
S_0xdd10a0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xdd0f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xdd1820 .functor NOT 1, v0xdfdcb0_0, C4<0>, C4<0>, C4<0>;
L_0xdc9d80 .functor NOT 1, v0xdfdc10_0, C4<0>, C4<0>, C4<0>;
L_0xe009f0 .functor AND 1, L_0xdd1820, L_0xdc9d80, C4<1>, C4<1>;
L_0xe00a90 .functor NOT 1, v0xdfde20_0, C4<0>, C4<0>, C4<0>;
L_0xe00bc0 .functor NOT 1, v0xdfdb70_0, C4<0>, C4<0>, C4<0>;
L_0xe00cc0 .functor AND 1, L_0xe00a90, L_0xe00bc0, C4<1>, C4<1>;
L_0xe00da0 .functor OR 1, L_0xe009f0, L_0xe00cc0, C4<0>, C4<0>;
L_0xe00e60 .functor AND 1, v0xdfdb70_0, v0xdfdcb0_0, C4<1>, C4<1>;
L_0xe00f20 .functor AND 1, L_0xe00e60, v0xdfde20_0, C4<1>, C4<1>;
L_0xe00fe0 .functor OR 1, L_0xe00da0, L_0xe00f20, C4<0>, C4<0>;
L_0xe01150 .functor AND 1, v0xdfdc10_0, v0xdfdcb0_0, C4<1>, C4<1>;
L_0xe011c0 .functor AND 1, L_0xe01150, v0xdfde20_0, C4<1>, C4<1>;
L_0xe012a0 .functor OR 1, L_0xe00fe0, L_0xe011c0, C4<0>, C4<0>;
v0xdc9730_0 .net *"_ivl_0", 0 0, L_0xdd1820;  1 drivers
v0xdc97d0_0 .net *"_ivl_10", 0 0, L_0xe00cc0;  1 drivers
v0xdfc360_0 .net *"_ivl_12", 0 0, L_0xe00da0;  1 drivers
v0xdfc420_0 .net *"_ivl_14", 0 0, L_0xe00e60;  1 drivers
v0xdfc500_0 .net *"_ivl_16", 0 0, L_0xe00f20;  1 drivers
v0xdfc630_0 .net *"_ivl_18", 0 0, L_0xe00fe0;  1 drivers
v0xdfc710_0 .net *"_ivl_2", 0 0, L_0xdc9d80;  1 drivers
v0xdfc7f0_0 .net *"_ivl_20", 0 0, L_0xe01150;  1 drivers
v0xdfc8d0_0 .net *"_ivl_22", 0 0, L_0xe011c0;  1 drivers
v0xdfc9b0_0 .net *"_ivl_4", 0 0, L_0xe009f0;  1 drivers
v0xdfca90_0 .net *"_ivl_6", 0 0, L_0xe00a90;  1 drivers
v0xdfcb70_0 .net *"_ivl_8", 0 0, L_0xe00bc0;  1 drivers
v0xdfcc50_0 .net "a", 0 0, v0xdfdb70_0;  alias, 1 drivers
v0xdfcd10_0 .net "b", 0 0, v0xdfdc10_0;  alias, 1 drivers
v0xdfcdd0_0 .net "c", 0 0, v0xdfdcb0_0;  alias, 1 drivers
v0xdfce90_0 .net "d", 0 0, v0xdfde20_0;  alias, 1 drivers
v0xdfcf50_0 .net "out", 0 0, L_0xe012a0;  alias, 1 drivers
S_0xdfd0b0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xdd0f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xdfdb70_0 .var "a", 0 0;
v0xdfdc10_0 .var "b", 0 0;
v0xdfdcb0_0 .var "c", 0 0;
v0xdfdd80_0 .net "clk", 0 0, v0xe000f0_0;  1 drivers
v0xdfde20_0 .var "d", 0 0;
v0xdfdf10_0 .var "wavedrom_enable", 0 0;
v0xdfdfb0_0 .var "wavedrom_title", 511 0;
S_0xdfd350 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xdfd0b0;
 .timescale -12 -12;
v0xdfd5b0_0 .var/2s "count", 31 0;
E_0xdcbc40/0 .event negedge, v0xdfdd80_0;
E_0xdcbc40/1 .event posedge, v0xdfdd80_0;
E_0xdcbc40 .event/or E_0xdcbc40/0, E_0xdcbc40/1;
E_0xdcbe90 .event negedge, v0xdfdd80_0;
E_0xdb69f0 .event posedge, v0xdfdd80_0;
S_0xdfd6b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xdfd0b0;
 .timescale -12 -12;
v0xdfd8b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdfd990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xdfd0b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdfe110 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xdd0f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xe01400 .functor NOT 1, v0xdfdc10_0, C4<0>, C4<0>, C4<0>;
L_0xe01470 .functor AND 1, v0xdfdb70_0, L_0xe01400, C4<1>, C4<1>;
L_0xe01550 .functor AND 1, L_0xe01470, v0xdfdcb0_0, C4<1>, C4<1>;
L_0xe01610 .functor NOT 1, v0xdfdb70_0, C4<0>, C4<0>, C4<0>;
L_0xe016b0 .functor AND 1, L_0xe01610, v0xdfdc10_0, C4<1>, C4<1>;
L_0xe01770 .functor NOT 1, v0xdfde20_0, C4<0>, C4<0>, C4<0>;
L_0xe01820 .functor AND 1, L_0xe016b0, L_0xe01770, C4<1>, C4<1>;
L_0xe01930 .functor OR 1, L_0xe01550, L_0xe01820, C4<0>, C4<0>;
L_0xe01a90 .functor AND 1, v0xdfdb70_0, v0xdfdc10_0, C4<1>, C4<1>;
L_0xe01d20 .functor AND 1, L_0xe01a90, v0xdfdcb0_0, C4<1>, C4<1>;
L_0xe01f50 .functor OR 1, L_0xe01930, L_0xe01d20, C4<0>, C4<0>;
L_0xe02010 .functor NOT 1, v0xdfdb70_0, C4<0>, C4<0>, C4<0>;
L_0xe020f0 .functor NOT 1, v0xdfdc10_0, C4<0>, C4<0>, C4<0>;
L_0xe02160 .functor AND 1, L_0xe02010, L_0xe020f0, C4<1>, C4<1>;
L_0xe02080 .functor AND 1, L_0xe02160, v0xdfde20_0, C4<1>, C4<1>;
L_0xe02450 .functor OR 1, L_0xe01f50, L_0xe02080, C4<0>, C4<0>;
v0xdfe400_0 .net *"_ivl_0", 0 0, L_0xe01400;  1 drivers
v0xdfe4e0_0 .net *"_ivl_10", 0 0, L_0xe01770;  1 drivers
v0xdfe5c0_0 .net *"_ivl_12", 0 0, L_0xe01820;  1 drivers
v0xdfe6b0_0 .net *"_ivl_14", 0 0, L_0xe01930;  1 drivers
v0xdfe790_0 .net *"_ivl_16", 0 0, L_0xe01a90;  1 drivers
v0xdfe8c0_0 .net *"_ivl_18", 0 0, L_0xe01d20;  1 drivers
v0xdfe9a0_0 .net *"_ivl_2", 0 0, L_0xe01470;  1 drivers
v0xdfea80_0 .net *"_ivl_20", 0 0, L_0xe01f50;  1 drivers
v0xdfeb60_0 .net *"_ivl_22", 0 0, L_0xe02010;  1 drivers
v0xdfec40_0 .net *"_ivl_24", 0 0, L_0xe020f0;  1 drivers
v0xdfed20_0 .net *"_ivl_26", 0 0, L_0xe02160;  1 drivers
v0xdfee00_0 .net *"_ivl_28", 0 0, L_0xe02080;  1 drivers
v0xdfeee0_0 .net *"_ivl_4", 0 0, L_0xe01550;  1 drivers
v0xdfefc0_0 .net *"_ivl_6", 0 0, L_0xe01610;  1 drivers
v0xdff0a0_0 .net *"_ivl_8", 0 0, L_0xe016b0;  1 drivers
v0xdff180_0 .net "a", 0 0, v0xdfdb70_0;  alias, 1 drivers
v0xdff220_0 .net "b", 0 0, v0xdfdc10_0;  alias, 1 drivers
v0xdff420_0 .net "c", 0 0, v0xdfdcb0_0;  alias, 1 drivers
v0xdff510_0 .net "d", 0 0, v0xdfde20_0;  alias, 1 drivers
v0xdff600_0 .net "out", 0 0, L_0xe02450;  alias, 1 drivers
S_0xdff760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xdd0f10;
 .timescale -12 -12;
E_0xdcb9e0 .event anyedge, v0xe00410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe00410_0;
    %nor/r;
    %assign/vec4 v0xe00410_0, 0;
    %wait E_0xdcb9e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdfd0b0;
T_3 ;
    %fork t_1, S_0xdfd350;
    %jmp t_0;
    .scope S_0xdfd350;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdfd5b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdfde20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdfdcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdfdc10_0, 0;
    %assign/vec4 v0xdfdb70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdb69f0;
    %load/vec4 v0xdfd5b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xdfd5b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdfde20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdfdcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdfdc10_0, 0;
    %assign/vec4 v0xdfdb70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xdcbe90;
    %fork TD_tb.stim1.wavedrom_stop, S_0xdfd990;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdcbc40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xdfdb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdfdc10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdfdcb0_0, 0;
    %assign/vec4 v0xdfde20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xdfd0b0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xdd0f10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe000f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe00410_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xdd0f10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe000f0_0;
    %inv;
    %store/vec4 v0xe000f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xdd0f10;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdfdd80_0, v0xe00570_0, v0xdfff10_0, v0xdfffb0_0, v0xe00050_0, v0xe00190_0, v0xe002d0_0, v0xe00230_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xdd0f10;
T_7 ;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe00370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xdd0f10;
T_8 ;
    %wait E_0xdcbc40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe00370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe00370_0, 4, 32;
    %load/vec4 v0xe004b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe00370_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe00370_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe00370_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe002d0_0;
    %load/vec4 v0xe002d0_0;
    %load/vec4 v0xe00230_0;
    %xor;
    %load/vec4 v0xe002d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe00370_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe00370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe00370_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/kmap2/iter3/response2/top_module.sv";
