# Digital circuits in Verilog
labs,notes,codes, etc

1. [Somador completo - Conversão direta não otimizada](https://github.com/mayktu/digital-circuits-verilog/blob/master/cod/Somador%20completo%20(Conversao%20nao%20otimizada).v)
2. [ULA 4 BITS](https://github.com/mayktu/digital-circuits-verilog/blob/master/cod/ULA4-32.v)
3. [ULA 32 BITS](https://github.com/mayktu/digital-circuits-verilog/blob/master/cod/ULA32bits.v)
4. [FSM - Moore]()
5. [FSM - Mealy]()
6. [Projeto Final - Pedágio](https://github.com/mayktu/digital-circuits-verilog/blob/master/cod/ProjetoFinal%20-%20%20PEDAGIO.v)

* [Relatorio 1](https://github.com/mayktu/digital-circuits-verilog/blob/master/rel/Relatorio%201.pdf)
* [Relatorio 2](https://github.com/mayktu/digital-circuits-verilog/blob/master/rel/Relatorio%202.pdf)
* [Relatorio 4](https://github.com/mayktu/digital-circuits-verilog/blob/master/rel/Relatorio%204.pdf)
* [Relatorio 5](https://github.com/mayktu/digital-circuits-verilog/blob/master/rel/Relat%C3%B3rio%205.pdf)
* [Projeto Final](https://github.com/mayktu/digital-circuits-verilog/blob/master/rel/PROJETO%20FINAL.pdf)
