
semboot_debug1284_w5100.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800100  0001fbb6  00000c4a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000bb6  0001f000  0001f000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800120  00800120  00000c6a  2**0
                  ALLOC
  3 .stab         000008d0  00000000  00000000  00000c6c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000199  00000000  00000000  0000153c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  000016d8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001851  00000000  00000000  00001898  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a7e  00000000  00000000  000030e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d8c  00000000  00000000  00003b67  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004e8  00000000  00000000  000048f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005ca  00000000  00000000  00004ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001911  00000000  00000000  000053a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000070  00000000  00000000  00006cb7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0001f000 <__vectors>:
   1f000:	86 c0       	rjmp	.+268    	; 0x1f10e <__ctors_end>
   1f002:	00 00       	nop
   1f004:	48 c1       	rjmp	.+656    	; 0x1f296 <__bad_interrupt>
   1f006:	00 00       	nop
   1f008:	46 c1       	rjmp	.+652    	; 0x1f296 <__bad_interrupt>
   1f00a:	00 00       	nop
   1f00c:	44 c1       	rjmp	.+648    	; 0x1f296 <__bad_interrupt>
   1f00e:	00 00       	nop
   1f010:	42 c1       	rjmp	.+644    	; 0x1f296 <__bad_interrupt>
   1f012:	00 00       	nop
   1f014:	40 c1       	rjmp	.+640    	; 0x1f296 <__bad_interrupt>
   1f016:	00 00       	nop
   1f018:	3e c1       	rjmp	.+636    	; 0x1f296 <__bad_interrupt>
   1f01a:	00 00       	nop
   1f01c:	3c c1       	rjmp	.+632    	; 0x1f296 <__bad_interrupt>
   1f01e:	00 00       	nop
   1f020:	3a c1       	rjmp	.+628    	; 0x1f296 <__bad_interrupt>
   1f022:	00 00       	nop
   1f024:	38 c1       	rjmp	.+624    	; 0x1f296 <__bad_interrupt>
   1f026:	00 00       	nop
   1f028:	36 c1       	rjmp	.+620    	; 0x1f296 <__bad_interrupt>
   1f02a:	00 00       	nop
   1f02c:	34 c1       	rjmp	.+616    	; 0x1f296 <__bad_interrupt>
   1f02e:	00 00       	nop
   1f030:	32 c1       	rjmp	.+612    	; 0x1f296 <__bad_interrupt>
   1f032:	00 00       	nop
   1f034:	30 c1       	rjmp	.+608    	; 0x1f296 <__bad_interrupt>
   1f036:	00 00       	nop
   1f038:	2e c1       	rjmp	.+604    	; 0x1f296 <__bad_interrupt>
   1f03a:	00 00       	nop
   1f03c:	2c c1       	rjmp	.+600    	; 0x1f296 <__bad_interrupt>
   1f03e:	00 00       	nop
   1f040:	2a c1       	rjmp	.+596    	; 0x1f296 <__bad_interrupt>
   1f042:	00 00       	nop
   1f044:	28 c1       	rjmp	.+592    	; 0x1f296 <__bad_interrupt>
   1f046:	00 00       	nop
   1f048:	26 c1       	rjmp	.+588    	; 0x1f296 <__bad_interrupt>
   1f04a:	00 00       	nop
   1f04c:	24 c1       	rjmp	.+584    	; 0x1f296 <__bad_interrupt>
   1f04e:	00 00       	nop
   1f050:	22 c1       	rjmp	.+580    	; 0x1f296 <__bad_interrupt>
   1f052:	00 00       	nop
   1f054:	20 c1       	rjmp	.+576    	; 0x1f296 <__bad_interrupt>
   1f056:	00 00       	nop
   1f058:	1e c1       	rjmp	.+572    	; 0x1f296 <__bad_interrupt>
   1f05a:	00 00       	nop
   1f05c:	1c c1       	rjmp	.+568    	; 0x1f296 <__bad_interrupt>
   1f05e:	00 00       	nop
   1f060:	1a c1       	rjmp	.+564    	; 0x1f296 <__bad_interrupt>
   1f062:	00 00       	nop
   1f064:	18 c1       	rjmp	.+560    	; 0x1f296 <__bad_interrupt>
   1f066:	00 00       	nop
   1f068:	16 c1       	rjmp	.+556    	; 0x1f296 <__bad_interrupt>
   1f06a:	00 00       	nop
   1f06c:	14 c1       	rjmp	.+552    	; 0x1f296 <__bad_interrupt>
   1f06e:	00 00       	nop
   1f070:	12 c1       	rjmp	.+548    	; 0x1f296 <__bad_interrupt>
   1f072:	00 00       	nop
   1f074:	10 c1       	rjmp	.+544    	; 0x1f296 <__bad_interrupt>
   1f076:	00 00       	nop
   1f078:	0e c1       	rjmp	.+540    	; 0x1f296 <__bad_interrupt>
   1f07a:	00 00       	nop
   1f07c:	0c c1       	rjmp	.+536    	; 0x1f296 <__bad_interrupt>
   1f07e:	00 00       	nop
   1f080:	0a c1       	rjmp	.+532    	; 0x1f296 <__bad_interrupt>
   1f082:	00 00       	nop
   1f084:	08 c1       	rjmp	.+528    	; 0x1f296 <__bad_interrupt>
   1f086:	00 00       	nop
   1f088:	06 c1       	rjmp	.+524    	; 0x1f296 <__bad_interrupt>
	...

0001f08c <mDebugMain_EXIT>:
   1f08c:	53 74 61 72 74 20 75 73 65 72 20 61 70 70 00        Start user app.

0001f09b <mDebugMain_TITLE>:
   1f09b:	53 45 4d 42 6f 6f 74 20 66 6f 72 20 41 72 64 75     SEMBoot for Ardu
   1f0ab:	69 6e 6f 20 4d 65 67 61 31 32 38 34 50 2c 20 56     ino Mega1284P, V
   1f0bb:	65 72 73 69 6f 6e 20 30 2e 36 00                    ersion 0.6.

0001f0c6 <mDebugMain_PREFIX>:
   1f0c6:	4d 61 69 6e 3a 20 00                                Main: .

0001f0cd <tftp_invalid_image_packet>:
   1f0cd:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
   1f0dd:	67 65 20 66 69 6c 65 00                             ge file.

0001f0e5 <tftp_unknown_error_packet>:
   1f0e5:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0001f0f0 <tftp_full_error_packet>:
   1f0f0:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

0001f0fa <tftp_opcode_error_packet>:
   1f0fa:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

0001f107 <mDebug_HEXPREF>:
   1f107:	30 78 00                                            0x.

0001f10a <mDebug_NEWLINE>:
   1f10a:	0d 0a 00 00                                         ....

0001f10e <__ctors_end>:
   1f10e:	11 24       	eor	r1, r1
   1f110:	1f be       	out	0x3f, r1	; 63
   1f112:	cf ef       	ldi	r28, 0xFF	; 255
   1f114:	d0 e4       	ldi	r29, 0x40	; 64
   1f116:	de bf       	out	0x3e, r29	; 62
   1f118:	cd bf       	out	0x3d, r28	; 61

0001f11a <__do_copy_data>:
   1f11a:	11 e0       	ldi	r17, 0x01	; 1
   1f11c:	a0 e0       	ldi	r26, 0x00	; 0
   1f11e:	b1 e0       	ldi	r27, 0x01	; 1
   1f120:	e6 eb       	ldi	r30, 0xB6	; 182
   1f122:	fb ef       	ldi	r31, 0xFB	; 251
   1f124:	01 e0       	ldi	r16, 0x01	; 1
   1f126:	0b bf       	out	0x3b, r16	; 59
   1f128:	02 c0       	rjmp	.+4      	; 0x1f12e <__do_copy_data+0x14>
   1f12a:	07 90       	elpm	r0, Z+
   1f12c:	0d 92       	st	X+, r0
   1f12e:	a0 32       	cpi	r26, 0x20	; 32
   1f130:	b1 07       	cpc	r27, r17
   1f132:	d9 f7       	brne	.-10     	; 0x1f12a <__do_copy_data+0x10>
   1f134:	1b be       	out	0x3b, r1	; 59

0001f136 <__do_clear_bss>:
   1f136:	11 e0       	ldi	r17, 0x01	; 1
   1f138:	a0 e2       	ldi	r26, 0x20	; 32
   1f13a:	b1 e0       	ldi	r27, 0x01	; 1
   1f13c:	01 c0       	rjmp	.+2      	; 0x1f140 <.do_clear_bss_start>

0001f13e <.do_clear_bss_loop>:
   1f13e:	1d 92       	st	X+, r1

0001f140 <.do_clear_bss_start>:
   1f140:	ac 32       	cpi	r26, 0x2C	; 44
   1f142:	b1 07       	cpc	r27, r17
   1f144:	e1 f7       	brne	.-8      	; 0x1f13e <.do_clear_bss_loop>
   1f146:	01 d0       	rcall	.+2      	; 0x1f14a <main>
   1f148:	34 c5       	rjmp	.+2664   	; 0x1fbb2 <_exit>

0001f14a <main>:

int main(void)
{
	/* Disable the watchdog timer to prevent
	 * eternal reset loop of doom and despair */
	uint8_t ch = MCUSR;
   1f14a:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
   1f14c:	14 be       	out	0x34, r1	; 52
	wdt_disable();
   1f14e:	98 e1       	ldi	r25, 0x18	; 24
   1f150:	0f b6       	in	r0, 0x3f	; 63
   1f152:	f8 94       	cli
   1f154:	90 93 60 00 	sts	0x0060, r25
   1f158:	10 92 60 00 	sts	0x0060, r1
   1f15c:	0f be       	out	0x3f, r0	; 63
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
   1f15e:	2f ef       	ldi	r18, 0xFF	; 255
   1f160:	35 ea       	ldi	r19, 0xA5	; 165
   1f162:	4e e0       	ldi	r20, 0x0E	; 14
   1f164:	21 50       	subi	r18, 0x01	; 1
   1f166:	30 40       	sbci	r19, 0x00	; 0
   1f168:	40 40       	sbci	r20, 0x00	; 0
   1f16a:	e1 f7       	brne	.-8      	; 0x1f164 <main+0x1a>
   1f16c:	00 c0       	rjmp	.+0      	; 0x1f16e <main+0x24>
   1f16e:	00 00       	nop

	// Wait to ensure startup of W5100
	_delay_ms(300);
    
    LED_DDR |= _BV(LED);
   1f170:	57 9a       	sbi	0x0a, 7	; 10
    LED_DDR |= _BV(PIND4);
   1f172:	54 9a       	sbi	0x0a, 4	; 10
    
    if (!(ch & _BV(WDRF))) {  //If power-on occurred, reset after 1 sec
   1f174:	83 fd       	sbrc	r24, 3
   1f176:	2a c0       	rjmp	.+84     	; 0x1f1cc <main+0x82>
        
        LED_PORT ^= _BV(LED);
   1f178:	8b b1       	in	r24, 0x0b	; 11
   1f17a:	80 58       	subi	r24, 0x80	; 128
   1f17c:	8b b9       	out	0x0b, r24	; 11
        //(PINC & (1<<3)
        DDRC = _BV(3);
   1f17e:	88 e0       	ldi	r24, 0x08	; 8
   1f180:	87 b9       	out	0x07, r24	; 7
        PORTC = _BV(3); //PINC5 HIGH
   1f182:	88 b9       	out	0x08, r24	; 8
   1f184:	2f ef       	ldi	r18, 0xFF	; 255
   1f186:	31 ee       	ldi	r19, 0xE1	; 225
   1f188:	44 e0       	ldi	r20, 0x04	; 4
   1f18a:	21 50       	subi	r18, 0x01	; 1
   1f18c:	30 40       	sbci	r19, 0x00	; 0
   1f18e:	40 40       	sbci	r20, 0x00	; 0
   1f190:	e1 f7       	brne	.-8      	; 0x1f18a <main+0x40>
   1f192:	00 c0       	rjmp	.+0      	; 0x1f194 <main+0x4a>
   1f194:	00 00       	nop
        _delay_ms(100);
        PORTC = 0b00000000; //PINC5 LOW
   1f196:	18 b8       	out	0x08, r1	; 8
   1f198:	2f ef       	ldi	r18, 0xFF	; 255
   1f19a:	39 e6       	ldi	r19, 0x69	; 105
   1f19c:	48 e1       	ldi	r20, 0x18	; 24
   1f19e:	21 50       	subi	r18, 0x01	; 1
   1f1a0:	30 40       	sbci	r19, 0x00	; 0
   1f1a2:	40 40       	sbci	r20, 0x00	; 0
   1f1a4:	e1 f7       	brne	.-8      	; 0x1f19e <main+0x54>
   1f1a6:	00 c0       	rjmp	.+0      	; 0x1f1a8 <main+0x5e>
   1f1a8:	00 00       	nop
        _delay_ms(500);
        PORTC = _BV(3); //PINC5 HIGH
   1f1aa:	88 b9       	out	0x08, r24	; 8
   1f1ac:	2f ef       	ldi	r18, 0xFF	; 255
   1f1ae:	31 ee       	ldi	r19, 0xE1	; 225
   1f1b0:	44 e0       	ldi	r20, 0x04	; 4
   1f1b2:	21 50       	subi	r18, 0x01	; 1
   1f1b4:	30 40       	sbci	r19, 0x00	; 0
   1f1b6:	40 40       	sbci	r20, 0x00	; 0
   1f1b8:	e1 f7       	brne	.-8      	; 0x1f1b2 <main+0x68>
   1f1ba:	00 c0       	rjmp	.+0      	; 0x1f1bc <main+0x72>
   1f1bc:	00 00       	nop
        _delay_ms(100);
        WDTCSR = _BV(WDCE) | _BV(WDE);
   1f1be:	90 93 60 00 	sts	0x0060, r25
        WDTCSR = _BV(WDP2) | _BV(WDE); //Enable watchdog timeout 125ms
   1f1c2:	8c e0       	ldi	r24, 0x0C	; 12
   1f1c4:	80 93 60 00 	sts	0x0060, r24
        LED_PORT &= ~_BV(LED);
   1f1c8:	5f 98       	cbi	0x0b, 7	; 11
   1f1ca:	ff cf       	rjmp	.-2      	; 0x1f1ca <main+0x80>
	/* This code makes the following assumptions:
	 * No interrupts will execute
	 * SP points to RAMEND
	 * r1 contains zero */
	//cli();
	asm volatile("clr __zero_reg__");
   1f1cc:	11 24       	eor	r1, r1
	// 0x02 -> ClkIO/8 -> 500ns period, 32ms max
	// 0X03 -> ClkIO/64 -> 4us period, 256ms max
	// 0x04 -> ClkIO/256 -> 16us period, 1024ms max
	// 0x05 -> ClkIO/1024 -> 64us period, 4096ms max
	// Set up Timer 1 as timekeeper for LED flashing
	TCCR1B = _BV(CS12) | _BV(CS10); // Same thing as TCCR1B = 0x05;
   1f1ce:	85 e0       	ldi	r24, 0x05	; 5
   1f1d0:	80 93 81 00 	sts	0x0081, r24

	/* Write version information in the EEPROM */
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
   1f1d4:	80 e0       	ldi	r24, 0x00	; 0
   1f1d6:	90 e0       	ldi	r25, 0x00	; 0
   1f1d8:	d6 d4       	rcall	.+2476   	; 0x1fb86 <__eerd_byte_m1284p>
   1f1da:	88 23       	and	r24, r24
   1f1dc:	21 f0       	breq	.+8      	; 0x1f1e6 <main+0x9c>
   1f1de:	80 e0       	ldi	r24, 0x00	; 0
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
   1f1e0:	90 e0       	ldi	r25, 0x00	; 0
   1f1e2:	60 e0       	ldi	r22, 0x00	; 0
   1f1e4:	d8 d4       	rcall	.+2480   	; 0x1fb96 <__eewr_byte_m1284p>
   1f1e6:	81 e0       	ldi	r24, 0x01	; 1
   1f1e8:	90 e0       	ldi	r25, 0x00	; 0
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
   1f1ea:	cd d4       	rcall	.+2458   	; 0x1fb86 <__eerd_byte_m1284p>
   1f1ec:	84 30       	cpi	r24, 0x04	; 4
   1f1ee:	21 f0       	breq	.+8      	; 0x1f1f8 <main+0xae>
   1f1f0:	81 e0       	ldi	r24, 0x01	; 1
   1f1f2:	90 e0       	ldi	r25, 0x00	; 0
   1f1f4:	64 e0       	ldi	r22, 0x04	; 4
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
   1f1f6:	cf d4       	rcall	.+2462   	; 0x1fb96 <__eewr_byte_m1284p>
   1f1f8:	4d 9b       	sbis	0x09, 5	; 9
   1f1fa:	13 c0       	rjmp	.+38     	; 0x1f222 <main+0xd8>
   1f1fc:	8e e3       	ldi	r24, 0x3E	; 62
   1f1fe:	90 e0       	ldi	r25, 0x00	; 0
	
    uint8_t updateFlag = 0;
    
    
    if (!((PIND & (1<<5)) == (1<<5)) ) { //update button pressed and reset to default IP
   1f200:	c2 d4       	rcall	.+2436   	; 0x1fb86 <__eerd_byte_m1284p>
   1f202:	81 30       	cpi	r24, 0x01	; 1
        LED_PORT &= ~_BV(LEDBLUE);
#endif
#endif

    }
    else if( (eeprom_read_byte(EEPROM_UPDATE_FLAG) == 1) || eeprom_read_byte(EEPROM_IMG_STAT) != EEPROM_IMG_OK_VALUE) {
   1f204:	29 f0       	breq	.+10     	; 0x1f210 <main+0xc6>
   1f206:	82 e0       	ldi	r24, 0x02	; 2
   1f208:	90 e0       	ldi	r25, 0x00	; 0
   1f20a:	bd d4       	rcall	.+2426   	; 0x1fb86 <__eerd_byte_m1284p>
   1f20c:	8e 3e       	cpi	r24, 0xEE	; 238
   1f20e:	31 f0       	breq	.+12     	; 0x1f21c <main+0xd2>
   1f210:	8e e3       	ldi	r24, 0x3E	; 62
   1f212:	90 e0       	ldi	r25, 0x00	; 0
   1f214:	60 e0       	ldi	r22, 0x00	; 0
   1f216:	bf d4       	rcall	.+2430   	; 0x1fb96 <__eewr_byte_m1284p>
   1f218:	c1 e0       	ldi	r28, 0x01	; 1
   1f21a:	04 c0       	rjmp	.+8      	; 0x1f224 <main+0xda>
        //If the update flag was set from userspace || the button 'default' is being pressed || no valid image has been written => no timeout will occur
 		updateFlag = 1;
 		eeprom_write_byte(EEPROM_UPDATE_FLAG, 0);//Reset update flag so that next reboot normal boot continues
   1f21c:	a7 d4       	rcall	.+2382   	; 0x1fb6c <appStart>
   1f21e:	c0 e0       	ldi	r28, 0x00	; 0
   1f220:	01 c0       	rjmp	.+2      	; 0x1f224 <main+0xda>
   1f222:	c1 e0       	ldi	r28, 0x01	; 1
   1f224:	30 d4       	rcall	.+2144   	; 0x1fa86 <serialInit>
#endif

    }
    else if( (eeprom_read_byte(EEPROM_UPDATE_FLAG) == 1) || eeprom_read_byte(EEPROM_IMG_STAT) != EEPROM_IMG_OK_VALUE) {
        //If the update flag was set from userspace || the button 'default' is being pressed || no valid image has been written => no timeout will occur
 		updateFlag = 1;
   1f226:	86 ec       	ldi	r24, 0xC6	; 198
 		eeprom_write_byte(EEPROM_UPDATE_FLAG, 0);//Reset update flag so that next reboot normal boot continues
   1f228:	90 ef       	ldi	r25, 0xF0	; 240
 	}
    else {
		appStart();
   1f22a:	6b e9       	ldi	r22, 0x9B	; 155
   1f22c:	70 ef       	ldi	r23, 0xF0	; 240
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
	
    uint8_t updateFlag = 0;
   1f22e:	d1 d3       	rcall	.+1954   	; 0x1f9d2 <tracePGMln>
   1f230:	94 d0       	rcall	.+296    	; 0x1f35a <spiInit>
    
    
    if (!((PIND & (1<<5)) == (1<<5)) ) { //update button pressed and reset to default IP
        updateFlag = 1;
   1f232:	9c d0       	rcall	.+312    	; 0x1f36c <netInit>
    else {
		appStart();
 	}

	//Initialize UART communication
	serialInit();
   1f234:	96 d2       	rcall	.+1324   	; 0x1f762 <tftpInit>
   1f236:	10 92 2a 01 	sts	0x012A, r1
	DBG_MAIN(tracePGMlnMain(mDebugMain_TITLE);)
   1f23a:	10 92 2b 01 	sts	0x012B, r1
   1f23e:	d3 e0       	ldi	r29, 0x03	; 3
   1f240:	cc 24       	eor	r12, r12
   1f242:	dd 24       	eor	r13, r13
		buttonInit();
	)

	/** Initalize SPI communication */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_SPI);)
	spiInit();
   1f244:	76 01       	movw	r14, r12
   1f246:	80 91 2a 01 	lds	r24, 0x012A
	/** Initialize networking */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_NET);)
	netInit();
   1f24a:	88 23       	and	r24, r24

	// Initialize the UDP socket for tftp
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_TFTP);)
	tftpInit();
   1f24c:	19 f4       	brne	.+6      	; 0x1f254 <main+0x10a>
   1f24e:	ac d2       	rcall	.+1368   	; 0x1f7a8 <tftpPoll>
#if defined(ANNOUNCE)
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_ANN);)
	announceInit();
#endif

	serialFlashing = FALSE;
   1f250:	88 23       	and	r24, r24
   1f252:	d1 f0       	breq	.+52     	; 0x1f288 <main+0x13e>
	tftpFlashing = FALSE;
   1f254:	74 d4       	rcall	.+2280   	; 0x1fb3e <timedOut>
   1f256:	88 23       	and	r24, r24
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
				// Delete first page of flash memory
				boot_page_erase(0);
   1f258:	a9 f0       	breq	.+42     	; 0x1f284 <main+0x13a>
   1f25a:	c1 30       	cpi	r28, 0x01	; 1
   1f25c:	99 f0       	breq	.+38     	; 0x1f284 <main+0x13a>
   1f25e:	82 e0       	ldi	r24, 0x02	; 2
	serialFlashing = FALSE;
	tftpFlashing = FALSE;

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
   1f260:	90 e0       	ldi	r25, 0x00	; 0
   1f262:	91 d4       	rcall	.+2338   	; 0x1fb86 <__eerd_byte_m1284p>
   1f264:	8e 3e       	cpi	r24, 0xEE	; 238
   1f266:	81 f0       	breq	.+32     	; 0x1f288 <main+0x13e>
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
   1f268:	80 91 2b 01 	lds	r24, 0x012B
   1f26c:	81 30       	cpi	r24, 0x01	; 1
   1f26e:	51 f4       	brne	.+20     	; 0x1f284 <main+0x13a>
		/* As explained above this goes out */
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if((timedOut()) && !(updateFlag == 1)) {
   1f270:	f6 01       	movw	r30, r12
   1f272:	e0 92 5b 00 	sts	0x005B, r14
   1f276:	d0 93 57 00 	sts	0x0057, r29
   1f27a:	e8 95       	spm
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;
   1f27c:	72 d2       	rcall	.+1252   	; 0x1f762 <tftpInit>
   1f27e:	56 d4       	rcall	.+2220   	; 0x1fb2c <resetTick>
   1f280:	10 92 2b 01 	sts	0x012B, r1
   1f284:	30 d4       	rcall	.+2144   	; 0x1fae6 <updateLed>
   1f286:	df cf       	rjmp	.-66     	; 0x1f246 <main+0xfc>

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
   1f288:	88 e1       	ldi	r24, 0x18	; 24
   1f28a:	80 93 60 00 	sts	0x0060, r24
   1f28e:	8c e0       	ldi	r24, 0x0C	; 12
				// Delete first page of flash memory
				boot_page_erase(0);
   1f290:	80 93 60 00 	sts	0x0060, r24
   1f294:	ff cf       	rjmp	.-2      	; 0x1f294 <main+0x14a>

0001f296 <__bad_interrupt>:
   1f296:	b4 ce       	rjmp	.-664    	; 0x1f000 <__vectors>

0001f298 <spiWriteReg>:
		tracenum(address);
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
   1f298:	20 e5       	ldi	r18, 0x50	; 80
   1f29a:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   1f29c:	2c 98       	cbi	0x05, 4	; 5
	SPDR = cb;  //Socket 3 BSB Write 0x6D Selects Socket 3 Register, write mode, 1 byte data length
	while(!(SPSR & _BV(SPIF)));

#else //Standard W5100 Code

	SPDR = SPI_WRITE;
   1f29e:	20 ef       	ldi	r18, 0xF0	; 240
   1f2a0:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   1f2a2:	0d b4       	in	r0, 0x2d	; 45
   1f2a4:	07 fe       	sbrs	r0, 7
   1f2a6:	fd cf       	rjmp	.-6      	; 0x1f2a2 <spiWriteReg+0xa>

	SPDR = address >> 8;
   1f2a8:	29 2f       	mov	r18, r25
   1f2aa:	33 27       	eor	r19, r19
   1f2ac:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   1f2ae:	0d b4       	in	r0, 0x2d	; 45
   1f2b0:	07 fe       	sbrs	r0, 7
   1f2b2:	fd cf       	rjmp	.-6      	; 0x1f2ae <spiWriteReg+0x16>

	SPDR = address & 0xff;
   1f2b4:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   1f2b6:	0d b4       	in	r0, 0x2d	; 45
   1f2b8:	07 fe       	sbrs	r0, 7
   1f2ba:	fd cf       	rjmp	.-6      	; 0x1f2b6 <spiWriteReg+0x1e>

#endif

	SPDR = value;
   1f2bc:	4e bd       	out	0x2e, r20	; 46
	while(!(SPSR & _BV(SPIF)));
   1f2be:	0d b4       	in	r0, 0x2d	; 45
   1f2c0:	07 fe       	sbrs	r0, 7
   1f2c2:	fd cf       	rjmp	.-6      	; 0x1f2be <spiWriteReg+0x26>

	SS_HIGH();
   1f2c4:	2c 9a       	sbi	0x05, 4	; 5
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI	
   1f2c6:	1c bc       	out	0x2c, r1	; 44
	
}
   1f2c8:	08 95       	ret

0001f2ca <spiWriteWord>:

void spiWriteWord(uint16_t address, uint8_t cb, uint16_t value)
{
   1f2ca:	ef 92       	push	r14
   1f2cc:	ff 92       	push	r15
   1f2ce:	1f 93       	push	r17
   1f2d0:	cf 93       	push	r28
   1f2d2:	df 93       	push	r29
   1f2d4:	ec 01       	movw	r28, r24
   1f2d6:	16 2f       	mov	r17, r22
   1f2d8:	7a 01       	movw	r14, r20
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, cb, value >> 8);
   1f2da:	45 2f       	mov	r20, r21
   1f2dc:	55 27       	eor	r21, r21
   1f2de:	dc df       	rcall	.-72     	; 0x1f298 <spiWriteReg>
   1f2e0:	ce 01       	movw	r24, r28
	spiWriteReg(address, cb, value & 0xff);
   1f2e2:	01 96       	adiw	r24, 0x01	; 1
   1f2e4:	61 2f       	mov	r22, r17
   1f2e6:	4e 2d       	mov	r20, r14
   1f2e8:	d7 df       	rcall	.-82     	; 0x1f298 <spiWriteReg>
   1f2ea:	df 91       	pop	r29
   1f2ec:	cf 91       	pop	r28
}
   1f2ee:	1f 91       	pop	r17
   1f2f0:	ff 90       	pop	r15
   1f2f2:	ef 90       	pop	r14
   1f2f4:	08 95       	ret

0001f2f6 <spiReadReg>:
   1f2f6:	20 e5       	ldi	r18, 0x50	; 80
   1f2f8:	2c bd       	out	0x2c, r18	; 44
	)
	#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
   1f2fa:	2c 98       	cbi	0x05, 4	; 5
   1f2fc:	2f e0       	ldi	r18, 0x0F	; 15
	SS_LOW();
   1f2fe:	2e bd       	out	0x2e, r18	; 46
	SPDR = cb;  //Socket 3 BSB Read 0x69 Selects Socket 3 Register, read mode, 1 byte data length
	while(!(SPSR & _BV(SPIF)));

#else //Standard W5100 Code

	SPDR = SPI_READ;
   1f300:	0d b4       	in	r0, 0x2d	; 45
   1f302:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f304:	fd cf       	rjmp	.-6      	; 0x1f300 <spiReadReg+0xa>
   1f306:	29 2f       	mov	r18, r25
   1f308:	33 27       	eor	r19, r19

	SPDR = address >> 8;
   1f30a:	2e bd       	out	0x2e, r18	; 46
   1f30c:	0d b4       	in	r0, 0x2d	; 45
   1f30e:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f310:	fd cf       	rjmp	.-6      	; 0x1f30c <spiReadReg+0x16>
   1f312:	8e bd       	out	0x2e, r24	; 46
   1f314:	0d b4       	in	r0, 0x2d	; 45

	SPDR = address & 0xff;
   1f316:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f318:	fd cf       	rjmp	.-6      	; 0x1f314 <spiReadReg+0x1e>
   1f31a:	1e bc       	out	0x2e, r1	; 46
   1f31c:	0d b4       	in	r0, 0x2d	; 45

#endif

	SPDR = 0;
   1f31e:	07 fe       	sbrs	r0, 7
	while(!(SPSR & _BV(SPIF)));
   1f320:	fd cf       	rjmp	.-6      	; 0x1f31c <spiReadReg+0x26>
   1f322:	2c 9a       	sbi	0x05, 4	; 5
   1f324:	8e b5       	in	r24, 0x2e	; 46

	SS_HIGH();
   1f326:	1c bc       	out	0x2c, r1	; 44
	returnValue = SPDR;
   1f328:	08 95       	ret

0001f32a <spiReadWord>:
	
	cb = 0; //prevents compiler whining about unused cb variable
	SPCR = cb; // Turn off SPI
   1f32a:	0f 93       	push	r16

	return(returnValue);
}
   1f32c:	1f 93       	push	r17

uint16_t spiReadWord(uint16_t address, uint8_t cb)
{
   1f32e:	cf 93       	push	r28
   1f330:	df 93       	push	r29
   1f332:	ec 01       	movw	r28, r24
   1f334:	16 2f       	mov	r17, r22
   1f336:	df df       	rcall	.-66     	; 0x1f2f6 <spiReadReg>
   1f338:	08 2f       	mov	r16, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address, cb) << 8) | spiReadReg(address + 1, cb));
   1f33a:	ce 01       	movw	r24, r28
   1f33c:	01 96       	adiw	r24, 0x01	; 1
   1f33e:	61 2f       	mov	r22, r17
   1f340:	da df       	rcall	.-76     	; 0x1f2f6 <spiReadReg>
   1f342:	20 2f       	mov	r18, r16
   1f344:	30 e0       	ldi	r19, 0x00	; 0
   1f346:	32 2f       	mov	r19, r18
   1f348:	22 27       	eor	r18, r18
   1f34a:	90 e0       	ldi	r25, 0x00	; 0
   1f34c:	82 2b       	or	r24, r18
   1f34e:	93 2b       	or	r25, r19
   1f350:	df 91       	pop	r29
   1f352:	cf 91       	pop	r28
}
   1f354:	1f 91       	pop	r17
   1f356:	0f 91       	pop	r16
   1f358:	08 95       	ret

0001f35a <spiInit>:
   1f35a:	80 ef       	ldi	r24, 0xF0	; 240
   1f35c:	85 b9       	out	0x05, r24	; 5
   1f35e:	80 eb       	ldi	r24, 0xB0	; 176
   1f360:	84 b9       	out	0x04, r24	; 4
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
   1f362:	47 9a       	sbi	0x08, 7	; 8
   1f364:	3f 9a       	sbi	0x07, 7	; 7
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
   1f366:	81 e0       	ldi	r24, 0x01	; 1
   1f368:	8d bd       	out	0x2d, r24	; 45
	ETH_DDR |= _BV(ETH_SS);
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	SD_PORT |= _BV(SD_SS);
   1f36a:	08 95       	ret

0001f36c <netInit>:
	0x55          // TMSR Tx Memory Size Register, 2K per socket
};


void netInit(void)
{
   1f36c:	0f 93       	push	r16
   1f36e:	1f 93       	push	r17
   1f370:	cf 93       	push	r28
   1f372:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
   1f374:	83 e0       	ldi	r24, 0x03	; 3
   1f376:	90 e0       	ldi	r25, 0x00	; 0
   1f378:	06 d4       	rcall	.+2060   	; 0x1fb86 <__eerd_byte_m1284p>
   1f37a:	85 35       	cpi	r24, 0x55	; 85
   1f37c:	91 f4       	brne	.+36     	; 0x1f3a2 <netInit+0x36>
   1f37e:	84 e0       	ldi	r24, 0x04	; 4
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   1f380:	90 e0       	ldi	r25, 0x00	; 0
   1f382:	01 d4       	rcall	.+2050   	; 0x1fb86 <__eerd_byte_m1284p>
   1f384:	8a 3a       	cpi	r24, 0xAA	; 170
   1f386:	69 f4       	brne	.+26     	; 0x1f3a2 <netInit+0x36>
   1f388:	01 e0       	ldi	r16, 0x01	; 1
   1f38a:	11 e0       	ldi	r17, 0x01	; 1
   1f38c:	c5 e0       	ldi	r28, 0x05	; 5
   1f38e:	d0 e0       	ldi	r29, 0x00	; 0
   1f390:	ce 01       	movw	r24, r28
   1f392:	f9 d3       	rcall	.+2034   	; 0x1fb86 <__eerd_byte_m1284p>

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
   1f394:	f8 01       	movw	r30, r16
   1f396:	81 93       	st	Z+, r24
   1f398:	8f 01       	movw	r16, r30
   1f39a:	21 96       	adiw	r28, 0x01	; 1
   1f39c:	c7 31       	cpi	r28, 0x17	; 23
   1f39e:	d1 05       	cpc	r29, r1
   1f3a0:	b9 f7       	brne	.-18     	; 0x1f390 <netInit+0x24>
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
   1f3a2:	00 e0       	ldi	r16, 0x00	; 0
   1f3a4:	11 e0       	ldi	r17, 0x01	; 1
   1f3a6:	c0 e0       	ldi	r28, 0x00	; 0
   1f3a8:	d0 e0       	ldi	r29, 0x00	; 0
   1f3aa:	f8 01       	movw	r30, r16
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   1f3ac:	41 91       	ld	r20, Z+
   1f3ae:	8f 01       	movw	r16, r30
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		spiWriteReg(i, 0, registerBuffer[i]);
   1f3b0:	ce 01       	movw	r24, r28
   1f3b2:	60 e0       	ldi	r22, 0x00	; 0
   1f3b4:	71 df       	rcall	.-286    	; 0x1f298 <spiWriteReg>
   1f3b6:	21 96       	adiw	r28, 0x01	; 1
   1f3b8:	cc 31       	cpi	r28, 0x1C	; 28
   1f3ba:	d1 05       	cpc	r29, r1
   1f3bc:	b1 f7       	brne	.-20     	; 0x1f3aa <netInit+0x3e>
   1f3be:	df 91       	pop	r29
			if(i != 14) putch(0x2E);
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
   1f3c0:	cf 91       	pop	r28
   1f3c2:	1f 91       	pop	r17
   1f3c4:	0f 91       	pop	r16
		spiWriteReg(i, 0, registerBuffer[i]);


	DBG_NET(tracePGMlnNet(mDebugNet_DONE);)
}
   1f3c6:	08 95       	ret

0001f3c8 <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
   1f3c8:	cf 93       	push	r28
   1f3ca:	df 93       	push	r29
   1f3cc:	ec 01       	movw	r28, r24
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)


	spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   1f3ce:	81 e0       	ldi	r24, 0x01	; 1
   1f3d0:	97 e0       	ldi	r25, 0x07	; 7
   1f3d2:	6c e6       	ldi	r22, 0x6C	; 108
   1f3d4:	40 e1       	ldi	r20, 0x10	; 16
   1f3d6:	60 df       	rcall	.-320    	; 0x1f298 <spiWriteReg>
   1f3d8:	81 e0       	ldi	r24, 0x01	; 1
        while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   1f3da:	97 e0       	ldi	r25, 0x07	; 7
   1f3dc:	68 e6       	ldi	r22, 0x68	; 104
   1f3de:	8b df       	rcall	.-234    	; 0x1f2f6 <spiReadReg>
   1f3e0:	88 23       	and	r24, r24
   1f3e2:	d1 f7       	brne	.-12     	; 0x1f3d8 <sockInit+0x10>
   1f3e4:	82 e0       	ldi	r24, 0x02	; 2
   1f3e6:	97 e0       	ldi	r25, 0x07	; 7
        	//wait for command to complete	
        }  
        
	do {
                // Write interrupt
		spiWriteReg(REG_S3_IR, S3_W_CB, 0xFF);
   1f3e8:	6c e6       	ldi	r22, 0x6C	; 108
   1f3ea:	4f ef       	ldi	r20, 0xFF	; 255
   1f3ec:	55 df       	rcall	.-342    	; 0x1f298 <spiWriteReg>
   1f3ee:	80 e0       	ldi	r24, 0x00	; 0
   1f3f0:	97 e0       	ldi	r25, 0x07	; 7
   1f3f2:	6c e6       	ldi	r22, 0x6C	; 108
                // Write mode
                spiWriteReg(REG_S3_MR, S3_W_CB, MR_UDP);
   1f3f4:	42 e0       	ldi	r20, 0x02	; 2
   1f3f6:	50 df       	rcall	.-352    	; 0x1f298 <spiWriteReg>
   1f3f8:	84 e0       	ldi	r24, 0x04	; 4
   1f3fa:	97 e0       	ldi	r25, 0x07	; 7
   1f3fc:	6c e6       	ldi	r22, 0x6C	; 108
   1f3fe:	ae 01       	movw	r20, r28
                // Write TFTP Port
		spiWriteWord(REG_S3_PORT0, S3_W_CB, port);
   1f400:	64 df       	rcall	.-312    	; 0x1f2ca <spiWriteWord>
   1f402:	81 e0       	ldi	r24, 0x01	; 1
   1f404:	97 e0       	ldi	r25, 0x07	; 7
   1f406:	6c e6       	ldi	r22, 0x6C	; 108
   1f408:	41 e0       	ldi	r20, 0x01	; 1
   1f40a:	46 df       	rcall	.-372    	; 0x1f298 <spiWriteReg>
		// Open Socket
        	spiWriteReg(REG_S3_CR, S3_W_CB, CR_OPEN);
   1f40c:	81 e0       	ldi	r24, 0x01	; 1
   1f40e:	97 e0       	ldi	r25, 0x07	; 7
   1f410:	68 e6       	ldi	r22, 0x68	; 104
   1f412:	71 df       	rcall	.-286    	; 0x1f2f6 <spiReadReg>
   1f414:	88 23       	and	r24, r24
   1f416:	d1 f7       	brne	.-12     	; 0x1f40c <sockInit+0x44>
        	while(spiReadReg(REG_S3_CR, S3_R_CB)) {
   1f418:	83 e0       	ldi	r24, 0x03	; 3
   1f41a:	97 e0       	ldi	r25, 0x07	; 7
   1f41c:	68 e6       	ldi	r22, 0x68	; 104
   1f41e:	6b df       	rcall	.-298    	; 0x1f2f6 <spiReadReg>
   1f420:	82 32       	cpi	r24, 0x22	; 34
   1f422:	29 f0       	breq	.+10     	; 0x1f42e <sockInit+0x66>
   1f424:	81 e0       	ldi	r24, 0x01	; 1
        		//wait for command to complete	
 		} 
		// Read Status
		if(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP)
   1f426:	97 e0       	ldi	r25, 0x07	; 7
   1f428:	6c e6       	ldi	r22, 0x6C	; 108
   1f42a:	40 e1       	ldi	r20, 0x10	; 16
   1f42c:	35 df       	rcall	.-406    	; 0x1f298 <spiWriteReg>
   1f42e:	83 e0       	ldi	r24, 0x03	; 3
   1f430:	97 e0       	ldi	r25, 0x07	; 7
   1f432:	68 e6       	ldi	r22, 0x68	; 104
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, S3_W_CB, CR_CLOSE);
   1f434:	60 df       	rcall	.-320    	; 0x1f2f6 <spiReadReg>
   1f436:	82 32       	cpi	r24, 0x22	; 34
   1f438:	a9 f6       	brne	.-86     	; 0x1f3e4 <sockInit+0x1c>
   1f43a:	df 91       	pop	r29
   1f43c:	cf 91       	pop	r28
   1f43e:	08 95       	ret

0001f440 <processPacket>:


		// If socket correctly opened continue
	} while(spiReadReg(REG_S3_SR, S3_R_CB) != SOCK_UDP);
   1f440:	2f 92       	push	r2
   1f442:	3f 92       	push	r3
   1f444:	4f 92       	push	r4
   1f446:	5f 92       	push	r5
   1f448:	6f 92       	push	r6
   1f44a:	7f 92       	push	r7
   1f44c:	8f 92       	push	r8
}
   1f44e:	9f 92       	push	r9
   1f450:	af 92       	push	r10
   1f452:	bf 92       	push	r11
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
   1f454:	cf 92       	push	r12
   1f456:	df 92       	push	r13
   1f458:	ef 92       	push	r14
   1f45a:	ff 92       	push	r15
   1f45c:	0f 93       	push	r16
   1f45e:	1f 93       	push	r17
   1f460:	cf 93       	push	r28
   1f462:	df 93       	push	r29
   1f464:	cd b7       	in	r28, 0x3d	; 61
   1f466:	de b7       	in	r29, 0x3e	; 62
   1f468:	cc 50       	subi	r28, 0x0C	; 12
   1f46a:	d2 40       	sbci	r29, 0x02	; 2
   1f46c:	de bf       	out	0x3e, r29	; 62
   1f46e:	cd bf       	out	0x3d, r28	; 61
   1f470:	88 e2       	ldi	r24, 0x28	; 40
   1f472:	97 e0       	ldi	r25, 0x07	; 7
   1f474:	68 e6       	ldi	r22, 0x68	; 104
   1f476:	59 df       	rcall	.-334    	; 0x1f32a <spiReadWord>
   1f478:	ac 01       	movw	r20, r24
   1f47a:	00 97       	sbiw	r24, 0x00	; 0
   1f47c:	11 f4       	brne	.+4      	; 0x1f482 <processPacket+0x42>
   1f47e:	40 e0       	ldi	r20, 0x00	; 0
   1f480:	58 e7       	ldi	r21, 0x78	; 120
   1f482:	fd e0       	ldi	r31, 0x0D	; 13

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0, S3_R_CB);
   1f484:	cf 2e       	mov	r12, r31
   1f486:	f2 e0       	ldi	r31, 0x02	; 2
   1f488:	df 2e       	mov	r13, r31
   1f48a:	cc 0e       	add	r12, r28
   1f48c:	dd 1e       	adc	r13, r29
   1f48e:	7e 01       	movw	r14, r28

	if(readPointer == 0) readPointer = 0x0000;

#else

	if(readPointer == 0) readPointer += S3_RX_START;
   1f490:	08 94       	sec
   1f492:	e1 1c       	adc	r14, r1
   1f494:	f1 1c       	adc	r15, r1
   1f496:	10 c0       	rjmp	.+32     	; 0x1f4b8 <processPacket+0x78>


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   1f498:	8a 01       	movw	r16, r20
   1f49a:	0f 5f       	subi	r16, 0xFF	; 255
   1f49c:	1f 4f       	sbci	r17, 0xFF	; 255
   1f49e:	ca 01       	movw	r24, r20
   1f4a0:	60 e0       	ldi	r22, 0x00	; 0
   1f4a2:	29 df       	rcall	.-430    	; 0x1f2f6 <spiReadReg>
   1f4a4:	d7 01       	movw	r26, r14
   1f4a6:	8d 93       	st	X+, r24
   1f4a8:	7d 01       	movw	r14, r26
   1f4aa:	b0 e8       	ldi	r27, 0x80	; 128
   1f4ac:	00 30       	cpi	r16, 0x00	; 0
		*bufPtr++ = spiReadReg(readPointer++, S3_RXBUF_CB);

		if(readPointer == 0xFFFF) readPointer = 0x0000; //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
#else

		*bufPtr++ = spiReadReg(readPointer++, 0);
   1f4ae:	1b 07       	cpc	r17, r27
   1f4b0:	11 f4       	brne	.+4      	; 0x1f4b6 <processPacket+0x76>
   1f4b2:	00 e0       	ldi	r16, 0x00	; 0
   1f4b4:	18 e7       	ldi	r17, 0x78	; 120
   1f4b6:	a8 01       	movw	r20, r16
   1f4b8:	ec 14       	cp	r14, r12
   1f4ba:	fd 04       	cpc	r15, r13
   1f4bc:	69 f7       	brne	.-38     	; 0x1f498 <processPacket+0x58>
   1f4be:	88 e2       	ldi	r24, 0x28	; 40
   1f4c0:	97 e0       	ldi	r25, 0x07	; 7

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
   1f4c2:	6c e6       	ldi	r22, 0x6C	; 108
   1f4c4:	02 df       	rcall	.-508    	; 0x1f2ca <spiWriteWord>
   1f4c6:	81 e0       	ldi	r24, 0x01	; 1
   1f4c8:	97 e0       	ldi	r25, 0x07	; 7
   1f4ca:	6c e6       	ldi	r22, 0x6C	; 108
   1f4cc:	40 e4       	ldi	r20, 0x40	; 64


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   1f4ce:	e4 de       	rcall	.-568    	; 0x1f298 <spiWriteReg>

	if(readPointer == 0) readPointer += S3_RX_START;

#endif

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
   1f4d0:	81 e0       	ldi	r24, 0x01	; 1
   1f4d2:	97 e0       	ldi	r25, 0x07	; 7
   1f4d4:	68 e6       	ldi	r22, 0x68	; 104

#endif

	}

	spiWriteWord(REG_S3_RX_RD0, S3_W_CB, readPointer);     // Write back new pointer
   1f4d6:	0f df       	rcall	.-482    	; 0x1f2f6 <spiReadReg>
   1f4d8:	88 23       	and	r24, r24
   1f4da:	d1 f7       	brne	.-12     	; 0x1f4d0 <processPacket+0x90>
   1f4dc:	8e 01       	movw	r16, r28
   1f4de:	0f 5f       	subi	r16, 0xFF	; 255
	spiWriteReg(REG_S3_CR, S3_W_CB, CR_RECV);
   1f4e0:	1f 4f       	sbci	r17, 0xFF	; 255
   1f4e2:	ec e0       	ldi	r30, 0x0C	; 12
   1f4e4:	ee 2e       	mov	r14, r30
   1f4e6:	e7 e0       	ldi	r30, 0x07	; 7
   1f4e8:	fe 2e       	mov	r15, r30
   1f4ea:	f8 01       	movw	r30, r16

	while(spiReadReg(REG_S3_CR, S3_R_CB));
   1f4ec:	41 91       	ld	r20, Z+
   1f4ee:	8f 01       	movw	r16, r30
   1f4f0:	c7 01       	movw	r24, r14
   1f4f2:	6c e6       	ldi	r22, 0x6C	; 108
   1f4f4:	d1 de       	rcall	.-606    	; 0x1f298 <spiWriteReg>
   1f4f6:	08 94       	sec
   1f4f8:	e1 1c       	adc	r14, r1
   1f4fa:	f1 1c       	adc	r15, r1
   1f4fc:	f2 e1       	ldi	r31, 0x12	; 18
   1f4fe:	ef 16       	cp	r14, r31
   1f500:	f7 e0       	ldi	r31, 0x07	; 7
   1f502:	ff 06       	cpc	r15, r31
   1f504:	91 f7       	brne	.-28     	; 0x1f4ea <processPacket+0xaa>
   1f506:	ef 80       	ldd	r14, Y+7	; 0x07
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, S3_W_CB, buffer[i]);
   1f508:	ff 24       	eor	r15, r15
   1f50a:	fe 2c       	mov	r15, r14
   1f50c:	ee 24       	eor	r14, r14
   1f50e:	88 85       	ldd	r24, Y+8	; 0x08
   1f510:	e8 0e       	add	r14, r24
   1f512:	f1 1c       	adc	r15, r1
   1f514:	89 85       	ldd	r24, Y+9	; 0x09
   1f516:	90 e0       	ldi	r25, 0x00	; 0
   1f518:	98 2f       	mov	r25, r24
   1f51a:	88 27       	eor	r24, r24
   1f51c:	2a 85       	ldd	r18, Y+10	; 0x0a
   1f51e:	82 0f       	add	r24, r18
   1f520:	91 1d       	adc	r25, r1
   1f522:	0b 85       	ldd	r16, Y+11	; 0x0b
   1f524:	10 e0       	ldi	r17, 0x00	; 0

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
   1f526:	10 2f       	mov	r17, r16
   1f528:	00 27       	eor	r16, r16
   1f52a:	2c 85       	ldd	r18, Y+12	; 0x0c
   1f52c:	02 0f       	add	r16, r18
   1f52e:	11 1d       	adc	r17, r1
   1f530:	83 30       	cpi	r24, 0x03	; 3
   1f532:	91 05       	cpc	r25, r1
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
   1f534:	89 f4       	brne	.+34     	; 0x1f558 <processPacket+0x118>
   1f536:	09 3f       	cpi	r16, 0xF9	; 249
   1f538:	11 05       	cpc	r17, r1
   1f53a:	60 f4       	brcc	.+24     	; 0x1f554 <processPacket+0x114>
   1f53c:	20 91 20 01 	lds	r18, 0x0120
   1f540:	30 91 21 01 	lds	r19, 0x0121
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
   1f544:	02 17       	cp	r16, r18
   1f546:	13 07       	cpc	r17, r19
   1f548:	28 f0       	brcs	.+10     	; 0x1f554 <processPacket+0x114>
   1f54a:	2f 5f       	subi	r18, 0xFF	; 255
   1f54c:	3f 4f       	sbci	r19, 0xFF	; 255
   1f54e:	20 17       	cp	r18, r16
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
   1f550:	31 07       	cpc	r19, r17
   1f552:	10 f4       	brcc	.+4      	; 0x1f558 <processPacket+0x118>
   1f554:	80 e0       	ldi	r24, 0x00	; 0
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
   1f556:	90 e0       	ldi	r25, 0x00	; 0
   1f558:	25 e0       	ldi	r18, 0x05	; 5
   1f55a:	e2 16       	cp	r14, r18
   1f55c:	22 e0       	ldi	r18, 0x02	; 2
   1f55e:	f2 06       	cpc	r15, r18
   1f560:	08 f0       	brcs	.+2      	; 0x1f564 <processPacket+0x124>
   1f562:	dd c0       	rjmp	.+442    	; 0x1f71e <processPacket+0x2de>
   1f564:	83 30       	cpi	r24, 0x03	; 3
   1f566:	91 05       	cpc	r25, r1
   1f568:	29 f1       	breq	.+74     	; 0x1f5b4 <processPacket+0x174>
   1f56a:	84 30       	cpi	r24, 0x04	; 4
   1f56c:	91 05       	cpc	r25, r1
   1f56e:	48 f4       	brcc	.+18     	; 0x1f582 <processPacket+0x142>
   1f570:	81 30       	cpi	r24, 0x01	; 1
   1f572:	91 05       	cpc	r25, r1
		tftpOpcode = TFTP_OPCODE_UKN;
   1f574:	09 f4       	brne	.+2      	; 0x1f578 <processPacket+0x138>
   1f576:	da c0       	rjmp	.+436    	; 0x1f72c <processPacket+0x2ec>

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   1f578:	82 30       	cpi	r24, 0x02	; 2
   1f57a:	91 05       	cpc	r25, r1
   1f57c:	09 f0       	breq	.+2      	; 0x1f580 <processPacket+0x140>
   1f57e:	cf c0       	rjmp	.+414    	; 0x1f71e <processPacket+0x2de>
   1f580:	05 c0       	rjmp	.+10     	; 0x1f58c <processPacket+0x14c>
   1f582:	86 30       	cpi	r24, 0x06	; 6

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   1f584:	91 05       	cpc	r25, r1
   1f586:	08 f0       	brcs	.+2      	; 0x1f58a <processPacket+0x14a>
   1f588:	ca c0       	rjmp	.+404    	; 0x1f71e <processPacket+0x2de>
   1f58a:	d0 c0       	rjmp	.+416    	; 0x1f72c <processPacket+0x2ec>
   1f58c:	cf d2       	rcall	.+1438   	; 0x1fb2c <resetTick>
   1f58e:	82 e0       	ldi	r24, 0x02	; 2
   1f590:	90 e0       	ldi	r25, 0x00	; 0
   1f592:	6f ef       	ldi	r22, 0xFF	; 255
   1f594:	00 d3       	rcall	.+1536   	; 0x1fb96 <__eewr_byte_m1284p>
   1f596:	80 91 28 01 	lds	r24, 0x0128
   1f59a:	90 91 29 01 	lds	r25, 0x0129
   1f59e:	14 df       	rcall	.-472    	; 0x1f3c8 <sockInit>
   1f5a0:	10 92 21 01 	sts	0x0121, r1
   1f5a4:	10 92 20 01 	sts	0x0120, r1
   1f5a8:	10 92 23 01 	sts	0x0123, r1
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
   1f5ac:	10 92 22 01 	sts	0x0122, r1

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
   1f5b0:	02 e0       	ldi	r16, 0x02	; 2
   1f5b2:	bf c0       	rjmp	.+382    	; 0x1f732 <processPacket+0x2f2>
   1f5b4:	bb d2       	rcall	.+1398   	; 0x1fb2c <resetTick>
   1f5b6:	9c ef       	ldi	r25, 0xFC	; 252
   1f5b8:	89 2e       	mov	r8, r25

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   1f5ba:	9f ef       	ldi	r25, 0xFF	; 255
   1f5bc:	99 2e       	mov	r9, r25
   1f5be:	8e 0c       	add	r8, r14
   1f5c0:	9f 1c       	adc	r9, r15
   1f5c2:	10 93 23 01 	sts	0x0123, r17
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
   1f5c6:	00 93 22 01 	sts	0x0122, r16
   1f5ca:	01 50       	subi	r16, 0x01	; 1
   1f5cc:	10 40       	sbci	r17, 0x00	; 0
   1f5ce:	68 01       	movw	r12, r16
   1f5d0:	ee 24       	eor	r14, r14
   1f5d2:	ff 24       	eor	r15, r15
   1f5d4:	29 e0       	ldi	r18, 0x09	; 9
			returnCode = ACK; // Send back acknowledge for packet 0
   1f5d6:	cc 0c       	add	r12, r12
			break;
   1f5d8:	dd 1c       	adc	r13, r13

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
   1f5da:	ee 1c       	adc	r14, r14
   1f5dc:	ff 1c       	adc	r15, r15

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
   1f5de:	2a 95       	dec	r18
   1f5e0:	d1 f7       	brne	.-12     	; 0x1f5d6 <processPacket+0x196>
   1f5e2:	8f ef       	ldi	r24, 0xFF	; 255
   1f5e4:	9f ef       	ldi	r25, 0xFF	; 255
   1f5e6:	a0 e0       	ldi	r26, 0x00	; 0
   1f5e8:	b0 e0       	ldi	r27, 0x00	; 0
			lastPacket = tftpBlock;
   1f5ea:	c8 22       	and	r12, r24
   1f5ec:	d9 22       	and	r13, r25
   1f5ee:	ea 22       	and	r14, r26
   1f5f0:	fb 22       	and	r15, r27
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
   1f5f2:	00 0f       	add	r16, r16
   1f5f4:	01 2f       	mov	r16, r17
   1f5f6:	00 1f       	adc	r16, r16
   1f5f8:	11 0b       	sbc	r17, r17
   1f5fa:	11 95       	neg	r17
   1f5fc:	20 e0       	ldi	r18, 0x00	; 0
   1f5fe:	30 e0       	ldi	r19, 0x00	; 0
   1f600:	98 01       	movw	r18, r16
   1f602:	11 27       	eor	r17, r17
   1f604:	00 27       	eor	r16, r16
   1f606:	c0 2a       	or	r12, r16
   1f608:	d1 2a       	or	r13, r17
   1f60a:	e2 2a       	or	r14, r18
   1f60c:	f3 2a       	or	r15, r19
   1f60e:	c4 01       	movw	r24, r8
   1f610:	a0 e0       	ldi	r26, 0x00	; 0
   1f612:	b0 e0       	ldi	r27, 0x00	; 0
   1f614:	8c 0d       	add	r24, r12
   1f616:	9d 1d       	adc	r25, r13
   1f618:	ae 1d       	adc	r26, r14
   1f61a:	bf 1d       	adc	r27, r15
   1f61c:	81 30       	cpi	r24, 0x01	; 1
   1f61e:	e0 ef       	ldi	r30, 0xF0	; 240
   1f620:	9e 07       	cpc	r25, r30
   1f622:	e1 e0       	ldi	r30, 0x01	; 1
   1f624:	ae 07       	cpc	r26, r30
   1f626:	e0 e0       	ldi	r30, 0x00	; 0
   1f628:	be 07       	cpc	r27, r30
   1f62a:	08 f0       	brcs	.+2      	; 0x1f62e <processPacket+0x1ee>
   1f62c:	81 c0       	rjmp	.+258    	; 0x1f730 <processPacket+0x2f0>
   1f62e:	f0 e0       	ldi	r31, 0x00	; 0
   1f630:	8f 16       	cp	r8, r31
   1f632:	f2 e0       	ldi	r31, 0x02	; 2
   1f634:	9f 06       	cpc	r9, r31
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
   1f636:	10 f4       	brcc	.+4      	; 0x1f63c <processPacket+0x1fc>
   1f638:	04 e0       	ldi	r16, 0x04	; 4
   1f63a:	05 c0       	rjmp	.+10     	; 0x1f646 <processPacket+0x206>
   1f63c:	02 e0       	ldi	r16, 0x02	; 2
   1f63e:	03 c0       	rjmp	.+6      	; 0x1f646 <processPacket+0x206>
   1f640:	08 94       	sec
   1f642:	81 1c       	adc	r8, r1
   1f644:	91 1c       	adc	r9, r1
   1f646:	88 20       	and	r8, r8
   1f648:	d9 f7       	brne	.-10     	; 0x1f640 <processPacket+0x200>
   1f64a:	c1 14       	cp	r12, r1
   1f64c:	d1 04       	cpc	r13, r1
   1f64e:	e1 04       	cpc	r14, r1
   1f650:	f1 04       	cpc	r15, r1
   1f652:	19 f4       	brne	.+6      	; 0x1f65a <processPacket+0x21a>
   1f654:	ce 01       	movw	r24, r28
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
   1f656:	0d 96       	adiw	r24, 0x0d	; 13
   1f658:	81 d1       	rcall	.+770    	; 0x1f95c <validImage>
   1f65a:	fe e0       	ldi	r31, 0x0E	; 14
   1f65c:	af 2e       	mov	r10, r31
   1f65e:	b1 2c       	mov	r11, r1
   1f660:	ac 0e       	add	r10, r28
   1f662:	bd 1e       	adc	r11, r29
				else returnCode = ACK;
   1f664:	20 e0       	ldi	r18, 0x00	; 0
   1f666:	30 e0       	ldi	r19, 0x00	; 0

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
   1f668:	11 e0       	ldi	r17, 0x01	; 1
   1f66a:	41 2c       	mov	r4, r1
   1f66c:	af ef       	ldi	r26, 0xFF	; 255
   1f66e:	5a 2e       	mov	r5, r26
   1f670:	af ef       	ldi	r26, 0xFF	; 255
				DBG_TFTP(
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
   1f672:	6a 2e       	mov	r6, r26
   1f674:	af ef       	ldi	r26, 0xFF	; 255
   1f676:	7a 2e       	mov	r7, r26
   1f678:	4c 0c       	add	r4, r12
   1f67a:	5d 1c       	adc	r5, r13
					// First sector - validate
					if(!validImage(pageBase)) {
   1f67c:	6e 1c       	adc	r6, r14
   1f67e:	7f 1c       	adc	r7, r15
   1f680:	b3 e0       	ldi	r27, 0x03	; 3
   1f682:	3b 2e       	mov	r3, r27
   1f684:	85 e0       	ldi	r24, 0x05	; 5
   1f686:	28 2e       	mov	r2, r24
   1f688:	3f c0       	rjmp	.+126    	; 0x1f708 <processPacket+0x2c8>
   1f68a:	a9 01       	movw	r20, r18
   1f68c:	60 e0       	ldi	r22, 0x00	; 0
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   1f68e:	70 e0       	ldi	r23, 0x00	; 0
   1f690:	4c 0d       	add	r20, r12
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   1f692:	5d 1d       	adc	r21, r13
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   1f694:	6e 1d       	adc	r22, r14
   1f696:	7f 1d       	adc	r23, r15
   1f698:	d5 01       	movw	r26, r10
   1f69a:	8c 91       	ld	r24, X
   1f69c:	90 e0       	ldi	r25, 0x00	; 0
   1f69e:	b8 2f       	mov	r27, r24
   1f6a0:	aa 27       	eor	r26, r26
   1f6a2:	f5 01       	movw	r30, r10
   1f6a4:	31 97       	sbiw	r30, 0x01	; 1
   1f6a6:	80 81       	ld	r24, Z
   1f6a8:	90 e0       	ldi	r25, 0x00	; 0
   1f6aa:	a8 2b       	or	r26, r24
   1f6ac:	b9 2b       	or	r27, r25
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   1f6ae:	0d 01       	movw	r0, r26
   1f6b0:	fa 01       	movw	r30, r20
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   1f6b2:	60 93 5b 00 	sts	0x005B, r22
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   1f6b6:	10 93 57 00 	sts	0x0057, r17
   1f6ba:	e8 95       	spm
   1f6bc:	11 24       	eor	r1, r1
   1f6be:	2e 5f       	subi	r18, 0xFE	; 254
   1f6c0:	3f 4f       	sbci	r19, 0xFF	; 255
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   1f6c2:	22 23       	and	r18, r18
   1f6c4:	e9 f4       	brne	.+58     	; 0x1f700 <processPacket+0x2c0>
   1f6c6:	c9 01       	movw	r24, r18
   1f6c8:	a0 e0       	ldi	r26, 0x00	; 0
   1f6ca:	b0 e0       	ldi	r27, 0x00	; 0


#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
   1f6cc:	84 0d       	add	r24, r4
   1f6ce:	95 1d       	adc	r25, r5
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   1f6d0:	a6 1d       	adc	r26, r6
   1f6d2:	b7 1d       	adc	r27, r7
   1f6d4:	fc 01       	movw	r30, r24
   1f6d6:	a0 93 5b 00 	sts	0x005B, r26
					boot_page_fill(writeAddr + offset, writeValue);
   1f6da:	30 92 57 00 	sts	0x0057, r3
   1f6de:	e8 95       	spm
   1f6e0:	07 b6       	in	r0, 0x37	; 55
   1f6e2:	00 fc       	sbrc	r0, 0
   1f6e4:	fd cf       	rjmp	.-6      	; 0x1f6e0 <processPacket+0x2a0>
   1f6e6:	fc 01       	movw	r30, r24
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
   1f6e8:	a0 93 5b 00 	sts	0x005B, r26

					if(offset % SPM_PAGESIZE == 0) {
   1f6ec:	20 92 57 00 	sts	0x0057, r2
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   1f6f0:	e8 95       	spm
   1f6f2:	07 b6       	in	r0, 0x37	; 55
   1f6f4:	00 fc       	sbrc	r0, 0
   1f6f6:	fd cf       	rjmp	.-6      	; 0x1f6f2 <processPacket+0x2b2>
   1f6f8:	b1 e1       	ldi	r27, 0x11	; 17
   1f6fa:	b0 93 57 00 	sts	0x0057, r27
   1f6fe:	e8 95       	spm
   1f700:	e2 e0       	ldi	r30, 0x02	; 2
   1f702:	f0 e0       	ldi	r31, 0x00	; 0
   1f704:	ae 0e       	add	r10, r30
   1f706:	bf 1e       	adc	r11, r31
   1f708:	28 15       	cp	r18, r8
						boot_spm_busy_wait();
   1f70a:	39 05       	cpc	r19, r9
   1f70c:	08 f4       	brcc	.+2      	; 0x1f710 <processPacket+0x2d0>
   1f70e:	bd cf       	rjmp	.-134    	; 0x1f68a <processPacket+0x24a>
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   1f710:	04 30       	cpi	r16, 0x04	; 4
   1f712:	79 f4       	brne	.+30     	; 0x1f732 <processPacket+0x2f2>
   1f714:	82 e0       	ldi	r24, 0x02	; 2
   1f716:	90 e0       	ldi	r25, 0x00	; 0
   1f718:	6e ee       	ldi	r22, 0xEE	; 238
   1f71a:	3d d2       	rcall	.+1146   	; 0x1fb96 <__eewr_byte_m1284p>
						boot_spm_busy_wait();
   1f71c:	0a c0       	rjmp	.+20     	; 0x1f732 <processPacket+0x2f2>
   1f71e:	80 91 28 01 	lds	r24, 0x0128
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   1f722:	90 91 29 01 	lds	r25, 0x0129
   1f726:	50 de       	rcall	.-864    	; 0x1f3c8 <sockInit>
   1f728:	01 e0       	ldi	r16, 0x01	; 1
   1f72a:	03 c0       	rjmp	.+6      	; 0x1f732 <processPacket+0x2f2>
   1f72c:	00 e0       	ldi	r16, 0x00	; 0
   1f72e:	01 c0       	rjmp	.+2      	; 0x1f732 <processPacket+0x2f2>
   1f730:	03 e0       	ldi	r16, 0x03	; 3
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   1f732:	80 2f       	mov	r24, r16
   1f734:	c4 5f       	subi	r28, 0xF4	; 244
   1f736:	dd 4f       	sbci	r29, 0xFD	; 253
   1f738:	de bf       	out	0x3e, r29	; 62
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
   1f73a:	cd bf       	out	0x3d, r28	; 61
   1f73c:	df 91       	pop	r29
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   1f73e:	cf 91       	pop	r28
   1f740:	1f 91       	pop	r17
   1f742:	0f 91       	pop	r16
   1f744:	ff 90       	pop	r15
   1f746:	ef 90       	pop	r14
   1f748:	df 90       	pop	r13
			)

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   1f74a:	cf 90       	pop	r12
   1f74c:	bf 90       	pop	r11
   1f74e:	af 90       	pop	r10
   1f750:	9f 90       	pop	r9
   1f752:	8f 90       	pop	r8
   1f754:	7f 90       	pop	r7
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
   1f756:	6f 90       	pop	r6
			break;
   1f758:	5f 90       	pop	r5
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
   1f75a:	4f 90       	pop	r4
   1f75c:	3f 90       	pop	r3
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)

				returnCode = ERROR_FULL;
   1f75e:	2f 90       	pop	r2
			break;

	}

	return(returnCode);
}
   1f760:	08 95       	ret

0001f762 <tftpInit>:
   1f762:	cf 93       	push	r28
   1f764:	85 e4       	ldi	r24, 0x45	; 69
   1f766:	90 e0       	ldi	r25, 0x00	; 0
   1f768:	2f de       	rcall	.-930    	; 0x1f3c8 <sockInit>
   1f76a:	87 e1       	ldi	r24, 0x17	; 23
   1f76c:	90 e0       	ldi	r25, 0x00	; 0
   1f76e:	0b d2       	rcall	.+1046   	; 0x1fb86 <__eerd_byte_m1284p>
   1f770:	8b 3b       	cpi	r24, 0xBB	; 187
   1f772:	91 f4       	brne	.+36     	; 0x1f798 <tftpInit+0x36>
   1f774:	89 e1       	ldi	r24, 0x19	; 25
   1f776:	90 e0       	ldi	r25, 0x00	; 0
   1f778:	06 d2       	rcall	.+1036   	; 0x1fb86 <__eerd_byte_m1284p>
   1f77a:	c8 2f       	mov	r28, r24
   1f77c:	88 e1       	ldi	r24, 0x18	; 24
   1f77e:	90 e0       	ldi	r25, 0x00	; 0
   1f780:	02 d2       	rcall	.+1028   	; 0x1fb86 <__eerd_byte_m1284p>
   1f782:	2c 2f       	mov	r18, r28
   1f784:	30 e0       	ldi	r19, 0x00	; 0
   1f786:	32 2f       	mov	r19, r18
   1f788:	22 27       	eor	r18, r18
   1f78a:	28 0f       	add	r18, r24
   1f78c:	31 1d       	adc	r19, r1
   1f78e:	30 93 29 01 	sts	0x0129, r19
 * Initializes the network controller
 */
void tftpInit(void)
{
	// Open socket
	sockInit(TFTP_PORT);
   1f792:	20 93 28 01 	sts	0x0128, r18
   1f796:	06 c0       	rjmp	.+12     	; 0x1f7a4 <tftpInit+0x42>
   1f798:	89 e7       	ldi	r24, 0x79	; 121

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
   1f79a:	97 eb       	ldi	r25, 0xB7	; 183
   1f79c:	90 93 29 01 	sts	0x0129, r25
   1f7a0:	80 93 28 01 	sts	0x0128, r24
   1f7a4:	cf 91       	pop	r28
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
   1f7a6:	08 95       	ret

0001f7a8 <tftpPoll>:
   1f7a8:	af 92       	push	r10
   1f7aa:	bf 92       	push	r11
   1f7ac:	cf 92       	push	r12
   1f7ae:	df 92       	push	r13
   1f7b0:	ff 92       	push	r15
   1f7b2:	0f 93       	push	r16
   1f7b4:	1f 93       	push	r17
   1f7b6:	cf 93       	push	r28
   1f7b8:	df 93       	push	r29
   1f7ba:	cd b7       	in	r28, 0x3d	; 61
   1f7bc:	de b7       	in	r29, 0x3e	; 62
   1f7be:	c5 56       	subi	r28, 0x65	; 101
   1f7c0:	d0 40       	sbci	r29, 0x00	; 0
   1f7c2:	de bf       	out	0x3e, r29	; 62
   1f7c4:	cd bf       	out	0x3d, r28	; 61
   1f7c6:	86 e2       	ldi	r24, 0x26	; 38
   1f7c8:	97 e0       	ldi	r25, 0x07	; 7
   1f7ca:	68 e6       	ldi	r22, 0x68	; 104
   1f7cc:	ae dd       	rcall	.-1188   	; 0x1f32a <spiReadWord>
	else
		tftpTransferPort = TFTP_DATA_PORT;
   1f7ce:	00 97       	sbiw	r24, 0x00	; 0
   1f7d0:	09 f4       	brne	.+2      	; 0x1f7d4 <tftpPoll+0x2c>
   1f7d2:	b5 c0       	rjmp	.+362    	; 0x1f93e <tftpPoll+0x196>
   1f7d4:	81 e0       	ldi	r24, 0x01	; 1
   1f7d6:	80 93 2b 01 	sts	0x012B, r24
#else
		tracePGMlnTftp(mDebugTftp_PORT);
		tracenum(tftpTransferPort);
#endif
	)
}
   1f7da:	0e c0       	rjmp	.+28     	; 0x1f7f8 <tftpPoll+0x50>
   1f7dc:	82 e0       	ldi	r24, 0x02	; 2

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
   1f7de:	97 e0       	ldi	r25, 0x07	; 7
   1f7e0:	6c e6       	ldi	r22, 0x6C	; 108
   1f7e2:	44 e0       	ldi	r20, 0x04	; 4
   1f7e4:	59 dd       	rcall	.-1358   	; 0x1f298 <spiWriteReg>
   1f7e6:	8f ef       	ldi	r24, 0xFF	; 255
   1f7e8:	97 e8       	ldi	r25, 0x87	; 135
   1f7ea:	a3 e1       	ldi	r26, 0x13	; 19
   1f7ec:	81 50       	subi	r24, 0x01	; 1
   1f7ee:	90 40       	sbci	r25, 0x00	; 0
   1f7f0:	a0 40       	sbci	r26, 0x00	; 0
   1f7f2:	e1 f7       	brne	.-8      	; 0x1f7ec <tftpPoll+0x44>
   1f7f4:	00 c0       	rjmp	.+0      	; 0x1f7f6 <tftpPoll+0x4e>
   1f7f6:	00 00       	nop
   1f7f8:	82 e0       	ldi	r24, 0x02	; 2
   1f7fa:	97 e0       	ldi	r25, 0x07	; 7
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
   1f7fc:	68 e6       	ldi	r22, 0x68	; 104
   1f7fe:	7b dd       	rcall	.-1290   	; 0x1f2f6 <spiReadReg>
   1f800:	82 fd       	sbrc	r24, 2
   1f802:	ec cf       	rjmp	.-40     	; 0x1f7dc <tftpPoll+0x34>
   1f804:	1d de       	rcall	.-966    	; 0x1f440 <processPacket>
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
   1f806:	f8 2e       	mov	r15, r24
   1f808:	84 e2       	ldi	r24, 0x24	; 36
   1f80a:	97 e0       	ldi	r25, 0x07	; 7
		tftpFlashing = TRUE;
   1f80c:	60 e0       	ldi	r22, 0x00	; 0
   1f80e:	8d dd       	rcall	.-1254   	; 0x1f32a <spiReadWord>
   1f810:	a1 2c       	mov	r10, r1

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   1f812:	18 e5       	ldi	r17, 0x58	; 88
			spiWriteReg(REG_S3_IR, S3_W_CB, IR_RECV);
   1f814:	b1 2e       	mov	r11, r17
   1f816:	a8 0e       	add	r10, r24
   1f818:	b9 1e       	adc	r11, r25
   1f81a:	92 e0       	ldi	r25, 0x02	; 2
   1f81c:	f9 16       	cp	r15, r25
   1f81e:	09 f4       	brne	.+2      	; 0x1f822 <tftpPoll+0x7a>
   1f820:	3e c0       	rjmp	.+124    	; 0x1f89e <tftpPoll+0xf6>
   1f822:	9f 15       	cp	r25, r15
   1f824:	20 f0       	brcs	.+8      	; 0x1f82e <tftpPoll+0x86>
   1f826:	a1 e0       	ldi	r26, 0x01	; 1
   1f828:	fa 16       	cp	r15, r26
   1f82a:	41 f4       	brne	.+16     	; 0x1f83c <tftpPoll+0x94>
   1f82c:	1a c0       	rjmp	.+52     	; 0x1f862 <tftpPoll+0xba>
   1f82e:	b3 e0       	ldi	r27, 0x03	; 3
   1f830:	fb 16       	cp	r15, r27
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;

		while((spiReadReg(REG_S3_IR, S3_R_CB) & IR_RECV)) {
   1f832:	31 f1       	breq	.+76     	; 0x1f880 <tftpPoll+0xd8>
   1f834:	e4 e0       	ldi	r30, 0x04	; 4
   1f836:	fe 16       	cp	r15, r30
   1f838:	09 f4       	brne	.+2      	; 0x1f83c <tftpPoll+0x94>
   1f83a:	40 c0       	rjmp	.+128    	; 0x1f8bc <tftpPoll+0x114>
   1f83c:	45 ee       	ldi	r20, 0xE5	; 229
   1f83e:	50 ef       	ldi	r21, 0xF0	; 240
		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0, S3_R_CB);
		response = processPacket(packetSize);
#else
		response = processPacket();
   1f840:	60 e0       	ldi	r22, 0x00	; 0
   1f842:	70 e0       	ldi	r23, 0x00	; 0
   1f844:	40 50       	subi	r20, 0x00	; 0
	uint16_t writePointer;
	
#if (W5500 > 0)
	writePointer = spiReadWord(REG_S3_TX_WR0, S3_R_CB);
#else
	writePointer = spiReadWord(REG_S3_TX_WR0, 0) + S3_TX_START;
   1f846:	50 40       	sbci	r21, 0x00	; 0
   1f848:	6f 4f       	sbci	r22, 0xFF	; 255
   1f84a:	7f 4f       	sbci	r23, 0xFF	; 255
   1f84c:	ce 01       	movw	r24, r28
   1f84e:	01 96       	adiw	r24, 0x01	; 1
   1f850:	2a e0       	ldi	r18, 0x0A	; 10
   1f852:	30 e0       	ldi	r19, 0x00	; 0
   1f854:	8f d1       	rcall	.+798    	; 0x1fb74 <memcpy_PF>
   1f856:	2a e0       	ldi	r18, 0x0A	; 10
   1f858:	6e 01       	movw	r12, r28
#endif


	switch(response) {
   1f85a:	08 94       	sec
   1f85c:	c1 1c       	adc	r12, r1
   1f85e:	d1 1c       	adc	r13, r1
   1f860:	38 c0       	rjmp	.+112    	; 0x1f8d2 <tftpPoll+0x12a>
   1f862:	4a ef       	ldi	r20, 0xFA	; 250
   1f864:	50 ef       	ldi	r21, 0xF0	; 240
   1f866:	60 e0       	ldi	r22, 0x00	; 0
   1f868:	70 e0       	ldi	r23, 0x00	; 0
   1f86a:	40 50       	subi	r20, 0x00	; 0
   1f86c:	50 40       	sbci	r21, 0x00	; 0
   1f86e:	6f 4f       	sbci	r22, 0xFF	; 255
   1f870:	7f 4f       	sbci	r23, 0xFF	; 255
   1f872:	ce 01       	movw	r24, r28
   1f874:	01 96       	adiw	r24, 0x01	; 1
   1f876:	2c e0       	ldi	r18, 0x0C	; 12
   1f878:	30 e0       	ldi	r19, 0x00	; 0
   1f87a:	7c d1       	rcall	.+760    	; 0x1fb74 <memcpy_PF>

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
   1f87c:	2c e0       	ldi	r18, 0x0C	; 12
   1f87e:	ec cf       	rjmp	.-40     	; 0x1f858 <tftpPoll+0xb0>
   1f880:	40 ef       	ldi	r20, 0xF0	; 240
   1f882:	50 ef       	ldi	r21, 0xF0	; 240
   1f884:	60 e0       	ldi	r22, 0x00	; 0
   1f886:	70 e0       	ldi	r23, 0x00	; 0
   1f888:	40 50       	subi	r20, 0x00	; 0
   1f88a:	50 40       	sbci	r21, 0x00	; 0
   1f88c:	6f 4f       	sbci	r22, 0xFF	; 255
   1f88e:	7f 4f       	sbci	r23, 0xFF	; 255
   1f890:	ce 01       	movw	r24, r28
   1f892:	01 96       	adiw	r24, 0x01	; 1
   1f894:	29 e0       	ldi	r18, 0x09	; 9
   1f896:	30 e0       	ldi	r19, 0x00	; 0
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
   1f898:	6d d1       	rcall	.+730    	; 0x1fb74 <memcpy_PF>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   1f89a:	29 e0       	ldi	r18, 0x09	; 9
   1f89c:	dd cf       	rjmp	.-70     	; 0x1f858 <tftpPoll+0xb0>
   1f89e:	80 91 22 01 	lds	r24, 0x0122
   1f8a2:	90 91 23 01 	lds	r25, 0x0123

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
   1f8a6:	20 91 20 01 	lds	r18, 0x0120
   1f8aa:	30 91 21 01 	lds	r19, 0x0121
   1f8ae:	28 17       	cp	r18, r24
   1f8b0:	39 07       	cpc	r19, r25
   1f8b2:	20 f4       	brcc	.+8      	; 0x1f8bc <tftpPoll+0x114>
   1f8b4:	90 93 21 01 	sts	0x0121, r25
   1f8b8:	80 93 20 01 	sts	0x0120, r24
   1f8bc:	19 82       	std	Y+1, r1	; 0x01
   1f8be:	84 e0       	ldi	r24, 0x04	; 4
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
   1f8c0:	8a 83       	std	Y+2, r24	; 0x02
   1f8c2:	80 91 22 01 	lds	r24, 0x0122

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
   1f8c6:	90 91 23 01 	lds	r25, 0x0123
   1f8ca:	9b 83       	std	Y+3, r25	; 0x03
   1f8cc:	8c 83       	std	Y+4, r24	; 0x04
   1f8ce:	24 e0       	ldi	r18, 0x04	; 4
   1f8d0:	c3 cf       	rjmp	.-122    	; 0x1f858 <tftpPoll+0xb0>
   1f8d2:	85 01       	movw	r16, r10
   1f8d4:	0f 5f       	subi	r16, 0xFF	; 255
   1f8d6:	1f 4f       	sbci	r17, 0xFF	; 255
   1f8d8:	d6 01       	movw	r26, r12
   1f8da:	4d 91       	ld	r20, X+
   1f8dc:	6d 01       	movw	r12, r26
   1f8de:	c5 01       	movw	r24, r10
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
   1f8e0:	64 e7       	ldi	r22, 0x74	; 116
   1f8e2:	a6 96       	adiw	r28, 0x26	; 38
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
   1f8e4:	2f af       	sts	0x7f, r18
   1f8e6:	a6 97       	sbiw	r28, 0x26	; 38
   1f8e8:	d7 dc       	rcall	.-1618   	; 0x1f298 <spiWriteReg>
   1f8ea:	a6 96       	adiw	r28, 0x26	; 38
   1f8ec:	2f ad       	sts	0x6f, r18
   1f8ee:	a6 97       	sbiw	r28, 0x26	; 38
   1f8f0:	b0 e6       	ldi	r27, 0x60	; 96
   1f8f2:	00 30       	cpi	r16, 0x00	; 0
   1f8f4:	1b 07       	cpc	r17, r27
   1f8f6:	11 f0       	breq	.+4      	; 0x1f8fc <tftpPoll+0x154>
   1f8f8:	58 01       	movw	r10, r16
   1f8fa:	03 c0       	rjmp	.+6      	; 0x1f902 <tftpPoll+0x15a>
   1f8fc:	a1 2c       	mov	r10, r1
   1f8fe:	b8 e5       	ldi	r27, 0x58	; 88
   1f900:	bb 2e       	mov	r11, r27
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
   1f902:	21 50       	subi	r18, 0x01	; 1
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
   1f904:	31 f7       	brne	.-52     	; 0x1f8d2 <tftpPoll+0x12a>
   1f906:	a5 01       	movw	r20, r10
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
   1f908:	40 50       	subi	r20, 0x00	; 0
   1f90a:	58 45       	sbci	r21, 0x58	; 88
   1f90c:	84 e2       	ldi	r24, 0x24	; 36
   1f90e:	97 e0       	ldi	r25, 0x07	; 7
   1f910:	6c e6       	ldi	r22, 0x6C	; 108
			*txPtr = lastPacket & 0xff;
   1f912:	db dc       	rcall	.-1610   	; 0x1f2ca <spiWriteWord>
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   1f914:	81 e0       	ldi	r24, 0x01	; 1
   1f916:	97 e0       	ldi	r25, 0x07	; 7
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, S3_TXBUF_CB, *txPtr++);
   1f918:	6c e6       	ldi	r22, 0x6C	; 108
   1f91a:	40 e2       	ldi	r20, 0x20	; 32
   1f91c:	bd dc       	rcall	.-1670   	; 0x1f298 <spiWriteReg>
   1f91e:	81 e0       	ldi	r24, 0x01	; 1
   1f920:	97 e0       	ldi	r25, 0x07	; 7
   1f922:	68 e6       	ldi	r22, 0x68	; 104
   1f924:	e8 dc       	rcall	.-1584   	; 0x1f2f6 <spiReadReg>
   1f926:	88 23       	and	r24, r24
   1f928:	d1 f7       	brne	.-12     	; 0x1f91e <tftpPoll+0x176>
   1f92a:	e4 e0       	ldi	r30, 0x04	; 4
   1f92c:	fe 16       	cp	r15, r30
   1f92e:	39 f4       	brne	.+14     	; 0x1f93e <tftpPoll+0x196>
   1f930:	81 e0       	ldi	r24, 0x01	; 1
		if(writePointer == 0xFFFF) writePointer = 0x0000;  //changed 0c0800 to 0xFFFF, fixes a 4th packet retransmit bug. upload speed changed from 500sec to 90sec for 100kb program
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
   1f932:	97 e0       	ldi	r25, 0x07	; 7
   1f934:	6c e6       	ldi	r22, 0x6C	; 108
   1f936:	40 e1       	ldi	r20, 0x10	; 16
   1f938:	af dc       	rcall	.-1698   	; 0x1f298 <spiWriteReg>
   1f93a:	80 e0       	ldi	r24, 0x00	; 0
   1f93c:	01 c0       	rjmp	.+2      	; 0x1f940 <tftpPoll+0x198>
   1f93e:	81 e0       	ldi	r24, 0x01	; 1
   1f940:	cb 59       	subi	r28, 0x9B	; 155
   1f942:	df 4f       	sbci	r29, 0xFF	; 255
   1f944:	de bf       	out	0x3e, r29	; 62
   1f946:	cd bf       	out	0x3d, r28	; 61
   1f948:	df 91       	pop	r29
   1f94a:	cf 91       	pop	r28
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
   1f94c:	1f 91       	pop	r17
	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer);
#else
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	spiWriteWord(REG_S3_TX_WR0, S3_W_CB, writePointer - S3_TX_START);
   1f94e:	0f 91       	pop	r16
   1f950:	ff 90       	pop	r15
   1f952:	df 90       	pop	r13
   1f954:	cf 90       	pop	r12
   1f956:	bf 90       	pop	r11
   1f958:	af 90       	pop	r10
   1f95a:	08 95       	ret

0001f95c <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
   1f95c:	fc 01       	movw	r30, r24
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   1f95e:	80 e0       	ldi	r24, 0x00	; 0

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
   1f960:	90 81       	ld	r25, Z
   1f962:	9c 30       	cpi	r25, 0x0C	; 12
   1f964:	49 f4       	brne	.+18     	; 0x1f978 <validImage+0x1c>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
   1f966:	91 81       	ldd	r25, Z+1	; 0x01
   1f968:	94 39       	cpi	r25, 0x94	; 148
   1f96a:	41 f4       	brne	.+16     	; 0x1f97c <validImage+0x20>

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   1f96c:	8c 5f       	subi	r24, 0xFC	; 252
   1f96e:	34 96       	adiw	r30, 0x04	; 4
   1f970:	84 33       	cpi	r24, 0x34	; 52
   1f972:	b1 f7       	brne	.-20     	; 0x1f960 <validImage+0x4>
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
   1f974:	81 e0       	ldi	r24, 0x01	; 1
   1f976:	08 95       	ret
				tracenum(i);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i]);
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
   1f978:	80 e0       	ldi	r24, 0x00	; 0
   1f97a:	08 95       	ret
				tracenum(i + 1);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i + 1]);
				tracePGM(mDebugVald_0x94);
			)
			return(0);
   1f97c:	80 e0       	ldi	r24, 0x00	; 0
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
}
   1f97e:	08 95       	ret

0001f980 <tracePGM>:
 */
const unsigned char mDebug_NEWLINE[]	PROGMEM =	"\r\n";
const unsigned char mDebug_HEXPREF[]	PROGMEM =	"0x";

void tracePGM(const void* p_msg)
{
   1f980:	cf 92       	push	r12
   1f982:	df 92       	push	r13
   1f984:	ef 92       	push	r14
   1f986:	ff 92       	push	r15
   1f988:	cf 93       	push	r28
   1f98a:	df 93       	push	r29
	uint8_t	c = 1, i = 0;
   1f98c:	c0 e0       	ldi	r28, 0x00	; 0
#if (FLASHEND > 0x10000)
		/* 0x30000 was added to fix the issues of progmem with >64Kb flash.
		 * 0x30000 is specific to atmega2560 and won't work on smaller or larger flashes.
		 * I should find a way to macro the calculation of this value
		 */
		c = pgm_read_byte_far(PROGMEM_OFFSET + (uint32_t)(uint16_t)p_msg + i);
   1f98e:	6c 01       	movw	r12, r24
   1f990:	ee 24       	eor	r14, r14
   1f992:	ff 24       	eor	r15, r15
   1f994:	80 e0       	ldi	r24, 0x00	; 0
   1f996:	90 e0       	ldi	r25, 0x00	; 0
   1f998:	a1 e0       	ldi	r26, 0x01	; 1
   1f99a:	b0 e0       	ldi	r27, 0x00	; 0
   1f99c:	c8 0e       	add	r12, r24
   1f99e:	d9 1e       	adc	r13, r25
   1f9a0:	ea 1e       	adc	r14, r26
   1f9a2:	fb 1e       	adc	r15, r27
   1f9a4:	d7 01       	movw	r26, r14
   1f9a6:	c6 01       	movw	r24, r12
   1f9a8:	8c 0f       	add	r24, r28
   1f9aa:	91 1d       	adc	r25, r1
   1f9ac:	a1 1d       	adc	r26, r1
   1f9ae:	b1 1d       	adc	r27, r1
   1f9b0:	ab bf       	out	0x3b, r26	; 59
   1f9b2:	fc 01       	movw	r30, r24
   1f9b4:	d7 91       	elpm	r29, Z+
#else
		c = pgm_read_byte_near((uint16_t)p_msg + i);
#endif
		if (c != 0) putch(c);
   1f9b6:	dd 23       	and	r29, r29
   1f9b8:	11 f0       	breq	.+4      	; 0x1f9be <tracePGM+0x3e>
   1f9ba:	8d 2f       	mov	r24, r29
   1f9bc:	71 d0       	rcall	.+226    	; 0x1faa0 <putch>
   1f9be:	cf 5f       	subi	r28, 0xFF	; 255
		i++;
   1f9c0:	dd 23       	and	r29, r29

void tracePGM(const void* p_msg)
{
	uint8_t	c = 1, i = 0;

	while(c != 0){
   1f9c2:	81 f7       	brne	.-32     	; 0x1f9a4 <tracePGM+0x24>
   1f9c4:	df 91       	pop	r29
		c = pgm_read_byte_near((uint16_t)p_msg + i);
#endif
		if (c != 0) putch(c);
		i++;
	}
}
   1f9c6:	cf 91       	pop	r28
   1f9c8:	ff 90       	pop	r15
   1f9ca:	ef 90       	pop	r14
   1f9cc:	df 90       	pop	r13
   1f9ce:	cf 90       	pop	r12
   1f9d0:	08 95       	ret

0001f9d2 <tracePGMln>:
   1f9d2:	0f 93       	push	r16


void tracePGMln(const void* p_prefix, const void* p_msg)
{
   1f9d4:	1f 93       	push	r17
   1f9d6:	cf 93       	push	r28
   1f9d8:	df 93       	push	r29
   1f9da:	8c 01       	movw	r16, r24
   1f9dc:	eb 01       	movw	r28, r22
   1f9de:	8a e0       	ldi	r24, 0x0A	; 10
	tracePGM(mDebug_NEWLINE);
   1f9e0:	91 ef       	ldi	r25, 0xF1	; 241
   1f9e2:	ce df       	rcall	.-100    	; 0x1f980 <tracePGM>
   1f9e4:	c8 01       	movw	r24, r16
   1f9e6:	cc df       	rcall	.-104    	; 0x1f980 <tracePGM>
	tracePGM(p_prefix);
   1f9e8:	ce 01       	movw	r24, r28
   1f9ea:	ca df       	rcall	.-108    	; 0x1f980 <tracePGM>
   1f9ec:	df 91       	pop	r29
	tracePGM(p_msg);
   1f9ee:	cf 91       	pop	r28
   1f9f0:	1f 91       	pop	r17
   1f9f2:	0f 91       	pop	r16
}
   1f9f4:	08 95       	ret

0001f9f6 <trace>:
   1f9f6:	cf 93       	push	r28
   1f9f8:	df 93       	push	r29
   1f9fa:	ec 01       	movw	r28, r24
   1f9fc:	88 81       	ld	r24, Y


void trace(char* msg)
{
   1f9fe:	88 23       	and	r24, r24
   1fa00:	11 f4       	brne	.+4      	; 0x1fa06 <trace+0x10>
   1fa02:	04 c0       	rjmp	.+8      	; 0x1fa0c <trace+0x16>
	uint8_t c;

	if(*msg != '\0') {
   1fa04:	4d d0       	rcall	.+154    	; 0x1faa0 <putch>
   1fa06:	89 91       	ld	r24, Y+
   1fa08:	88 23       	and	r24, r24
   1fa0a:	e1 f7       	brne	.-8      	; 0x1fa04 <trace+0xe>
		while((c = *msg++)) putch(c);
   1fa0c:	df 91       	pop	r29
   1fa0e:	cf 91       	pop	r28
   1fa10:	08 95       	ret

0001fa12 <traceln>:
   1fa12:	0f 93       	push	r16
   1fa14:	1f 93       	push	r17
	}
}
   1fa16:	cf 93       	push	r28
   1fa18:	df 93       	push	r29
   1fa1a:	8c 01       	movw	r16, r24


void traceln(const void* p_prefix, char* msg)
{
   1fa1c:	eb 01       	movw	r28, r22
   1fa1e:	8a e0       	ldi	r24, 0x0A	; 10
   1fa20:	91 ef       	ldi	r25, 0xF1	; 241
   1fa22:	ae df       	rcall	.-164    	; 0x1f980 <tracePGM>
   1fa24:	c8 01       	movw	r24, r16
   1fa26:	ac df       	rcall	.-168    	; 0x1f980 <tracePGM>
	tracePGM(mDebug_NEWLINE);
   1fa28:	ce 01       	movw	r24, r28
   1fa2a:	e5 df       	rcall	.-54     	; 0x1f9f6 <trace>
   1fa2c:	df 91       	pop	r29
   1fa2e:	cf 91       	pop	r28
	tracePGM(p_prefix);
   1fa30:	1f 91       	pop	r17
   1fa32:	0f 91       	pop	r16
   1fa34:	08 95       	ret

0001fa36 <tracehex>:
	trace(msg);
   1fa36:	cf 92       	push	r12
   1fa38:	df 92       	push	r13
   1fa3a:	ef 92       	push	r14
}
   1fa3c:	ff 92       	push	r15
   1fa3e:	cf 93       	push	r28
   1fa40:	6b 01       	movw	r12, r22
   1fa42:	7c 01       	movw	r14, r24
   1fa44:	c4 2f       	mov	r28, r20


void tracehex(uint32_t num, uint8_t len)
{
   1fa46:	87 e0       	ldi	r24, 0x07	; 7
   1fa48:	91 ef       	ldi	r25, 0xF1	; 241
   1fa4a:	9a df       	rcall	.-204    	; 0x1f980 <tracePGM>
   1fa4c:	14 c0       	rjmp	.+40     	; 0x1fa76 <tracehex+0x40>
   1fa4e:	8c 2f       	mov	r24, r28
   1fa50:	90 e0       	ldi	r25, 0x00	; 0
   1fa52:	01 97       	sbiw	r24, 0x01	; 1
   1fa54:	88 0f       	add	r24, r24
	tracePGM(mDebug_HEXPREF);
   1fa56:	99 1f       	adc	r25, r25
   1fa58:	88 0f       	add	r24, r24
   1fa5a:	99 1f       	adc	r25, r25
   1fa5c:	a7 01       	movw	r20, r14

	while(len > 0) {
   1fa5e:	96 01       	movw	r18, r12
		puthex(num >> (4 * (len - 1)));
   1fa60:	04 c0       	rjmp	.+8      	; 0x1fa6a <tracehex+0x34>
   1fa62:	56 95       	lsr	r21
   1fa64:	47 95       	ror	r20
   1fa66:	37 95       	ror	r19
   1fa68:	27 95       	ror	r18
   1fa6a:	8a 95       	dec	r24
   1fa6c:	d2 f7       	brpl	.-12     	; 0x1fa62 <tracehex+0x2c>
   1fa6e:	da 01       	movw	r26, r20
   1fa70:	c9 01       	movw	r24, r18
   1fa72:	1d d0       	rcall	.+58     	; 0x1faae <puthex>
   1fa74:	c1 50       	subi	r28, 0x01	; 1
   1fa76:	cc 23       	and	r28, r28
   1fa78:	51 f7       	brne	.-44     	; 0x1fa4e <tracehex+0x18>
   1fa7a:	cf 91       	pop	r28
   1fa7c:	ff 90       	pop	r15
   1fa7e:	ef 90       	pop	r14
   1fa80:	df 90       	pop	r13
   1fa82:	cf 90       	pop	r12
   1fa84:	08 95       	ret

0001fa86 <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
   1fa86:	82 e0       	ldi	r24, 0x02	; 2
   1fa88:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
   1fa8c:	88 e1       	ldi	r24, 0x18	; 24
   1fa8e:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
   1fa92:	86 e0       	ldi	r24, 0x06	; 6
   1fa94:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
   1fa98:	80 e1       	ldi	r24, 0x10	; 16
   1fa9a:	80 93 c4 00 	sts	0x00C4, r24

#if (DEBUG > 0)
	DDRD = 0x92;
#endif

}
   1fa9e:	08 95       	ret

0001faa0 <putch>:


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
   1faa0:	90 91 c0 00 	lds	r25, 0x00C0
   1faa4:	95 ff       	sbrs	r25, 5
   1faa6:	fc cf       	rjmp	.-8      	; 0x1faa0 <putch>
	UART_DATA_REG = c;
   1faa8:	80 93 c6 00 	sts	0x00C6, r24
}
   1faac:	08 95       	ret

0001faae <puthex>:


void puthex(uint8_t c)
{
	c &= 0xf;
   1faae:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
   1fab0:	8a 30       	cpi	r24, 0x0A	; 10
   1fab2:	08 f0       	brcs	.+2      	; 0x1fab6 <puthex+0x8>
   1fab4:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
   1fab6:	80 5d       	subi	r24, 0xD0	; 208
   1fab8:	f3 cf       	rjmp	.-26     	; 0x1faa0 <putch>

0001faba <getch>:
   1faba:	80 91 c0 00 	lds	r24, 0x00C0

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
   1fabe:	87 ff       	sbrs	r24, 7
   1fac0:	fc cf       	rjmp	.-8      	; 0x1faba <getch>
   1fac2:	80 91 c0 00 	lds	r24, 0x00C0
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
   1fac6:	84 fd       	sbrc	r24, 4
   1fac8:	01 c0       	rjmp	.+2      	; 0x1facc <getch+0x12>
   1faca:	a8 95       	wdr
   1facc:	80 91 c6 00 	lds	r24, 0x00C6
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
   1fad0:	08 95       	ret

0001fad2 <serialPoll>:
   1fad2:	80 91 c0 00 	lds	r24, 0x00C0
}


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
   1fad6:	87 ff       	sbrs	r24, 7
   1fad8:	04 c0       	rjmp	.+8      	; 0x1fae2 <serialPoll+0x10>
   1fada:	28 d0       	rcall	.+80     	; 0x1fb2c <resetTick>
   1fadc:	81 e0       	ldi	r24, 0x01	; 1
		resetTick();
   1fade:	80 93 2a 01 	sts	0x012A, r24
		serialFlashing = TRUE;
   1fae2:	81 e0       	ldi	r24, 0x01	; 1
   1fae4:	08 95       	ret

0001fae6 <updateLed>:
static uint16_t last_timer_1;
static uint16_t tick = 0;

void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
   1fae6:	80 91 84 00 	lds	r24, 0x0084
   1faea:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) {
   1faee:	92 ff       	sbrs	r25, 2
   1faf0:	07 c0       	rjmp	.+14     	; 0x1fb00 <updateLed+0x1a>
        if ( (PIND & _BV(LED)) == _BV(LED) ) {//if blue led is on
   1faf2:	4f 9b       	sbis	0x09, 7	; 9
   1faf4:	02 c0       	rjmp	.+4      	; 0x1fafa <updateLed+0x14>
            LED_PORT &= ~_BV(LED); // Led pin low
   1faf6:	5f 98       	cbi	0x0b, 7	; 11
   1faf8:	03 c0       	rjmp	.+6      	; 0x1fb00 <updateLed+0x1a>
        }
        else {
            LED_PORT ^= _BV(LED);// Led pin high
   1fafa:	2b b1       	in	r18, 0x0b	; 11
   1fafc:	20 58       	subi	r18, 0x80	; 128
   1fafe:	2b b9       	out	0x0b, r18	; 11
        }
    
    }

	if(next_timer_1 < last_timer_1) {
   1fb00:	20 91 24 01 	lds	r18, 0x0124
   1fb04:	30 91 25 01 	lds	r19, 0x0125
   1fb08:	82 17       	cp	r24, r18
   1fb0a:	93 07       	cpc	r25, r19
   1fb0c:	50 f4       	brcc	.+20     	; 0x1fb22 <updateLed+0x3c>
		tick++;
   1fb0e:	20 91 26 01 	lds	r18, 0x0126
   1fb12:	30 91 27 01 	lds	r19, 0x0127
   1fb16:	2f 5f       	subi	r18, 0xFF	; 255
   1fb18:	3f 4f       	sbci	r19, 0xFF	; 255
   1fb1a:	30 93 27 01 	sts	0x0127, r19
   1fb1e:	20 93 26 01 	sts	0x0126, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
   1fb22:	90 93 25 01 	sts	0x0125, r25
   1fb26:	80 93 24 01 	sts	0x0124, r24
}
   1fb2a:	08 95       	ret

0001fb2c <resetTick>:
#endif
#endif

void resetTick(void)
{
	TCNT1 = 0;
   1fb2c:	10 92 85 00 	sts	0x0085, r1
   1fb30:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
   1fb34:	10 92 27 01 	sts	0x0127, r1
   1fb38:	10 92 26 01 	sts	0x0126, r1
}
   1fb3c:	08 95       	ret

0001fb3e <timedOut>:

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   1fb3e:	80 e0       	ldi	r24, 0x00	; 0
   1fb40:	90 e0       	ldi	r25, 0x00	; 0
   1fb42:	dc 01       	movw	r26, r24
   1fb44:	ab bf       	out	0x3b, r26	; 59
   1fb46:	fc 01       	movw	r30, r24
   1fb48:	87 91       	elpm	r24, Z+
   1fb4a:	96 91       	elpm	r25, Z
   1fb4c:	2f ef       	ldi	r18, 0xFF	; 255
   1fb4e:	8f 3f       	cpi	r24, 0xFF	; 255
   1fb50:	92 07       	cpc	r25, r18
   1fb52:	51 f0       	breq	.+20     	; 0x1fb68 <timedOut+0x2a>
   1fb54:	81 e0       	ldi	r24, 0x01	; 1
   1fb56:	20 91 26 01 	lds	r18, 0x0126
   1fb5a:	30 91 27 01 	lds	r19, 0x0127
   1fb5e:	25 30       	cpi	r18, 0x05	; 5
   1fb60:	31 05       	cpc	r19, r1
   1fb62:	18 f4       	brcc	.+6      	; 0x1fb6a <timedOut+0x2c>
   1fb64:	80 e0       	ldi	r24, 0x00	; 0
   1fb66:	08 95       	ret
   1fb68:	80 e0       	ldi	r24, 0x00	; 0
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
   1fb6a:	08 95       	ret

0001fb6c <appStart>:
void appStart(void) {
	__asm__ __volatile__ (
   1fb6c:	ee 27       	eor	r30, r30
   1fb6e:	ff 27       	eor	r31, r31
   1fb70:	09 94       	ijmp
		"clr	r30		\n\t"
		"clr	r31		\n\t"
		"ijmp	\n\t"
	);
}
   1fb72:	08 95       	ret

0001fb74 <memcpy_PF>:
   1fb74:	fa 01       	movw	r30, r20
   1fb76:	dc 01       	movw	r26, r24
   1fb78:	02 c0       	rjmp	.+4      	; 0x1fb7e <memcpy_PF+0xa>
   1fb7a:	05 90       	lpm	r0, Z+
   1fb7c:	0d 92       	st	X+, r0
   1fb7e:	21 50       	subi	r18, 0x01	; 1
   1fb80:	30 40       	sbci	r19, 0x00	; 0
   1fb82:	d8 f7       	brcc	.-10     	; 0x1fb7a <memcpy_PF+0x6>
   1fb84:	08 95       	ret

0001fb86 <__eerd_byte_m1284p>:
   1fb86:	f9 99       	sbic	0x1f, 1	; 31
   1fb88:	fe cf       	rjmp	.-4      	; 0x1fb86 <__eerd_byte_m1284p>
   1fb8a:	92 bd       	out	0x22, r25	; 34
   1fb8c:	81 bd       	out	0x21, r24	; 33
   1fb8e:	f8 9a       	sbi	0x1f, 0	; 31
   1fb90:	99 27       	eor	r25, r25
   1fb92:	80 b5       	in	r24, 0x20	; 32
   1fb94:	08 95       	ret

0001fb96 <__eewr_byte_m1284p>:
   1fb96:	26 2f       	mov	r18, r22

0001fb98 <__eewr_r18_m1284p>:
   1fb98:	f9 99       	sbic	0x1f, 1	; 31
   1fb9a:	fe cf       	rjmp	.-4      	; 0x1fb98 <__eewr_r18_m1284p>
   1fb9c:	1f ba       	out	0x1f, r1	; 31
   1fb9e:	92 bd       	out	0x22, r25	; 34
   1fba0:	81 bd       	out	0x21, r24	; 33
   1fba2:	20 bd       	out	0x20, r18	; 32
   1fba4:	0f b6       	in	r0, 0x3f	; 63
   1fba6:	f8 94       	cli
   1fba8:	fa 9a       	sbi	0x1f, 2	; 31
   1fbaa:	f9 9a       	sbi	0x1f, 1	; 31
   1fbac:	0f be       	out	0x3f, r0	; 63
   1fbae:	01 96       	adiw	r24, 0x01	; 1
   1fbb0:	08 95       	ret

0001fbb2 <_exit>:
   1fbb2:	f8 94       	cli

0001fbb4 <__stop_program>:
   1fbb4:	ff cf       	rjmp	.-2      	; 0x1fbb4 <__stop_program>
