Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 28 18:58:35 2022
| Host         : brian-desktopPC running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file l5_top_control_sets_placed.rpt
| Design       : l5_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |             157 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------+-------------------+------------------+----------------+--------------+
|    Clock Signal   |        Enable Signal        |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------+-------------------+------------------+----------------+--------------+
|  register/z_reg_0 |                             |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | sw_b/held_i_1__3_n_0        |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | sw_d/held_i_1__0_n_0        |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | sw_r/held_i_1__2_n_0        |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | sw_n/held_i_1_n_0           |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | sw_q/held_i_1__1_n_0        |                   |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG    |                             |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    |                             | filter/r_filtered |                3 |              4 |         1.33 |
|  sw_q/z_reg_0     |                             | filter/R_out1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | B_IBUF                      |                   |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG    | D_IBUF                      |                   |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG    | N_IBUF                      |                   |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG    | R_IBUF                      |                   |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG    | Q_IBUF                      |                   |                7 |             25 |         3.57 |
| ~clk_IBUF_BUFG    | motorPulse/count[0]_i_1_n_0 |                   |                7 |             27 |         3.86 |
+-------------------+-----------------------------+-------------------+------------------+----------------+--------------+


