#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 21 21:54:44 2022
# Process ID: 19296
# Current directory: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18396 C:\Users\yvvan\Documents\Research\Approximate Computing\mac_unit\mac_unit.xpr
# Log file: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 825.723 ; gain = 145.605
update_compile_order -fileset sources_1
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v} w ]
add_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v} w ]
add_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mac_unit
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1457.293 ; gain = 174.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/mac_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mac_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/mac_unit.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1518.184 ; gain = 235.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1518.184 ; gain = 235.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1518.184 ; gain = 235.156
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 1732.473 ; gain = 449.445
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1732.473 ; gain = 809.133
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mac_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mac_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sim_1/new/mac_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.sim/sim_1/behav/xsim'
"xelab -wto fd98c92142eb4c9097ab638cd78247a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_unit_tb_behav xil_defaultlib.mac_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fd98c92142eb4c9097ab638cd78247a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_unit_tb_behav xil_defaultlib.mac_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mac_unit_tb_behav -key {Behavioral:sim_1:Functional:mac_unit_tb} -tclbatch {mac_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mac_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit.srcs/sim_1/new/mac_unit_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mac_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1732.473 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/yvvan/Documents/Research/Approximate Computing/mac_unit/mac_unit_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 21:59:16 2022...
