[{"DBLP title": "Image Recognition Accelerator Design Using In-Memory Processing.", "DBLP authors": ["Yeseong Kim", "Mohsen Imani", "Tajana Simunic Rosing"], "year": 2019, "MAG papers": [{"PaperId": 2906038283, "PaperTitle": "image recognition accelerator design using in memory processing", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "A Novel STT-RAM-Based Hybrid Cache for Intermittently Powered Processors in IoT Devices.", "DBLP authors": ["Mimi Xie", "Chen Pan", "Youtao Zhang", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "year": 2019, "MAG papers": [{"PaperId": 2908247298, "PaperTitle": "a novel stt ram based hybrid cache for intermittently powered processors in iot devices", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pittsburgh": 4.0, "city university of hong kong": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Performance Assessment of Emerging Memories Through FPGA Emulation.", "DBLP authors": ["Abhishek Kumar Jain", "G. Scott Lloyd", "Maya B. Gokhale"], "year": 2019, "MAG papers": [{"PaperId": 2899703007, "PaperTitle": "performance assessment of emerging memories through fpga emulation", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"lawrence livermore national laboratory": 3.0}}], "source": "ES"}, {"DBLP title": "CONCEPT: A Column-Oriented Memory Controller for Efficient Memory and PIM Operations in RRAM.", "DBLP authors": ["Nishil Talati", "Heonjae Ha", "Ben Perach", "Ronny Ronen", "Shahar Kvatinsky"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Reshaping Future Computing Systems With Emerging Nonvolatile Memory Technologies.", "DBLP authors": ["Yiran Chen"], "year": 2019, "MAG papers": [{"PaperId": 2919264401, "PaperTitle": "reshaping future computing systems with emerging nonvolatile memory technologies", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Memristive Accelerators for Dense and Sparse Linear Algebra: From Machine Learning to High-Performance Scientific Computing.", "DBLP authors": ["Engin Ipek"], "year": 2019, "MAG papers": [{"PaperId": 2917459236, "PaperTitle": "memristive accelerators for dense and sparse linear algebra from machine learning to high performance scientific computing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "On the Spectre and Meltdown Processor Security Vulnerabilities.", "DBLP authors": ["Mark D. Hill", "Jon Masters", "Parthasarathy Ranganathan", "Paul Turner", "John L. Hennessy"], "year": 2019, "MAG papers": [{"PaperId": 2914399017, "PaperTitle": "on the spectre and meltdown processor security vulnerabilities", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of wisconsin madison": 1.0, "google": 2.0, "stanford university": 1.0, "red hat": 1.0}}], "source": "ES"}, {"DBLP title": "The Hardware Security Behind Azure Sphere.", "DBLP authors": ["Doug Stiles"], "year": 2019, "MAG papers": [{"PaperId": 2913409370, "PaperTitle": "the hardware security behind azure sphere", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Cascade Lake: Next Generation Intel Xeon Scalable Processor.", "DBLP authors": ["Mohamed Arafa", "Bahaa Fahim", "Sailesh Kottapalli", "Akhilesh Kumar", "Lily Pao Looi", "Sreenivas Mandava", "Andy Rudoff", "Ian M. Steiner", "Bob Valentine", "Geetha Vedaraman", "Sujal Vora"], "year": 2019, "MAG papers": [{"PaperId": 2912281309, "PaperTitle": "cascade lake next generation intel xeon scalable processor", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"intel": 11.0}}], "source": "ES"}, {"DBLP title": "Samsung M3 Processor.", "DBLP authors": ["Jeff Rupley", "Brad Burgess", "Brian Grayson", "Gerald D. Zuraski"], "year": 2019, "MAG papers": [{"PaperId": 2912046679, "PaperTitle": "samsung m3 processor", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"samsung": 4.0}}], "source": "ES"}, {"DBLP title": "Will Carbon Nanotube Memory Replace DRAM?", "DBLP authors": ["Bill Gervasi"], "year": 2019, "MAG papers": [{"PaperId": 2911664490, "PaperTitle": "will carbon nanotube memory replace dram", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS.", "DBLP authors": ["Christopher Celio", "Pi-Feng Chiu", "Krste Asanovic", "Borivoje Nikolic", "David A. Patterson"], "year": 2019, "MAG papers": [{"PaperId": 2914985521, "PaperTitle": "broom an open source out of order processor with resilient low voltage operation in 28 nm cmos", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california berkeley": 5.0}}], "source": "ES"}, {"DBLP title": "Top Picks in Computer Architecture from Conferences in 2018.", "DBLP authors": ["Sandhya Dwarkadas"], "year": 2019, "MAG papers": [{"PaperId": 2943942229, "PaperTitle": "top picks in computer architecture from conferences in 2018", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.", "DBLP authors": ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das", "Ravi R. Iyer"], "year": 2019, "MAG papers": [{"PaperId": 2927467875, "PaperTitle": "neural cache bit serial in cache acceleration of deep neural networks", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of michigan": 7.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Inside Project Brainwave's Cloud-Scale, Real-Time AI Processor.", "DBLP authors": ["Jeremy Fowers", "Kalin Ovtcharov", "Michael K. Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "year": 2019, "MAG papers": [{"PaperId": 2944468162, "PaperTitle": "inside project brainwave s cloud scale real time ai processor", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"microsoft": 20.0}}], "source": "ES"}, {"DBLP title": "Darwin: A Genomics Coprocessor.", "DBLP authors": ["Yatish Turakhia", "Gill Bejerano", "William J. Dally"], "year": 2019, "MAG papers": [{"PaperId": 2943994630, "PaperTitle": "darwin a genomics coprocessor", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "A Hardware Accelerator for Tracing Garbage Collection.", "DBLP authors": ["Martin Maas", "Krste Asanovic", "John Kubiatowicz"], "year": 2019, "MAG papers": [{"PaperId": 2940863855, "PaperTitle": "a hardware accelerator for tracing garbage collection", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 2.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Composable Building Blocks to Open Up Processor Design.", "DBLP authors": ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud.", "DBLP authors": ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Howard Katz", "Jonathan Bachrach", "Krste Asanovic"], "year": 2019, "MAG papers": [{"PaperId": 2944282916, "PaperTitle": "firesim fpga accelerated cycle exact scale out system simulation in the public cloud", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california berkeley": 16.0}}], "source": "ES"}, {"DBLP title": "Breaking Virtual Memory Protection and the SGX Ecosystem with Foreshadow.", "DBLP authors": ["Jo Van Bulck", "Marina Minkin", "Ofir Weisse", "Daniel Genkin", "Baris Kasikci", "Frank Piessens", "Mark Silberstein", "Thomas F. Wenisch", "Yuval Yarom", "Raoul Strackx"], "year": 2019, "MAG papers": [{"PaperId": 2943860641, "PaperTitle": "breaking virtual memory protection and the sgx ecosystem with foreshadow", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"katholieke universiteit leuven": 3.0, "university of michigan": 5.0, "technion israel institute of technology": 1.0, "university of adelaide": 1.0}}], "source": "ES"}, {"DBLP title": "Context-Sensitive Decoding: On-Demand Microcode Customization for Security and Energy Management.", "DBLP authors": ["Mohammadkazem Taram", "Ashish Venkat", "Dean M. Tullsen"], "year": 2019, "MAG papers": [{"PaperId": 2944254022, "PaperTitle": "context sensitive decoding on demand microcode customization for security and energy management", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california": 2.0, "university of virginia": 1.0}}], "source": "ES"}, {"DBLP title": "Security Verification via Automatic Hardware-Aware Exploit Synthesis: The CheckMate Approach.", "DBLP authors": ["Caroline Trippel", "Daniel Lustig", "Margaret Martonosi"], "year": 2019, "MAG papers": [{"PaperId": 2944138723, "PaperTitle": "security verification via automatic hardware aware exploit synthesis the checkmate approach", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"princeton university": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Language Support for Memory Persistency.", "DBLP authors": ["Aasheesh Kolli", "Vaibhav Gogte", "Ali G. Saidi", "Stephan Diestelhorst", "William Wang", "Peter M. Chen", "Satish Narayanasamy", "Thomas F. Wenisch"], "year": 2019, "MAG papers": [{"PaperId": 2937339557, "PaperTitle": "language support for memory persistency", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"amazon com": 1.0, "university of michigan": 4.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Nonblocking DRAM Refresh.", "DBLP authors": ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"], "year": 2019, "MAG papers": [{"PaperId": 2924367614, "PaperTitle": "nonblocking dram refresh", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"virginia tech": 2.0, "university of california san diego": 1.0, "advanced micro devices": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom.", "DBLP authors": ["Aniruddh Ramrakhyani", "Paul V. Gratz", "Tushar Krishna"], "year": 2019, "MAG papers": [{"PaperId": 2944244151, "PaperTitle": "synchronized progress in interconnection networks spin a new theory for deadlock freedom", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 2.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging Cache Management Hardware for Practical Defense Against Cache Timing Channel Attacks.", "DBLP authors": ["Fan Yao", "Hongyu Fang", "Milos Doroslovacki", "Guru Venkataramani"], "year": 2019, "MAG papers": [{"PaperId": 2948169647, "PaperTitle": "leveraging cache management hardware for practical defense against cache timing channel attacks", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"george washington university": 3.0, "university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "Toward Postquantum Security for Embedded Cores.", "DBLP authors": ["Rafael Misoczki", "Sean Gulley", "Vinodh Gopal", "Martin G. Dixon", "Hrvoje Vrsalovic", "Wajdi K. Feghali"], "year": 2019, "MAG papers": [{"PaperId": 2963882934, "PaperTitle": "toward postquantum security for embedded cores", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "Energy-Secure System Architectures (ESSA): A Workshop Report.", "DBLP authors": ["Pradip Bose", "Saibal Mukhopadhyay"], "year": 2019, "MAG papers": [{"PaperId": 2962848165, "PaperTitle": "energy secure system architectures essa a workshop report", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "FinalFilter: Asserting Security Properties of a Processor at Runtime.", "DBLP authors": ["Cynthia Sturton", "Matthew Hicks", "Samuel T. King", "Jonathan M. Smith"], "year": 2019, "MAG papers": [{"PaperId": 2963578805, "PaperTitle": "finalfilter asserting security properties of a processor at runtime", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"virginia tech": 1.0, "university of pennsylvania": 1.0, "university of north carolina at chapel hill": 1.0, "university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "RASSA: Resistive Prealignment Accelerator for Approximate DNA Long Read Mapping.", "DBLP authors": ["Roman Kaplan", "Leonid Yavits", "Ran Ginosar"], "year": 2019, "MAG papers": [{"PaperId": 2952956051, "PaperTitle": "rassa resistive prealignment accelerator for approximate dna long read mapping", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "The Queuing-First Approach for Tail Management of Interactive Services.", "DBLP authors": ["Amirhossein Mirhosseini", "Thomas F. Wenisch"], "year": 2019, "MAG papers": [{"PaperId": 2963240626, "PaperTitle": "the queuing first approach for tail management of interactive services", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "A Hardware-Software Blueprint for Flexible Deep Learning Specialization.", "DBLP authors": ["Thierry Moreau", "Tianqi Chen", "Luis Vega", "Jared Roesch", "Eddie Q. Yan", "Lianmin Zheng", "Josh Fromm", "Ziheng Jiang", "Luis Ceze", "Carlos Guestrin", "Arvind Krishnamurthy"], "year": 2019, "MAG papers": [{"PaperId": 2963114857, "PaperTitle": "a hardware software blueprint for flexible deep learning specialization", "Year": 2019, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of washington": 10.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "Argus: An End-to-End Framework for Accelerating CNNs on FPGAs.", "DBLP authors": ["Yongming Shen", "Tianchu Ji", "Michael Ferdman", "Peter A. Milder"], "year": 2019, "MAG papers": [{"PaperId": 2960235107, "PaperTitle": "argus an end to end framework for accelerating cnns on fpgas", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stony brook university": 4.0}}], "source": "ES"}, {"DBLP title": "Accelerating Image-Sensor-Based Deep Learning Applications.", "DBLP authors": ["Mostafa Mahmoud", "Dylan Malone Stuart", "Zissis Poulos", "Alberto Delmas Lascorz", "Patrick Judd", "Sayeh Sharify", "Milos Nikolic", "Kevin Siu", "Isak Edo Vivancos", "Jorge Albericio", "Andreas Moshovos"], "year": 2019, "MAG papers": [{"PaperId": 2965879439, "PaperTitle": "accelerating image sensor based deep learning applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 9.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "CGPA: Coarse-Grained Pruning of Activations for Energy-Efficient RNN Inference.", "DBLP authors": ["Marc Riera", "Jos\u00e9-Mar\u00eda Arnau", "Antonio Gonz\u00e1lez"], "year": 2019, "MAG papers": [{"PaperId": 2963316143, "PaperTitle": "cgpa coarse grained pruning of activations for energy efficient rnn inference", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "ERIDANUS: Efficiently Running Inference of DNNs Using Systolic Arrays.", "DBLP authors": ["Bahar Asgari", "Ramyad Hadidi", "Hyesoon Kim", "Sudhakar Yalamanchili"], "year": 2019, "MAG papers": [{"PaperId": 2962780877, "PaperTitle": "eridanus efficiently running inference of dnns using systolic arrays", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Analog Neural Networks With Deep-Submicrometer Nonlinear Synapses.", "DBLP authors": ["Ahmet Caner Yuzuguler", "Firat Celik", "Mario Drumond", "Babak Falsafi", "Pascal Frossard"], "year": 2019, "MAG papers": [{"PaperId": 2963403878, "PaperTitle": "analog neural networks with deep submicrometer nonlinear synapses", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Programmable Mixed-Signal Accelerator for Machine Learning Algorithms.", "DBLP authors": ["Mingu Kang", "Prakalp Srivastava", "Vikram S. Adve", "Nam Sung Kim", "Naresh R. Shanbhag"], "year": 2019, "MAG papers": [{"PaperId": 2963711644, "PaperTitle": "an energy efficient programmable mixed signal accelerator for machine learning algorithms", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 4.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "SSDStreamer: Specializing I/O Stack for Large-Scale Machine Learning.", "DBLP authors": ["Jonghyun Bae", "Hakbeom Jang", "Jeonghun Gong", "Wenjing Jin", "Shine Kim", "Jaeyoung Jang", "Tae Jun Ham", "Jinkyu Jeong", "Jae W. Lee"], "year": 2019, "MAG papers": [{"PaperId": 2963983169, "PaperTitle": "ssdstreamer specializing i o stack for large scale machine learning", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 6.0, "sungkyunkwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A Disaggregated Memory System for Deep Learning.", "DBLP authors": ["Youngeun Kwon", "Minsoo Rhu"], "year": 2019, "MAG papers": [{"PaperId": 2962958870, "PaperTitle": "a disaggregated memory system for deep learning", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing Multi-GPU Parallelization Strategies for Deep Learning Training.", "DBLP authors": ["Saptadeep Pal", "Eiman Ebrahimi", "Arslan Zulfiqar", "Yaosheng Fu", "Victor Zhang", "Szymon Migacz", "David W. Nellans", "Puneet Gupta"], "year": 2019, "MAG papers": [{"PaperId": 2969766737, "PaperTitle": "optimizing multi gpu parallelization strategies for deep learning training", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"nvidia": 6.0, "university of california": 2.0}}, {"PaperId": 2966831047, "PaperTitle": "optimizing multi gpu parallelization strategies for deep learning training", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california": 2.0, "nvidia": 6.0}}], "source": "ES"}, {"DBLP title": "DeepTools: Compiler and Execution Runtime Extensions for RaPiD AI Accelerator.", "DBLP authors": ["Swagath Venkataramani", "Jungwook Choi", "Vijayalakshmi Srinivasan", "Wei Wang", "Jintao Zhang", "Marcel Schaal", "Mauricio J. Serrano", "Kazuaki Ishizaki", "Hiroshi Inoue", "Eri Ogawa", "Moriyoshi Ohara", "Leland Chang", "Kailash Gopalakrishnan"], "year": 2019, "MAG papers": [{"PaperId": 2981680926, "PaperTitle": "deeptools compiler and execution runtime extensions for rapid ai accelerator", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 13.0}}], "source": "ES"}, {"DBLP title": "Reflections and Research Advice Upon Receiving the 2019 Eckert-Mauchly Award.", "DBLP authors": ["Mark D. Hill"], "year": 2019, "MAG papers": [{"PaperId": 2973411697, "PaperTitle": "reflections and research advice upon receiving the 2019 eckert mauchly award", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Back-End-of-Line Compatible Transistors for Monolithic 3-D Integration.", "DBLP authors": ["Suman Datta", "Sourav Dutta", "Benjamin Grisafe", "Jeff Smith", "Srivatsa Srinivasa", "Huacheng Ye"], "year": 2019, "MAG papers": [{"PaperId": 2985830373, "PaperTitle": "back end of line compatible transistors for monolithic 3 d integration", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of notre dame": 5.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Monolithic 3-D Integration.", "DBLP authors": ["Mindy D. Bishop", "H.-S. Philip Wong", "Subhasish Mitra", "Max M. Shulaker"], "year": 2019, "MAG papers": [{"PaperId": 2984216160, "PaperTitle": "monolithic 3 d integration", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"massachusetts institute of technology": 2.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Recent Advances in Compute-in-Memory Support for SRAM Using Monolithic 3-D Integration.", "DBLP authors": ["Zhixiao Zhang", "Xin Si", "Srivatsa Srinivasa", "Akshay Krishna Ramanathan", "Meng-Fan Chang"], "year": 2019, "MAG papers": [{"PaperId": 2989553839, "PaperTitle": "recent advances in compute in memory support for sram using monolithic 3 d integration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 3.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "A Logic-on-Memory Processor-System Design With Monolithic 3-D Technology.", "DBLP authors": ["Sai Pentapati", "Lingjun Zhu", "Lennart Bamberg", "Da Eun Shim", "Alberto Garc\u00eda Ortiz", "Sung Kyu Lim"], "year": 2019, "MAG papers": [{"PaperId": 2975233968, "PaperTitle": "a logic on memory processor system design with monolithic 3 d technology", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 4.0, "university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Network-on-Chip Design Guidelines for Monolithic 3-D Integration.", "DBLP authors": ["Itir Akgun", "Dylan C. Stow", "Yuan Xie"], "year": 2019, "MAG papers": [{"PaperId": 2971029583, "PaperTitle": "network on chip design guidelines for monolithic 3 d integration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Monolithically Integrated RRAM- and CMOS-Based In-Memory Computing Optimizations for Efficient Deep Learning.", "DBLP authors": ["Shihui Yin", "Jae-sun Seo", "Yulhwa Kim", "Xu Han", "Hugh J. Barnaby", "Shimeng Yu", "Yandong Luo", "Wangxin He", "Xiaoyu Sun", "Jae-Joon Kim"], "year": 2019, "MAG papers": [{"PaperId": 2983750276, "PaperTitle": "monolithically integrated rram and cmos based in memory computing optimizations for efficient deep learning", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"georgia institute of technology": 3.0, "pohang university of science and technology": 2.0, "arizona state university": 5.0}}], "source": "ES"}, {"DBLP title": "MEMTI: Optimizing On-Chip Nonvolatile Storage for Visual Multitask Inference at the Edge.", "DBLP authors": ["Marco Donato", "Lillian Pentecost", "David Brooks", "Gu-Yeon Wei"], "year": 2019, "MAG papers": [{"PaperId": 2977250065, "PaperTitle": "memti optimizing on chip nonvolatile storage for visual multitask inference at the edge", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"harvard university": 4.0}}], "source": "ES"}]