===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.1238 seconds

   ---User Time---   ---Wall Time---  --- Name ---
   1.4069 ( 47.5%)     1.0832 ( 51.0%)  'firrtl.circuit' Pipeline
   0.8120 ( 27.4%)     0.8120 ( 38.2%)    LowerFIRRTLTypes
   0.5949 ( 20.1%)     0.2712 ( 12.8%)    'firrtl.module' Pipeline
   0.1161 (  3.9%)     0.0542 (  2.6%)      CSE
   0.0039 (  0.1%)     0.0014 (  0.1%)        (A) DominanceInfo
   0.4787 ( 16.1%)     0.2170 ( 10.2%)      SimpleCanonicalizer
   0.2729 (  9.2%)     0.2729 ( 12.9%)  LowerFIRRTLToRTL
   0.0815 (  2.7%)     0.0815 (  3.8%)  RTLMemSimImpl
   0.9929 ( 33.5%)     0.5112 ( 24.1%)  'rtl.module' Pipeline
   0.0818 (  2.8%)     0.0499 (  2.3%)    RTLCleanup
   0.2113 (  7.1%)     0.1098 (  5.2%)    CSE
   0.0077 (  0.3%)     0.0048 (  0.2%)      (A) DominanceInfo
   0.6998 ( 23.6%)     0.3515 ( 16.6%)    SimpleCanonicalizer
   0.1357 (  4.6%)     0.1357 (  6.4%)  RTLLegalizeNames
   0.0749 (  2.5%)     0.0393 (  1.8%)  'rtl.module' Pipeline
   0.0749 (  2.5%)     0.0393 (  1.8%)    PrettifyVerilog
   2.9647 (100.0%)     2.1238 (100.0%)  Total

{
  totalTime: 3.1,
  maxMemory: 94818304
}
