Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Zoom.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Zoom.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Zoom"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : Zoom
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Shared.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package <FUNCTIONS>.
Parsing package body <FUNCTIONS>.
Parsing VHDL file "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd" into library work
Parsing entity <Zoom>.
Parsing architecture <Behavioral> of entity <zoom>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Zoom> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Zoom>.
    Related source file is "D:\Vincent\Mandelbrot\src_vhd\Zoom.vhd".
        ystartini = "11110000000000000000000000000000"
    Found 32-bit register for signal <y_start>.
    Found 32-bit register for signal <step>.
    Found 32-bit register for signal <x_start>.
    Found 32-bit adder for signal <s_xstart[31]_GND_6_o_add_1_OUT> created at line 39.
    Found 32-bit adder for signal <s_ystart[31]_GND_6_o_add_3_OUT> created at line 40.
    Found 32-bit adder for signal <s_ystart[31]_s_step[24]_add_4_OUT> created at line 48.
    Found 32-bit adder for signal <s_xstart[31]_s_step[24]_add_12_OUT> created at line 59.
    Found 32-bit subtractor for signal <s_ystart[31]_s_step[24]_sub_6_OUT<31:0>> created at line 50.
    Found 32-bit subtractor for signal <s_xstart[31]_s_step[24]_sub_12_OUT<31:0>> created at line 56.
    Found 31x31-bit multiplier for signal <n0030> created at line 42.
    Found 31x30-bit multiplier for signal <n0032> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Zoom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 31x30-bit multiplier                                  : 1
 31x31-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 2
# Registers                                            : 3
 32-bit register                                       : 3
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Zoom>.
The following registers are absorbed into accumulator <s_xstart>: 1 register on signal <s_xstart>.
The following registers are absorbed into accumulator <s_ystart>: 1 register on signal <s_ystart>.
Unit <Zoom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 31x30-bit multiplier                                  : 1
 31x31-bit multiplier                                  : 1
# Accumulators                                         : 2
 32-bit updown accumulator                             : 2
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <s_step_31> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_30> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_29> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_28> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_27> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_26> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_25> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_24> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_23> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_22> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_step_21> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Zoom> ...
WARNING:Xst:1710 - FF/Latch <s_ystart_0> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_1> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_2> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_3> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_6> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_4> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_ystart_5> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_xstart_0> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_xstart_1> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_xstart_2> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_xstart_3> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_xstart_4> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_xstart_5> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_xstart_6> (without init value) has a constant value of 0 in block <Zoom>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Zoom, actual ratio is 0.
FlipFlop s_step_20 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Zoom.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 181
#      GND                         : 1
#      LUT1                        : 7
#      LUT2                        : 8
#      LUT4                        : 12
#      LUT5                        : 40
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 72
#      FDCE                        : 58
#      FDPE                        : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 103
#      IBUF                        : 7
#      OBUF                        : 96
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  126800     0%  
 Number of Slice LUTs:                   67  out of  63400     0%  
    Number used as Logic:                67  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:      17  out of     88    19%  
   Number with an unused LUT:            21  out of     88    23%  
   Number of fully used LUT-FF pairs:    50  out of     88    56%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    210    49%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      4  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 72    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 8.665ns (Maximum Frequency: 115.413MHz)
   Minimum input arrival time before clock: 2.852ns
   Maximum output required time after clock: 0.910ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 8.665ns (frequency: 115.413MHz)
  Total number of paths / destination ports: 560500 / 70
-------------------------------------------------------------------------
Delay:               8.665ns (Levels of Logic = 27)
  Source:            s_step_19 (FF)
  Destination:       s_ystart_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: s_step_19 to s_ystart_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.478   0.432  s_step_19 (s_step_19)
     DSP48E1:A17->PCOUT47    1   4.036   0.000  Mmult_n0030 (Mmult_n0030_PCOUT_to_Mmult_n00301_PCIN_47)
     DSP48E1:PCIN47->P11    1   1.518   0.421  Mmult_n00301 (n0030<28>)
     LUT5:I4->O            1   0.124   0.000  Maccum_s_xstart_lut<8> (Maccum_s_xstart_lut<8>)
     MUXCY:S->O            1   0.472   0.000  Maccum_s_xstart_cy<8> (Maccum_s_xstart_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<9> (Maccum_s_xstart_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<10> (Maccum_s_xstart_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<11> (Maccum_s_xstart_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<12> (Maccum_s_xstart_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<13> (Maccum_s_xstart_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<14> (Maccum_s_xstart_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<15> (Maccum_s_xstart_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<16> (Maccum_s_xstart_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<17> (Maccum_s_xstart_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<18> (Maccum_s_xstart_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<19> (Maccum_s_xstart_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<20> (Maccum_s_xstart_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<21> (Maccum_s_xstart_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<22> (Maccum_s_xstart_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<23> (Maccum_s_xstart_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<24> (Maccum_s_xstart_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<25> (Maccum_s_xstart_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<26> (Maccum_s_xstart_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<27> (Maccum_s_xstart_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<28> (Maccum_s_xstart_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_xstart_cy<29> (Maccum_s_xstart_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  Maccum_s_xstart_cy<30> (Maccum_s_xstart_cy<30>)
     XORCY:CI->O           1   0.510   0.000  Maccum_s_xstart_xor<31> (Result<31>1)
     FDPE:D                    0.030          s_xstart_31
    ----------------------------------------
    Total                      8.665ns (7.812ns logic, 0.853ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2216 / 194
-------------------------------------------------------------------------
Offset:              2.852ns (Levels of Logic = 26)
  Source:            bup (PAD)
  Destination:       s_ystart_31 (FF)
  Destination Clock: clock rising

  Data Path: bup to s_ystart_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.001   1.072  bup_IBUF (bup_IBUF)
     LUT5:I0->O            1   0.124   0.000  Maccum_s_ystart_lut<8> (Maccum_s_ystart_lut<8>)
     MUXCY:S->O            1   0.472   0.000  Maccum_s_ystart_cy<8> (Maccum_s_ystart_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<9> (Maccum_s_ystart_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<10> (Maccum_s_ystart_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<11> (Maccum_s_ystart_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<12> (Maccum_s_ystart_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<13> (Maccum_s_ystart_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<14> (Maccum_s_ystart_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<15> (Maccum_s_ystart_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<16> (Maccum_s_ystart_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<17> (Maccum_s_ystart_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<18> (Maccum_s_ystart_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<19> (Maccum_s_ystart_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<20> (Maccum_s_ystart_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<21> (Maccum_s_ystart_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<22> (Maccum_s_ystart_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<23> (Maccum_s_ystart_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<24> (Maccum_s_ystart_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<25> (Maccum_s_ystart_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<26> (Maccum_s_ystart_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<27> (Maccum_s_ystart_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<28> (Maccum_s_ystart_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  Maccum_s_ystart_cy<29> (Maccum_s_ystart_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  Maccum_s_ystart_cy<30> (Maccum_s_ystart_cy<30>)
     XORCY:CI->O           1   0.510   0.000  Maccum_s_ystart_xor<31> (Result<31>)
     FDPE:D                    0.030          s_ystart_31
    ----------------------------------------
    Total                      2.852ns (1.780ns logic, 1.072ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 71 / 71
-------------------------------------------------------------------------
Offset:              0.910ns (Levels of Logic = 1)
  Source:            s_step_19 (FF)
  Destination:       step<19> (PAD)
  Source Clock:      clock rising

  Data Path: s_step_19 to step<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.478   0.432  s_step_19 (s_step_19)
     OBUF:I->O                 0.000          step_19_OBUF (step<19>)
    ----------------------------------------
    Total                      0.910ns (0.478ns logic, 0.432ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    8.665|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.95 secs
 
--> 

Total memory usage is 418628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    1 (   0 filtered)

