Running test EROAA24
Started test at local date and time Mon Apr 25 09:54:39 2016
This module is assigned to Jason. An email will be sent to him/her at: zxz4297@rit.edu

Current tester: Siddharth (username: sxr4316)

-----------------------------------------------------------------------------
Current git version: fdf6c965eb6df70b980176c05d9210c1af5c712b
 
Starting RTL simulation.


RTL simulation script has completed.


-----------------------------------------------------------------------------

Found error in rtl simulation. Check the logs.

Ended test at local date and time Mon Apr 25 09:56:01 2016

-----------------------------------------------------------------------------


Reading tests that have been done from database:
Adam did test EHOMM40 starting at Mon Apr 18 00:25:41 2016 and it passed.
Adam did test EHOMM40 starting at Mon Apr 18 10:45:32 2016 and it passed.
Adam did test EHOMM40 starting at Tue Apr 19 15:09:21 2016 and it passed.
Adam did test EHOMM16 starting at Tue Apr 19 22:57:08 2016 and it passed.
Siddharth did test EROMM40 starting at Wed Apr 20 10:06:24 2016 and it failed.
Adam did test EROMM40 starting at Wed Apr 20 10:17:11 2016 and it passed.
Dave did test EHOMM40 starting at Wed Apr 20 09:31:08 2016 and it passed.
Adam did test EHOMM40 starting at Wed Apr 20 10:02:29 2016 and it passed.
Adam did test EHNMM32 starting at Tue Apr 19 22:56:41 2016 and it passed.
Siddharth did test EROMM40 starting at Fri Apr 22 07:04:48 2016 and it failed.
Siddharth did test EROMM40 starting at Fri Apr 22 07:57:12 2016 and it failed.
Kartik did test DROMA32 starting at Fri Apr 22 09:13:50 2016 and it failed.
Kartik did test DROMA32 starting at Fri Apr 22 09:19:35 2016 and it failed.
Surya did test EHNMM24 starting at Fri Apr 22 09:53:32 2016 and it failed.
Surya did test EHNMM24 starting at Fri Apr 22 10:02:37 2016 and it failed.
Surya did test EHNMM24 starting at Fri Apr 22 10:06:00 2016 and it failed.
Surya did test EHNMM24 starting at Fri Apr 22 10:06:22 2016 and it failed.
Swathika did test EHNAA32 starting at Sat Apr 23 03:04:41 2016 and it failed.
Surya did test EHNMM24 starting at Fri Apr 22 10:16:42 2016 and it failed.
Jason did test EROAA24 starting at Sat Apr 23 16:21:37 2016 and it failed.
Surya did test EHOMM16 starting at Sat Apr 23 12:37:17 2016 and it failed.
Surya did test EHNMM40 starting at Sun Apr 24 15:17:20 2016 and it failed.
Anurag did test EROMM16 starting at Mon Apr 25 09:28:23 2016 and it failed.
Siddharth did test EROMM40 starting at Mon Apr 25 09:50:27 2016 and it failed.
Jason did test EROAA24 starting at Mon Apr 25 09:52:04 2016 and it passed.
Siddharth did test EROAA24 starting at Mon Apr 25 09:54:39 2016 and it failed.

-----------------------------------------------------------------------------
RTL SIMULATION LOG CONTENTS:

ncverilog(64): 14.10-s032: (c) Copyright 1995-2015 Cadence Design Systems, Inc.

TOOL:	ncverilog	14.10-s032: Started on Apr 25, 2016 at 09:54:43 EDT

ncverilog

	+ncaccess+r

	+ncvpicompat+1364v1995

	+nowarnTFNPC

	+nowarnIWFA

	+nowarnSVTL

	+nowarnSDFNCAP

	-run

	+ncrun

	-f etc/enc.vec.rtl.f

		+nowarnTFNPC

		+nowarnIWFA

		+nowarnSVTL

		src/timescale.v

		src/enc_vec_test.v

		src/tb_uart.v

		src/dumpvcd.v

		src/main_mem.v

		src/enc.v

		-y

		../a25_core/src/

		../generic_sram_byte_en/src/generic_sram_byte_en.v

		../generic_sram_line_en/src/generic_sram_line_en.v

		../wishbone_arbiter/src/wishbone_arbiter.v

		../boot_mem128/src/boot_mem128.v

		../APRSC/src/APRSC.v

		../uart/src/uart.v

		../TDMI/src/TDMI.v

		../test_module/src/test_module.v

		../timer_module/src/timer_module.v

		../interrupt_controller/src/interrupt_controller.v

		../TDMO/src/TDMO.v

		../CFG_INT/src/CFG_INT.v

		../CLK_GEN/src/CLK_GEN.v

		../ADDB/src/ADDB.v

		../ADDC/src/ADDC.v

		../DELAY/src/DELAY.v

		../FMULT_ACCUM/src/FMULT_ACCUM.v

		../FLOATA/src/FLOATA.v

		../FLOATB/src/FLOATB.v

		../LIMC/src/LIMC.v

		../LIMD/src/LIMD.v

		../TRIGB/src/TRIGB.v

		../UPA1/src/UPA1.v

		../UPA2/src/UPA2.v

		../UPB/src/UPB.v

		../XOR/src/XOR.v

		../FMULT/src/FMULT.v

		../ACCUM/src/ACCUM.v

		-v

		/classes/ee620/maieee/lib/synopsys/SAED_EDK32-28nm/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v

		+libext+.v

		+librescan

	-input

	etc/dumpsaif.tcl

file: src/timescale.v

file: src/enc_vec_test.v

	module worklib.test:v

		errors: 0, warnings: 0

file: src/tb_uart.v

	module worklib.tb_uart:v

		errors: 0, warnings: 0

file: src/dumpvcd.v

	module worklib.dumpvcd:v

		errors: 0, warnings: 0

file: src/main_mem.v

	module worklib.main_mem:v

		errors: 0, warnings: 0

file: src/enc.v

	module worklib.enc:v

		errors: 0, warnings: 0

file: ../generic_sram_byte_en/src/generic_sram_byte_en.v

	module worklib.generic_sram_byte_en:v

		errors: 0, warnings: 0

file: ../generic_sram_line_en/src/generic_sram_line_en.v

	module worklib.generic_sram_line_en:v

		errors: 0, warnings: 0

file: ../wishbone_arbiter/src/wishbone_arbiter.v

	module worklib.wishbone_arbiter:v

		errors: 0, warnings: 0

file: ../boot_mem128/src/boot_mem128.v

	module worklib.boot_mem128:v

		errors: 0, warnings: 0

file: ../APRSC/src/APRSC.v

	module worklib.APRSC:v

		errors: 0, warnings: 0

file: ../uart/src/uart.v

	module worklib.uart:v

		errors: 0, warnings: 0

file: ../TDMI/src/TDMI.v

	module worklib.TDMI:v

		errors: 0, warnings: 0

file: ../test_module/src/test_module.v

	module worklib.test_module:v

		errors: 0, warnings: 0

file: ../timer_module/src/timer_module.v

	module worklib.timer_module:v

		errors: 0, warnings: 0

file: ../interrupt_controller/src/interrupt_controller.v

	module worklib.interrupt_controller:v

		errors: 0, warnings: 0

file: ../TDMO/src/TDMO.v

	module worklib.TDMO:v

		errors: 0, warnings: 0

file: ../CFG_INT/src/CFG_INT.v

	module worklib.CFG_INT:v

		errors: 0, warnings: 0

file: ../CLK_GEN/src/CLK_GEN.v

	module worklib.CLK_GEN:v

		errors: 0, warnings: 0

file: ../ADDB/src/ADDB.v

	module worklib.ADDB:v

		errors: 0, warnings: 0

file: ../ADDC/src/ADDC.v

	module worklib.ADDC:v

		errors: 0, warnings: 0

file: ../DELAY/src/DELAY.v

	module worklib.DELAY:v

		errors: 0, warnings: 0

file: ../FMULT_ACCUM/src/FMULT_ACCUM.v

	module worklib.FMULT_ACCUM:v

		errors: 0, warnings: 0

file: ../FLOATA/src/FLOATA.v

	module worklib.FLOATA:v

		errors: 0, warnings: 0

file: ../FLOATB/src/FLOATB.v

	module worklib.FLOATB:v

		errors: 0, warnings: 0

file: ../LIMC/src/LIMC.v

	module worklib.LIMC:v

		errors: 0, warnings: 0

file: ../LIMD/src/LIMD.v

	module worklib.LIMD:v

		errors: 0, warnings: 0

file: ../TRIGB/src/TRIGB.v

	module worklib.TRIGB:v

		errors: 0, warnings: 0

file: ../UPA1/src/UPA1.v

	module worklib.UPA1:v

		errors: 0, warnings: 0

file: ../UPA2/src/UPA2.v

	module worklib.UPA2:v

		errors: 0, warnings: 0

file: ../UPB/src/UPB.v

	module worklib.UPB:v

		errors: 0, warnings: 0

file: ../XOR/src/XOR.v

	module worklib.XOR:v

		errors: 0, warnings: 0

file: ../FMULT/src/FMULT.v

	module worklib.FMULT:v

		errors: 0, warnings: 0

file: ../ACCUM/src/ACCUM.v

	module worklib.ACCUM:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_core.v

	module src.a25_core:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_fetch.v

	module src.a25_fetch:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_decode.v

	module src.a25_decode:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_execute.v

	module src.a25_execute:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_mem.v

	module src.a25_mem:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_write_back.v

	module src.a25_write_back:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_wishbone.v

	module src.a25_wishbone:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_coprocessor.v

	module src.a25_coprocessor:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_icache.v

	module src.a25_icache:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_decompile.v

	module src.a25_decompile:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_barrel_shift.v

	module src.a25_barrel_shift:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_alu.v

	module src.a25_alu:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_multiply.v

	module src.a25_multiply:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_register_bank.v

	module src.a25_register_bank:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_dcache.v

	module src.a25_dcache:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_wishbone_buf.v

	module src.a25_wishbone_buf:v

		errors: 0, warnings: 0

file: ../a25_core/src//a25_shifter.v

	module src.a25_shifter:v

		errors: 0, warnings: 0

file: /classes/ee620/maieee/lib/synopsys/SAED_EDK32-28nm/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v

	module saed32nm.CLKBUFX4:v

		errors: 0, warnings: 0

	module saed32nm.CLKINVX4:v

		errors: 0, warnings: 0

		Caching library 'saed32nm' ....... Done

		Caching library 'worklib' ....... Done

		Caching library 'src' ....... Done

	Elaborating the design hierarchy:

	u_mem (

	    |

ncelab: *W,CUVWSI (../boot_mem128/src/boot_mem128.v,174|5): 5 input ports were not connected:

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,61): scan_in0

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,62): scan_in1

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,63): scan_in2

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,64): scan_in3

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,65): scan_in4



	u_tag (

	    |

ncelab: *W,CUVWSI (../a25_core/src/a25_icache.v,426|5): 5 input ports were not connected:

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,60): scan_in0

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,61): scan_in1

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,62): scan_in2

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,63): scan_in3

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,64): scan_in4



	u_data (

	     |

ncelab: *W,CUVWSI (../a25_core/src/a25_icache.v,441|6): 5 input ports were not connected:

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,61): scan_in0

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,62): scan_in1

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,63): scan_in2

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,64): scan_in3

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,65): scan_in4



	u_tag (

	    |

ncelab: *W,CUVWSI (../a25_core/src/a25_dcache.v,605|5): 5 input ports were not connected:

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,60): scan_in0

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,61): scan_in1

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,62): scan_in2

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,63): scan_in3

ncelab: (../generic_sram_line_en/src/generic_sram_line_en.v,64): scan_in4



	u_data (

	     |

ncelab: *W,CUVWSI (../a25_core/src/a25_dcache.v,620|6): 5 input ports were not connected:

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,61): scan_in0

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,62): scan_in1

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,63): scan_in2

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,64): scan_in3

ncelab: (../generic_sram_byte_en/src/generic_sram_byte_en.v,65): scan_in4



	Building instance overlay tables: .................... Done

	Generating native compiled code:

		src.a25_alu:v <0x341649ed>

			streams:  11, words:  4762

		src.a25_barrel_shift:v <0x3dfcd8ae>

			streams:   6, words:  1861

		src.a25_coprocessor:v <0x35da6eab>

			streams:  12, words:  4387

		src.a25_core:v <0x75d141d1>

			streams:   5, words:   963

		src.a25_dcache:v <0x2f2d4230>

			streams:  86, words: 49428

		src.a25_decode:v <0x2b0f31e8>

			streams: 109, words: 174730

		src.a25_execute:v <0x5abcd2fa>

			streams:  65, words: 39421

		src.a25_fetch:v <0x66d1f743>

			streams:  21, words:  7125

		src.a25_icache:v <0x621b0481>

			streams:  61, words: 33515

		src.a25_mem:v <0x4ad4063a>

			streams:  40, words: 12880

		src.a25_multiply:v <0x36133714>

			streams:  11, words:  6802

		src.a25_register_bank:v <0x4ab10f89>

			streams:  46, words: 39430

		src.a25_shifter:v <0x0f6828d1>

			streams:   2, words: 57997

		src.a25_shifter:v <0x7d65296c>

			streams:   2, words:  6676

		src.a25_wishbone:v <0x12099765>

			streams:  10, words:  7459

		src.a25_wishbone_buf:v <0x0a23ef32>

			streams:  22, words:  9591

		src.a25_write_back:v <0x3bf6ce6a>

			streams:   5, words:  1577

		worklib.ACCUM:v <0x3f027ef9>

			streams:   2, words:   621

		worklib.ADDB:v <0x2fec5e8e>

			streams:   5, words:  1037

		worklib.ADDC:v <0x45bff265>

			streams:   6, words:  1366

		worklib.APRSC:v <0x7ba137b1>

			streams:  35, words: 14836

		worklib.CFG_INT:v <0x3d5cc76f>

			streams:  30, words: 13168

		worklib.CLK_GEN:v <0x1626d7d0>

			streams:  20, words:  7024

		worklib.DELAY:v <0x385d1197>

			streams:   3, words: 11954

		worklib.DELAY:v <0x561df184>

			streams:   3, words: 11547

		worklib.DELAY:v <0x56c9d3a6>

			streams:   3, words:  6538

		worklib.FLOATA:v <0x34f775c9>

			streams:   5, words:  4190

		worklib.FLOATB:v <0x262bc30b>

			streams:   6, words:  4423

		worklib.FMULT:v <0x6ad6770b>

			streams:   9, words:  5034

		worklib.FMULT_ACCUM:v <0x5a546f6e>

			streams:  13, words: 12998

		worklib.LIMC:v <0x4641663c>

			streams:   1, words:   852

		worklib.LIMD:v <0x58a19dad>

			streams:   1, words:  1064

		worklib.TDMI:v <0x3536d0d9>

			streams:  22, words:  8158

		worklib.TDMO:v <0x5efc59b3>

			streams: 135, words: 55754

		worklib.TRIGB:v <0x69e46e90>

			streams:   1, words:   323

		worklib.UPA1:v <0x05b7379a>

			streams:   6, words:  1441

		worklib.UPA2:v <0x51134f80>

			streams:  13, words:  3117

		worklib.UPB:v <0x3dcdfe2f>

			streams:   9, words:  2418

		worklib.XOR:v <0x5327824d>

			streams:   1, words:   337

		worklib.boot_mem128:v <0x7981a935>

			streams:   9, words:  2431

		worklib.enc:v <0x37548fb6>

			streams:  16, words:  5297

		worklib.generic_sram_byte_en:v <0x0f5020b7>

			streams:   4, words: 283462

		worklib.generic_sram_byte_en:v <0x57616a17>

			streams:   4, words: 158190

		worklib.generic_sram_line_en:v <0x2892e137>

			streams:   4, words: 74613

		worklib.interrupt_controller:v <0x6ed49fd1>

			streams:  24, words: 12570

		worklib.main_mem:v <0x71c004e9>

			streams:  47, words: 17976

		worklib.tb_uart:v <0x373d7641>

			streams:  30, words: 11804

		worklib.test:v <0x6976a44b>

			streams:  83, words: 161950

		worklib.test_module:v <0x26c4fa92>

			streams:  27, words: 13510

		worklib.timer_module:v <0x7729d9f2>

			streams:  24, words: 14684

		worklib.uart:v <0x063989ae>

			streams: 112, words: 60859

		worklib.wishbone_arbiter:v <0x64029325>

			streams:  27, words: 21259

	Building instance specific data structures.

	Loading native compiled code:     .................... Done

	Design hierarchy summary:

		                  Instances  Unique

		Modules:                117      52

		Primitives:              15       2

		Timing outputs:          15       1

		Registers:              973     836

		Scalar wires:           493       -

		Expanded wires:        1696      44

		Vectored wires:         443       -

		Always blocks:          213     156

		Initial blocks:           6       8

		Cont. assignments:      462     663

		Pseudo assignments:      39      33

		Simulation timescale:   1ps

	Writing initial simulation snapshot: worklib.test:v

Loading snapshot worklib.test:v .................... Done

ncsim> source /tools/rhel6/cadence/incisive/current/tools/inca/files/ncsimrc

ncsim> 

ncsim> #

ncsim> # dump switching activity for power analysis

ncsim> #

ncsim> dumpsaif -overwrite -hierarchy -scope test.top -output ./saif/enc_bw.saif

ncsim> run

Load boot memory from ../sw/arm-unknown-eabi/boot-loader-serial/boot-loader-serial.mem

Read in 2080 lines

Core amber25, log file tests.log, timeout 0, test name enc 

Load main memory from ../sw/arm-unknown-eabi/mc_adpcm_soc/enc.mem

Read in 142763 lines

   enc 24    ovr        reset   AA law

Current channel being tested with main vectors is:           9

Other channels being tested with null vectors

Amber Boot Loader v20150406182528

j 0x00008000

                  914779.00ns TESTBENCHERROR: failure found for channel 01 and test number           1, when output data = 00 but should be 04

Simulation complete via $finish(1) at time 914779445 PS + 0

./src/enc_vec_test.v:503 								$finish;

ncsim> exit

TOOL:	ncverilog	14.10-s032: Exiting on Apr 25, 2016 at 09:56:01 EDT  (total: 00:01:18)


-----------------------------------------------------------------------------
