{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565250491274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565250491280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 13:18:11 2019 " "Processing started: Thu Aug 08 13:18:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565250491280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565250491280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fileIO -c fileIO " "Command: quartus_map --read_settings_files=on --write_settings_files=off fileIO -c fileIO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565250491280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1565250491760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fileio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fileio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fileIO-behave " "Found design unit 1: fileIO-behave" {  } { { "fileIO.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileIO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565250504570 ""} { "Info" "ISGN_ENTITY_NAME" "1 fileIO " "Found entity 1: fileIO" {  } { { "fileIO.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileIO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565250504570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565250504570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fileinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fileinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fileinput-behave " "Found design unit 1: fileinput-behave" {  } { { "fileinput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileinput.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565250504572 ""} { "Info" "ISGN_ENTITY_NAME" "1 fileinput " "Found entity 1: fileinput" {  } { { "fileinput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileinput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565250504572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565250504572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fileoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fileoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fileoutput-behave " "Found design unit 1: fileoutput-behave" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565250504574 ""} { "Info" "ISGN_ENTITY_NAME" "1 fileoutput " "Found entity 1: fileoutput" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565250504574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565250504574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fileoutput " "Elaborating entity \"fileoutput\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565250504610 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "m syn_textio_vhdl1993.vhd(213) " "VHDL Variable Declaration warning at syn_textio_vhdl1993.vhd(213): used initial value expression for variable \"m\" because variable was never assigned a value" {  } { { "synopsys/ieee/1993/syn_textio_vhdl1993.vhd" "" { Text "c:/altera/15.0/quartus/libraries/vhdl/synopsys/ieee/1993/syn_textio_vhdl1993.vhd" 213 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1565250504612 "|fileoutput"}
{ "Warning" "WSGN_EMPTY_SHELL" "fileoutput " "Entity \"fileoutput\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1565250504613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565250505219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "No output dependent on input pin \"input\[8\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "No output dependent on input pin \"input\[9\]\"" {  } { { "fileoutput.vhd" "" { Text "E:/\[FYP\]/Blocks/Vhdl_File_IO/fileoutput.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565250505253 "|fileoutput|input[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1565250505253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565250505254 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565250505254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565250505254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565250505279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 13:18:25 2019 " "Processing ended: Thu Aug 08 13:18:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565250505279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565250505279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565250505279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565250505279 ""}
