<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ABGABE LN: CMSIS/device/stm32f078xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ABGABE LN
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f078xx_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f078xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f078xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifndef __STM32F078xx_H</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define __STM32F078xx_H</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">   67</a></span>&#160;<span class="preprocessor">#define __CM0_REV                 0 </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   68</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0 </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   69</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          2 </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   70</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0     </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   86</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/******  Cortex-M0 Processor Exceptions Numbers **************************************************************/</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a>                    = -5,     </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/******  STM32F0 specific Interrupt Numbers ******************************************************************/</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a967ae37c795009f0ccfb5c065ea038f9">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a967ae37c795009f0ccfb5c065ea038f9">VDDIO2_IRQn</a>                 = 1,      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 2,      </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 3,      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a>                = 4,      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>                = 5,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>                = 6,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>               = 7,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a>                    = 8,      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 9,      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a>        = 10,     </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a>    = 11,     </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a>              = 12,     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a>    = 13,     </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 14,     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 15,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 16,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 17,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 18,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a>                  = 19,     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a>                  = 20,     </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>                  = 21,     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>                  = 22,     </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                   = 23,     </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                   = 24,     </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 25,     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 26,     </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 27,     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 28,     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">USART3_4_IRQn</a>               = 29,     </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a>                = 30,     </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>                    = 31      </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm0_8h.html">core_cm0.h</a>&quot;</span>            <span class="comment">/* Cortex-M0 processor and core peripherals */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32f0xx_8h.html">system_stm32f0xx.h</a>&quot;</span>    <span class="comment">/* STM32F0xx System Header */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;          </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;          </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1;        </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;        </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR;         </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;       uint32_t RESERVED1;    </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;       uint32_t RESERVED2;    </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;           </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;       uint32_t RESERVED3;    </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHSELR;       </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;       uint32_t RESERVED4[5]; </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;           </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;          </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR;  </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR; </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR; </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR; </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}<a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR;  </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR; </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR; </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR; </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}<a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1; </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2; </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}<a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              MCR;                 </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              MSR;                 </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              TSR;                 </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF0R;                </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF1R;                </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              IER;                 </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              ESR;                 </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              BTR;                 </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  uint32_t                   RESERVED0[88];       </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  uint32_t                   RESERVED1[12];       </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FMR;                 </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FM1R;                </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  uint32_t                   RESERVED2;           </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FS1R;                </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  uint32_t                   RESERVED3;           </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FFA1R;               </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  uint32_t                   RESERVED4;           </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FA1R;                </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  uint32_t                   RESERVED5[8];        </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}<a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;         </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR;         </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR;         </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;          </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;          </div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}<a class="code" href="struct_c_e_c___type_def.html">CEC_TypeDef</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;{</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR;         </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;} <a class="code" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;         </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;} <a class="code" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;{</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;         </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}<a class="code" href="struct_c_o_m_p1__2___type_def.html">COMP1_2_TypeDef</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;          </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;         </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  uint8_t       RESERVED0;   </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  uint16_t      RESERVED1;   </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  uint32_t      RESERVED2;   </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INIT;        </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL;         </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;{</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;     </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;   </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;    </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;    </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;}<a class="code" href="struct_c_r_s___type_def.html">CRS_TypeDef</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;      </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;      </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;      </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;       </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;      </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;      </div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;       </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;      </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;      </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;       </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;         </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;         </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;           </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;{</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;       </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZ;       </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ;       </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;{</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;          </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR;        </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR;         </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR;         </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;{</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;          </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;         </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;          </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;          </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;         </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;         </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;        </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;           </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;          </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;         </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;      </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;           </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;           </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED;     </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OBR;          </div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR;         </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDP;          </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USER;         </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATA0;        </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DATA1;        </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP0;         </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP1;         </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP2;         </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP3;         </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;{</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;        </div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER;       </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;      </div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;        </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;          </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;          </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;         </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;         </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;          </div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;{</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1;       </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;       uint32_t RESERVED;    </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];   </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;       </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;{</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;          </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;          </div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;     </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;     </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR;  </div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMEOUTR; </div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;      </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;      </div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PECR;     </div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR;     </div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR;     </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;{</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;   </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;   </div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;  </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WINR; </div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;  </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;       </div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;        </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;   </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;   </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR;     </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;    </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;    </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;       </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;        </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBRSTR;    </div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;      </div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR3;      </div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;{</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;         </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;        </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER;       </div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR;       </div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;       uint32_t RESERVED1;  </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR;     </div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;       uint32_t RESERVED2;  </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR;        </div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR;        </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR;     </div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR;       </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR;       </div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR;      </div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR;       </div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR;      </div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR;   </div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;       uint32_t RESERVED3;  </div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;       uint32_t RESERVED4;  </div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R;      </div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R;      </div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R;      </div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R;      </div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R;      </div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;      </div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;     </div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;     </div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR;    </div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SPR;      </div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;{</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;          </div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;          </div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;         </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;         </div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;           </div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;          </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;        </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;        </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;         </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;          </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;          </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;          </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;             </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1;         </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2;         </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3;         </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4;         </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;            </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;          </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;            </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;           </div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;{</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;        </div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;       </div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;       </div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;       </div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOHCR;     </div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;       uint32_t RESERVED1; </div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOASCR;    </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;       uint32_t RESERVED2; </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOSCR;     </div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;       uint32_t RESERVED3; </div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOCCR;     </div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;       uint32_t RESERVED4; </div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGCSR;    </div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGXCR[8]; </div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;}<a class="code" href="struct_t_s_c___type_def.html">TSC_TypeDef</a>;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;{</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;    </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;    </div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;    </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;    </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR;   </div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTOR;   </div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RQR;    </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;    </div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;    </div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDR;    </div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  uint16_t  RESERVED1;  </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TDR;    </div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  uint16_t  RESERVED2;  </div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;{</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP0R;            </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED0;       </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP1R;            </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED1;       </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP2R;            </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED2;       </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP3R;            </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED3;       </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP4R;            </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED4;       </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP5R;            </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED5;       </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP6R;            </div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED6;       </div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EP7R;            </div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7[17];   </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CNTR;            </div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED8;       </div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ISTR;            </div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED9;       </div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FNR;             </div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDA;       </div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DADDR;           </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDB;       </div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BTABLE;          </div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDC;       </div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t LPMCSR;          </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDD;       </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BCDR;            </div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVEDE;       </div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;} <a class="code" href="struct_u_s_b___type_def.html">USB_TypeDef</a>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;{</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  655</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000U)              </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  656</a></span>&#160;<span class="preprocessor">#define FLASH_BANK1_END       ((uint32_t)0x0801FFFFU) </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  657</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000U)              </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  658</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000U)              </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define APBPERIPH_BASE        PERIPH_BASE</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000)</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">  663</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APBPERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define RTC_BASE              (APBPERIPH_BASE + 0x00002800)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define USART2_BASE           (APBPERIPH_BASE + 0x00004400)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define USART3_BASE           (APBPERIPH_BASE + 0x00004800)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">  680</a></span>&#160;<span class="preprocessor">#define USB_BASE              (APBPERIPH_BASE + 0x00005C00) </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">  681</a></span>&#160;<span class="preprocessor">#define USB_PMAADDR           (APBPERIPH_BASE + 0x00006000) </span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define CAN_BASE              (APBPERIPH_BASE + 0x00006400)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define CRS_BASE              (APBPERIPH_BASE + 0x00006C00)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define PWR_BASE              (APBPERIPH_BASE + 0x00007000)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define DAC_BASE              (APBPERIPH_BASE + 0x00007400)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define CEC_BASE              (APBPERIPH_BASE + 0x00007800)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define COMP_BASE             (APBPERIPH_BASE + 0x0001001C)</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APBPERIPH_BASE + 0x00010400)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define ADC_BASE              (APBPERIPH_BASE + 0x00012708)</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define USART1_BASE           (APBPERIPH_BASE + 0x00013800)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define TIM15_BASE            (APBPERIPH_BASE + 0x00014000)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800)</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  700</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           (APBPERIPH_BASE + 0x00015800)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001C)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030)</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006C)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000)</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  713</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000) </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  714</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FFFF800U)       </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  715</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE        ((uint32_t)0x1FFFF7CCU)       </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  716</a></span>&#160;<span class="preprocessor">#define UID_BASE              ((uint32_t)0x1FFFF7ACU)       </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000)</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">  718</a></span>&#160;<span class="preprocessor">#define TSC_BASE              (AHBPERIPH_BASE + 0x00004000)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB2PERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB2PERIPH_BASE + 0x00000400)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB2PERIPH_BASE + 0x00000800)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB2PERIPH_BASE + 0x00000C00)</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define GPIOE_BASE            (AHB2PERIPH_BASE + 0x00001000)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB2PERIPH_BASE + 0x00001400)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define USART4              ((USART_TypeDef *) USART4_BASE)</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define CAN                 ((CAN_TypeDef *) CAN_BASE)</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define CRS                 ((CRS_TypeDef *) CRS_BASE)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define CEC                 ((CEC_TypeDef *) CEC_BASE)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define COMP1               ((COMP_TypeDef *) COMP_BASE)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define COMP2               ((COMP_TypeDef *) (COMP_BASE + 0x00000002))</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP_BASE)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define COMP                ((COMP1_2_TypeDef *) COMP_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC_BASE)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define TIM15               ((TIM_TypeDef *) TIM15_BASE)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define TSC                 ((TSC_TypeDef *) TSC_BASE)</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define USB                 ((USB_TypeDef *) USB_BASE)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03061413e75d68ec968e31b2ee83e668">  817</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_VBAT_SUPPORT                       </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for ADC_ISR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Pos         (0U)                                         </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">  821</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Msk         (0x1U &lt;&lt; ADC_ISR_ADRDY_Pos)                  </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">  822</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY             ADC_ISR_ADRDY_Msk                            </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Pos         (1U)                                         </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">  824</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Msk         (0x1U &lt;&lt; ADC_ISR_EOSMP_Pos)                  </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">  825</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP             ADC_ISR_EOSMP_Msk                            </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Pos           (2U)                                         </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">  827</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Msk           (0x1U &lt;&lt; ADC_ISR_EOC_Pos)                    </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">  828</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC               ADC_ISR_EOC_Msk                              </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define ADC_ISR_EOS_Pos           (3U)                                         </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">  830</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS_Msk           (0x1U &lt;&lt; ADC_ISR_EOS_Pos)                    </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">  831</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS               ADC_ISR_EOS_Msk                              </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Pos           (4U)                                         </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">  833</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Msk           (0x1U &lt;&lt; ADC_ISR_OVR_Pos)                    </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">  834</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR               ADC_ISR_OVR_Msk                              </span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1_Pos          (7U)                                         </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">  836</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1_Msk          (0x1U &lt;&lt; ADC_ISR_AWD1_Pos)                   </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">  837</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1              ADC_ISR_AWD1_Msk                             </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD             (ADC_ISR_AWD1)</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/********************  Bits definition for ADC_IER register  ******************/</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Pos       (0U)                                         </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">  845</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Msk       (0x1U &lt;&lt; ADC_IER_ADRDYIE_Pos)                </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">  846</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE           ADC_IER_ADRDYIE_Msk                          </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Pos       (1U)                                         </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">  848</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Msk       (0x1U &lt;&lt; ADC_IER_EOSMPIE_Pos)                </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">  849</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE           ADC_IER_EOSMPIE_Msk                          </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Pos         (2U)                                         </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">  851</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Msk         (0x1U &lt;&lt; ADC_IER_EOCIE_Pos)                  </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">  852</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE             ADC_IER_EOCIE_Msk                            </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE_Pos         (3U)                                         </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">  854</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE_Msk         (0x1U &lt;&lt; ADC_IER_EOSIE_Pos)                  </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">  855</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE             ADC_IER_EOSIE_Msk                            </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Pos         (4U)                                         </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">  857</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Msk         (0x1U &lt;&lt; ADC_IER_OVRIE_Pos)                  </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">  858</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE             ADC_IER_OVRIE_Msk                            </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE_Pos        (7U)                                         </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">  860</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE_Msk        (0x1U &lt;&lt; ADC_IER_AWD1IE_Pos)                 </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">  861</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE            ADC_IER_AWD1IE_Msk                           </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define ADC_IER_AWDIE           (ADC_IER_AWD1IE)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define ADC_IER_EOSEQIE         (ADC_IER_EOSIE)</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/********************  Bits definition for ADC_CR register  *******************/</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Pos           (0U)                                         </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">  869</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Msk           (0x1U &lt;&lt; ADC_CR_ADEN_Pos)                    </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">  870</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN               ADC_CR_ADEN_Msk                              </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Pos          (1U)                                         </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">  872</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Msk          (0x1U &lt;&lt; ADC_CR_ADDIS_Pos)                   </span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">  873</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS              ADC_CR_ADDIS_Msk                             </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Pos        (2U)                                         </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">  875</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Msk        (0x1U &lt;&lt; ADC_CR_ADSTART_Pos)                 </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">  876</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART            ADC_CR_ADSTART_Msk                           </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Pos          (4U)                                         </span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">  878</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Msk          (0x1U &lt;&lt; ADC_CR_ADSTP_Pos)                   </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">  879</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP              ADC_CR_ADSTP_Msk                             </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Pos          (31U)                                        </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">  881</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Msk          (0x1U &lt;&lt; ADC_CR_ADCAL_Pos)                   </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">  882</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL              ADC_CR_ADCAL_Msk                             </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bits definition for ADC_CFGR1 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN_Pos       (0U)                                         </span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">  886</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN_Msk       (0x1U &lt;&lt; ADC_CFGR1_DMAEN_Pos)                </span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">  887</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN           ADC_CFGR1_DMAEN_Msk                          </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG_Pos      (1U)                                         </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">  889</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG_Msk      (0x1U &lt;&lt; ADC_CFGR1_DMACFG_Pos)               </span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">  890</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG          ADC_CFGR1_DMACFG_Msk                         </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR_Pos     (2U)                                         </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">  892</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR_Msk     (0x1U &lt;&lt; ADC_CFGR1_SCANDIR_Pos)              </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">  893</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR         ADC_CFGR1_SCANDIR_Msk                        </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_Pos         (3U)                                         </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">  896</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_Msk         (0x3U &lt;&lt; ADC_CFGR1_RES_Pos)                  </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">  897</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES             ADC_CFGR1_RES_Msk                            </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">  898</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_0           (0x1U &lt;&lt; ADC_CFGR1_RES_Pos)                  </span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">  899</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_1           (0x2U &lt;&lt; ADC_CFGR1_RES_Pos)                  </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN_Pos       (5U)                                         </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">  902</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN_Msk       (0x1U &lt;&lt; ADC_CFGR1_ALIGN_Pos)                </span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">  903</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN           ADC_CFGR1_ALIGN_Msk                          </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_Pos      (6U)                                         </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">  906</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_Msk      (0x7U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)               </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">  907</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL          ADC_CFGR1_EXTSEL_Msk                         </span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">  908</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_0        (0x1U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)               </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">  909</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_1        (0x2U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)               </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">  910</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_2        (0x4U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)               </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_Pos       (10U)                                        </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">  913</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_Msk       (0x3U &lt;&lt; ADC_CFGR1_EXTEN_Pos)                </span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">  914</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN           ADC_CFGR1_EXTEN_Msk                          </span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">  915</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_0         (0x1U &lt;&lt; ADC_CFGR1_EXTEN_Pos)                </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">  916</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_1         (0x2U &lt;&lt; ADC_CFGR1_EXTEN_Pos)                </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD_Pos      (12U)                                        </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">  919</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD_Msk      (0x1U &lt;&lt; ADC_CFGR1_OVRMOD_Pos)               </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">  920</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD          ADC_CFGR1_OVRMOD_Msk                         </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT_Pos        (13U)                                        </span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">  922</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT_Msk        (0x1U &lt;&lt; ADC_CFGR1_CONT_Pos)                 </span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">  923</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT            ADC_CFGR1_CONT_Msk                           </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT_Pos        (14U)                                        </span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">  925</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT_Msk        (0x1U &lt;&lt; ADC_CFGR1_WAIT_Pos)                 </span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">  926</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT            ADC_CFGR1_WAIT_Msk                           </span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF_Pos      (15U)                                        </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">  928</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF_Msk      (0x1U &lt;&lt; ADC_CFGR1_AUTOFF_Pos)               </span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">  929</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF          ADC_CFGR1_AUTOFF_Msk                         </span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN_Pos      (16U)                                        </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">  931</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN_Msk      (0x1U &lt;&lt; ADC_CFGR1_DISCEN_Pos)               </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">  932</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN          ADC_CFGR1_DISCEN_Msk                         </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Pos     (22U)                                        </span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">  935</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Msk     (0x1U &lt;&lt; ADC_CFGR1_AWD1SGL_Pos)              </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">  936</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL         ADC_CFGR1_AWD1SGL_Msk                        </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN_Pos      (23U)                                        </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">  938</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN_Msk      (0x1U &lt;&lt; ADC_CFGR1_AWD1EN_Pos)               </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">  939</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN          ADC_CFGR1_AWD1EN_Msk                         </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_Pos      (26U)                                        </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">  942</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_Msk      (0x1FU &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">  943</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH          ADC_CFGR1_AWD1CH_Msk                         </span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">  944</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_0        (0x01U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">  945</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_1        (0x02U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">  946</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_2        (0x04U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">  947</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_3        (0x08U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">  948</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_4        (0x10U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTDLY        (ADC_CFGR1_WAIT)</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDSGL        (ADC_CFGR1_AWD1SGL)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDEN         (ADC_CFGR1_AWD1EN)</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH         (ADC_CFGR1_AWD1CH)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_0       (ADC_CFGR1_AWD1CH_0)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_1       (ADC_CFGR1_AWD1CH_1)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_2       (ADC_CFGR1_AWD1CH_2)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_3       (ADC_CFGR1_AWD1CH_3)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_4       (ADC_CFGR1_AWD1CH_4)</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">/*******************  Bits definition for ADC_CFGR2 register  *****************/</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_Pos      (30U)                                        </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">  963</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_Msk      (0x3U &lt;&lt; ADC_CFGR2_CKMODE_Pos)               </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">  964</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE          ADC_CFGR2_CKMODE_Msk                         </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">  965</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_1        (0x2U &lt;&lt; ADC_CFGR2_CKMODE_Pos)               </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">  966</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_0        (0x1U &lt;&lt; ADC_CFGR2_CKMODE_Pos)               </span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd2fcfbed5ce42f548598253e2760be">  969</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR2_JITOFFDIV4   (ADC_CFGR2_CKMODE_1)   </span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f696c99b9b4addf75b47035223e0d1">  970</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR2_JITOFFDIV2   (ADC_CFGR2_CKMODE_0)   </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_Pos          (0U)                                         </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">  974</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_Msk          (0x7U &lt;&lt; ADC_SMPR_SMP_Pos)                   </span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">  975</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP              ADC_SMPR_SMP_Msk                             </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">  976</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_0            (0x1U &lt;&lt; ADC_SMPR_SMP_Pos)                   </span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">  977</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_1            (0x2U &lt;&lt; ADC_SMPR_SMP_Pos)                   </span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">  978</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_2            (0x4U &lt;&lt; ADC_SMPR_SMP_Pos)                   </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b01bfd0523da47456ba831cc68dc95">  981</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR         (ADC_SMPR_SMP)         </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9cd8ff8dfaf9d4abd8151d213cae78">  982</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_0       (ADC_SMPR_SMP_0)       </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f428f0a1aa53d93766479a36951db97">  983</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_1       (ADC_SMPR_SMP_1)       </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefffe59508c4f2748446371e9b791add">  984</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_2       (ADC_SMPR_SMP_2)       </span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_TR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_Pos           (0U)                                         </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">  988</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_Msk           (0xFFFU &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">  989</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1               ADC_TR1_LT1_Msk                              </span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">  990</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_0             (0x001U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">  991</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_1             (0x002U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">  992</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_2             (0x004U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">  993</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_3             (0x008U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">  994</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_4             (0x010U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">  995</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_5             (0x020U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">  996</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_6             (0x040U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">  997</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_7             (0x080U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">  998</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_8             (0x100U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">  999</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_9             (0x200U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0"> 1000</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_10            (0x400U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a"> 1001</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_11            (0x800U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_Pos           (16U)                                        </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7"> 1004</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_Msk           (0xFFFU &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819"> 1005</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1               ADC_TR1_HT1_Msk                              </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8"> 1006</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_0             (0x001U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2"> 1007</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_1             (0x002U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a"> 1008</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_2             (0x004U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2"> 1009</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_3             (0x008U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a"> 1010</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_4             (0x010U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5"> 1011</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_5             (0x020U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a"> 1012</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_6             (0x040U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91"> 1013</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_7             (0x080U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0"> 1014</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_8             (0x100U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512"> 1015</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_9             (0x200U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8"> 1016</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_10            (0x400U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114"> 1017</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_11            (0x800U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define  ADC_TR_HT              (ADC_TR1_HT1)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define  ADC_TR_LT              (ADC_TR1_LT1)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define  ADC_HTR_HT             (ADC_TR1_HT1)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define  ADC_LTR_LT             (ADC_TR1_LT1)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">/******************  Bit definition for ADC_CHSELR register  ******************/</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL_Pos      (0U)                                         </span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d"> 1027</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL_Msk      (0x7FFFFU &lt;&lt; ADC_CHSELR_CHSEL_Pos)           </span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434"> 1028</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL          ADC_CHSELR_CHSEL_Msk                         </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_Pos    (18U)                                        </span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573"> 1030</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL18_Pos)             </span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6"> 1031</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18        ADC_CHSELR_CHSEL18_Msk                       </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_Pos    (17U)                                        </span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d"> 1033</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL17_Pos)             </span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4"> 1034</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17        ADC_CHSELR_CHSEL17_Msk                       </span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_Pos    (16U)                                        </span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162"> 1036</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL16_Pos)             </span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5"> 1037</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16        ADC_CHSELR_CHSEL16_Msk                       </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_Pos    (15U)                                        </span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06"> 1039</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL15_Pos)             </span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa"> 1040</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15        ADC_CHSELR_CHSEL15_Msk                       </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_Pos    (14U)                                        </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf"> 1042</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL14_Pos)             </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f"> 1043</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14        ADC_CHSELR_CHSEL14_Msk                       </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_Pos    (13U)                                        </span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5"> 1045</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL13_Pos)             </span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274"> 1046</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13        ADC_CHSELR_CHSEL13_Msk                       </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_Pos    (12U)                                        </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd"> 1048</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL12_Pos)             </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add"> 1049</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12        ADC_CHSELR_CHSEL12_Msk                       </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_Pos    (11U)                                        </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3"> 1051</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL11_Pos)             </span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75"> 1052</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11        ADC_CHSELR_CHSEL11_Msk                       </span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_Pos    (10U)                                        </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041"> 1054</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL10_Pos)             </span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52"> 1055</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10        ADC_CHSELR_CHSEL10_Msk                       </span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_Pos     (9U)                                         </span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647"> 1057</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL9_Pos)              </span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091"> 1058</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9         ADC_CHSELR_CHSEL9_Msk                        </span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_Pos     (8U)                                         </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156"> 1060</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL8_Pos)              </span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068"> 1061</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8         ADC_CHSELR_CHSEL8_Msk                        </span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_Pos     (7U)                                         </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8"> 1063</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL7_Pos)              </span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b"> 1064</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7         ADC_CHSELR_CHSEL7_Msk                        </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_Pos     (6U)                                         </span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b"> 1066</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL6_Pos)              </span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"> 1067</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6         ADC_CHSELR_CHSEL6_Msk                        </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_Pos     (5U)                                         </span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1"> 1069</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL5_Pos)              </span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec"> 1070</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5         ADC_CHSELR_CHSEL5_Msk                        </span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_Pos     (4U)                                         </span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117"> 1072</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL4_Pos)              </span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619"> 1073</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4         ADC_CHSELR_CHSEL4_Msk                        </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_Pos     (3U)                                         </span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5"> 1075</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL3_Pos)              </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa"> 1076</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3         ADC_CHSELR_CHSEL3_Msk                        </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_Pos     (2U)                                         </span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355"> 1078</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL2_Pos)              </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7"> 1079</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2         ADC_CHSELR_CHSEL2_Msk                        </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_Pos     (1U)                                         </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188"> 1081</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL1_Pos)              </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7"> 1082</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1         ADC_CHSELR_CHSEL1_Msk                        </span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_Pos     (0U)                                         </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e"> 1084</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL0_Pos)              </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6"> 1085</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0         ADC_CHSELR_CHSEL0_Msk                        </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos           (0U)                                         </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1089</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk           (0xFFFFU &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1090</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA               ADC_DR_DATA_Msk                              </span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939e7a0780b9759e6c3f344553797101"> 1091</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_0             (0x0001U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae696f0e147022ffcb55785e4fb7878"> 1092</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_1             (0x0002U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc56241e0b3ab0798a981b14d3e302f"> 1093</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_2             (0x0004U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab730b1087788f3ab18ec6145d84597d3"> 1094</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_3             (0x0008U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f3f982a8420ece922b3f8684226307c"> 1095</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_4             (0x0010U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6596f4834f2dd7e2604d4492135a4e3"> 1096</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_5             (0x0020U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c27e67b6170a6873797fbf7e5c337fe"> 1097</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_6             (0x0040U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0869cc00218b560ced2a4cf19770e5"> 1098</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_7             (0x0080U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00d8950acc2211570da7c927ae77886b"> 1099</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_8             (0x0100U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5ec727a1d5e3c082f49cead8dfac6aa"> 1100</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_9             (0x0200U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2b611b9e68b09cf5a4f08cc0935b52"> 1101</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_10            (0x0400U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d8797443083b98d499e701de0c86ff"> 1102</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_11            (0x0800U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bfab758993417e28973d15df01d2186"> 1103</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_12            (0x1000U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8172b28fabb7022660cc1779da9547f0"> 1104</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_13            (0x2000U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae936291a38f1ecda447e0bf63c3a4e96"> 1105</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_14            (0x4000U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59822569482aa21059cbb6b706fb8c0"> 1106</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_15            (0x8000U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************  ADC Common registers  *****************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Pos        (22U)                                        </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 1111</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Msk        (0x1U &lt;&lt; ADC_CCR_VREFEN_Pos)                 </span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 1112</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN            ADC_CCR_VREFEN_Msk                           </span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Pos          (23U)                                        </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070"> 1114</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Msk          (0x1U &lt;&lt; ADC_CCR_TSEN_Pos)                   </span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada"> 1115</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN              ADC_CCR_TSEN_Msk                             </span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN_Pos        (24U)                                        </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11"> 1118</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN_Msk        (0x1U &lt;&lt; ADC_CCR_VBATEN_Pos)                 </span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456"> 1119</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN            ADC_CCR_VBATEN_Msk                           </span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/*                   Controller Area Network (CAN )                           */</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcdd01eb82046959b22b3d254073c22"> 1128</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ_Pos       (0U)                                            </span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7afc4335014982a4cfac31de0cdbebc"> 1129</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ_Msk       (0x1U &lt;&lt; CAN_MCR_INRQ_Pos)                      </span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 1130</a></span>&#160;<span class="preprocessor">#define CAN_MCR_INRQ           CAN_MCR_INRQ_Msk                                </span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP_Pos      (1U)                                            </span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4181676e5d50d29f09805be441efc9b"> 1132</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP_Msk      (0x1U &lt;&lt; CAN_MCR_SLEEP_Pos)                     </span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 1133</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLEEP          CAN_MCR_SLEEP_Msk                               </span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP_Pos       (2U)                                            </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1c0efc56b72fa75b6e25d773ada7d2"> 1135</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP_Msk       (0x1U &lt;&lt; CAN_MCR_TXFP_Pos)                      </span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 1136</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TXFP           CAN_MCR_TXFP_Msk                                </span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM_Pos       (3U)                                            </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff5789ccbdf18976ec76ab44cd798e0"> 1138</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM_Msk       (0x1U &lt;&lt; CAN_MCR_RFLM_Pos)                      </span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 1139</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFLM           CAN_MCR_RFLM_Msk                                </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define CAN_MCR_NART_Pos       (4U)                                            </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f03d5006b20e144bec0f3739345bc60"> 1141</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NART_Msk       (0x1U &lt;&lt; CAN_MCR_NART_Pos)                      </span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 1142</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NART           CAN_MCR_NART_Msk                                </span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM_Pos       (5U)                                            </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a62120fa01d4bb366f02555ddd6a0d4"> 1144</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM_Msk       (0x1U &lt;&lt; CAN_MCR_AWUM_Pos)                      </span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 1145</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AWUM           CAN_MCR_AWUM_Msk                                </span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM_Pos       (6U)                                            </span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5d923de1437f1c441b540c74c6ebd9"> 1147</a></span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM_Msk       (0x1U &lt;&lt; CAN_MCR_ABOM_Pos)                      </span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 1148</a></span>&#160;<span class="preprocessor">#define CAN_MCR_ABOM           CAN_MCR_ABOM_Msk                                </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM_Pos       (7U)                                            </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a53a37c946b05dbafc5b7392d5163a3"> 1150</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM_Msk       (0x1U &lt;&lt; CAN_MCR_TTCM_Pos)                      </span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 1151</a></span>&#160;<span class="preprocessor">#define CAN_MCR_TTCM           CAN_MCR_TTCM_Msk                                </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define CAN_MCR_RESET_Pos      (15U)                                           </span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6c92ebbf496383e92f30301169b1b7"> 1153</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RESET_Msk      (0x1U &lt;&lt; CAN_MCR_RESET_Pos)                     </span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 1154</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RESET          CAN_MCR_RESET_Msk                               </span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define CAN_MSR_INAK_Pos       (0U)                                            </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65998a2ace7015bb67d9a4a64e4fba5"> 1158</a></span>&#160;<span class="preprocessor">#define CAN_MSR_INAK_Msk       (0x1U &lt;&lt; CAN_MSR_INAK_Pos)                      </span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 1159</a></span>&#160;<span class="preprocessor">#define CAN_MSR_INAK           CAN_MSR_INAK_Msk                                </span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK_Pos       (1U)                                            </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81eeee3e575f4bd0cf494ad946b11a90"> 1161</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK_Msk       (0x1U &lt;&lt; CAN_MSR_SLAK_Pos)                      </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 1162</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAK           CAN_MSR_SLAK_Msk                                </span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI_Pos       (2U)                                            </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a189bb7f091383b4cbc858f14cf1dbc"> 1164</a></span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI_Msk       (0x1U &lt;&lt; CAN_MSR_ERRI_Pos)                      </span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 1165</a></span>&#160;<span class="preprocessor">#define CAN_MSR_ERRI           CAN_MSR_ERRI_Msk                                </span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI_Pos       (3U)                                            </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3ddd5d76a1f1e9af5926464efff245"> 1167</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI_Msk       (0x1U &lt;&lt; CAN_MSR_WKUI_Pos)                      </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 1168</a></span>&#160;<span class="preprocessor">#define CAN_MSR_WKUI           CAN_MSR_WKUI_Msk                                </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Pos      (4U)                                            </span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5373a083dae43a5491e9bc91d9478dd5"> 1170</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI_Msk      (0x1U &lt;&lt; CAN_MSR_SLAKI_Pos)                     </span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 1171</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SLAKI          CAN_MSR_SLAKI_Msk                               </span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Pos        (8U)                                            </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef1d9966b0022bbbeef87229714ec59"> 1173</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM_Msk        (0x1U &lt;&lt; CAN_MSR_TXM_Pos)                       </span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 1174</a></span>&#160;<span class="preprocessor">#define CAN_MSR_TXM            CAN_MSR_TXM_Msk                                 </span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Pos        (9U)                                            </span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eec1fe9e0ab8545330e597a28d9035d"> 1176</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM_Msk        (0x1U &lt;&lt; CAN_MSR_RXM_Pos)                       </span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 1177</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RXM            CAN_MSR_RXM_Msk                                 </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Pos       (10U)                                           </span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092ef8e336f9e5bf5121d0a5c28606cb"> 1179</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP_Msk       (0x1U &lt;&lt; CAN_MSR_SAMP_Pos)                      </span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 1180</a></span>&#160;<span class="preprocessor">#define CAN_MSR_SAMP           CAN_MSR_SAMP_Msk                                </span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Pos         (11U)                                           </span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453cbc8d18bbadf9be9ec9b7987f1dc4"> 1182</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX_Msk         (0x1U &lt;&lt; CAN_MSR_RX_Pos)                        </span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 1183</a></span>&#160;<span class="preprocessor">#define CAN_MSR_RX             CAN_MSR_RX_Msk                                  </span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Pos      (0U)                                            </span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d71df41ef791745448cbd0aaaad6e38"> 1187</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0_Msk      (0x1U &lt;&lt; CAN_TSR_RQCP0_Pos)                     </span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 1188</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP0          CAN_TSR_RQCP0_Msk                               </span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Pos      (1U)                                            </span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13bd0e217ec398f9ac7c605b03eaa566"> 1190</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0_Msk      (0x1U &lt;&lt; CAN_TSR_TXOK0_Pos)                     </span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 1191</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK0          CAN_TSR_TXOK0_Msk                               </span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Pos      (2U)                                            </span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2ee6ceab2eab0f30a108d406855c7e"> 1193</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0_Msk      (0x1U &lt;&lt; CAN_TSR_ALST0_Pos)                     </span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 1194</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST0          CAN_TSR_ALST0_Msk                               </span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Pos      (3U)                                            </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58999cde45dd10f2f351be5cc8ec1a8b"> 1196</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0_Msk      (0x1U &lt;&lt; CAN_TSR_TERR0_Pos)                     </span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 1197</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR0          CAN_TSR_TERR0_Msk                               </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Pos      (7U)                                            </span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78f950ccfd5a5a906c03de00a311047"> 1199</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0_Msk      (0x1U &lt;&lt; CAN_TSR_ABRQ0_Pos)                     </span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 1200</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ0          CAN_TSR_ABRQ0_Msk                               </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Pos      (8U)                                            </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27fdee112d3e6e2b5f6bad6c9d95cb2b"> 1202</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1_Msk      (0x1U &lt;&lt; CAN_TSR_RQCP1_Pos)                     </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 1203</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP1          CAN_TSR_RQCP1_Msk                               </span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Pos      (9U)                                            </span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d08d43b83ebfa8f93c1ac842ccb1e31"> 1205</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1_Msk      (0x1U &lt;&lt; CAN_TSR_TXOK1_Pos)                     </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 1206</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK1          CAN_TSR_TXOK1_Msk                               </span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Pos      (10U)                                           </span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffcef1919cf06d2874bff8879d69c23"> 1208</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1_Msk      (0x1U &lt;&lt; CAN_TSR_ALST1_Pos)                     </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 1209</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST1          CAN_TSR_ALST1_Msk                               </span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Pos      (11U)                                           </span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cd5d4653c34defa63b29c42292358dd"> 1211</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1_Msk      (0x1U &lt;&lt; CAN_TSR_TERR1_Pos)                     </span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 1212</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR1          CAN_TSR_TERR1_Msk                               </span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Pos      (15U)                                           </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca8d9c91c9b53a361a07cea552fe847"> 1214</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1_Msk      (0x1U &lt;&lt; CAN_TSR_ABRQ1_Pos)                     </span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 1215</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ1          CAN_TSR_ABRQ1_Msk                               </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Pos      (16U)                                           </span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8137af39f29d789c1794527149da1e70"> 1217</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2_Msk      (0x1U &lt;&lt; CAN_TSR_RQCP2_Pos)                     </span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 1218</a></span>&#160;<span class="preprocessor">#define CAN_TSR_RQCP2          CAN_TSR_RQCP2_Msk                               </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Pos      (17U)                                           </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26c50058879d92619cbc4bef2e9d492"> 1220</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2_Msk      (0x1U &lt;&lt; CAN_TSR_TXOK2_Pos)                     </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 1221</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TXOK2          CAN_TSR_TXOK2_Msk                               </span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Pos      (18U)                                           </span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a24da79f81578dafc2126d5f731d4a"> 1223</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2_Msk      (0x1U &lt;&lt; CAN_TSR_ALST2_Pos)                     </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 1224</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ALST2          CAN_TSR_ALST2_Msk                               </span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Pos      (19U)                                           </span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1cf1551625e3972c4942983a394acc"> 1226</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2_Msk      (0x1U &lt;&lt; CAN_TSR_TERR2_Pos)                     </span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 1227</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TERR2          CAN_TSR_TERR2_Msk                               </span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Pos      (23U)                                           </span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba8518081068f7375284a1e07873417"> 1229</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2_Msk      (0x1U &lt;&lt; CAN_TSR_ABRQ2_Pos)                     </span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 1230</a></span>&#160;<span class="preprocessor">#define CAN_TSR_ABRQ2          CAN_TSR_ABRQ2_Msk                               </span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Pos       (24U)                                           </span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f9f007576f8a12578052bdbd224681"> 1232</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE_Msk       (0x3U &lt;&lt; CAN_TSR_CODE_Pos)                      </span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 1233</a></span>&#160;<span class="preprocessor">#define CAN_TSR_CODE           CAN_TSR_CODE_Msk                                </span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Pos        (26U)                                           </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635aef2e8090ae256c1251a3a1736965"> 1236</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME_Msk        (0x7U &lt;&lt; CAN_TSR_TME_Pos)                       </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 1237</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME            CAN_TSR_TME_Msk                                 </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Pos       (26U)                                           </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440056199033e966155a795be606acdc"> 1239</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0_Msk       (0x1U &lt;&lt; CAN_TSR_TME0_Pos)                      </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 1240</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME0           CAN_TSR_TME0_Msk                                </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Pos       (27U)                                           </span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39fa95bef47ce6b3631b924d25556454"> 1242</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1_Msk       (0x1U &lt;&lt; CAN_TSR_TME1_Pos)                      </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 1243</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME1           CAN_TSR_TME1_Msk                                </span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Pos       (28U)                                           </span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4977ccde238489d3291b2fe91434c713"> 1245</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2_Msk       (0x1U &lt;&lt; CAN_TSR_TME2_Pos)                      </span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 1246</a></span>&#160;<span class="preprocessor">#define CAN_TSR_TME2           CAN_TSR_TME2_Msk                                </span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Pos        (29U)                                           </span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd34530d99bc8ff61a5e6ce04caf7d67"> 1249</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW_Msk        (0x7U &lt;&lt; CAN_TSR_LOW_Pos)                       </span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 1250</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW            CAN_TSR_LOW_Msk                                 </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Pos       (29U)                                           </span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae04ec8ef32d4f5aa583628114cb54e"> 1252</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0_Msk       (0x1U &lt;&lt; CAN_TSR_LOW0_Pos)                      </span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 1253</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW0           CAN_TSR_LOW0_Msk                                </span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Pos       (30U)                                           </span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5f0c70b09a3395c07d6b2287210b7d"> 1255</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1_Msk       (0x1U &lt;&lt; CAN_TSR_LOW1_Pos)                      </span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 1256</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW1           CAN_TSR_LOW1_Msk                                </span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Pos       (31U)                                           </span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987f19b94125300653186bb50bb43ca6"> 1258</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2_Msk       (0x1U &lt;&lt; CAN_TSR_LOW2_Pos)                      </span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 1259</a></span>&#160;<span class="preprocessor">#define CAN_TSR_LOW2           CAN_TSR_LOW2_Msk                                </span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Pos      (0U)                                            </span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74fc3f4e266805779daf7f69194bd97"> 1263</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0_Msk      (0x3U &lt;&lt; CAN_RF0R_FMP0_Pos)                     </span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 1264</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FMP0          CAN_RF0R_FMP0_Msk                               </span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Pos     (3U)                                            </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27305e8a2d6f381b6d0ff05d6d0c74ba"> 1266</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0_Msk     (0x1U &lt;&lt; CAN_RF0R_FULL0_Pos)                    </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 1267</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FULL0         CAN_RF0R_FULL0_Msk                              </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Pos     (4U)                                            </span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0699f23293ca0bc417c7c1a343f53ba"> 1269</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0_Msk     (0x1U &lt;&lt; CAN_RF0R_FOVR0_Pos)                    </span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 1270</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_FOVR0         CAN_RF0R_FOVR0_Msk                              </span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Pos     (5U)                                            </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c768b2f6a6c8b8b434991528110467"> 1272</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0_Msk     (0x1U &lt;&lt; CAN_RF0R_RFOM0_Pos)                    </span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 1273</a></span>&#160;<span class="preprocessor">#define CAN_RF0R_RFOM0         CAN_RF0R_RFOM0_Msk                              </span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Pos      (0U)                                            </span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b08002573d35c943f136ab6c667f363"> 1277</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1_Msk      (0x3U &lt;&lt; CAN_RF1R_FMP1_Pos)                     </span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 1278</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FMP1          CAN_RF1R_FMP1_Msk                               </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Pos     (3U)                                            </span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac244ab1c525913bfcc3d03b9ab06f"> 1280</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1_Msk     (0x1U &lt;&lt; CAN_RF1R_FULL1_Pos)                    </span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 1281</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FULL1         CAN_RF1R_FULL1_Msk                              </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Pos     (4U)                                            </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee8c5b572eb85447912dcbc62aac97c"> 1283</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1_Msk     (0x1U &lt;&lt; CAN_RF1R_FOVR1_Pos)                    </span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 1284</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_FOVR1         CAN_RF1R_FOVR1_Msk                              </span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Pos     (5U)                                            </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec98a01deaf5464a0ba9052a028bf483"> 1286</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1_Msk     (0x1U &lt;&lt; CAN_RF1R_RFOM1_Pos)                    </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 1287</a></span>&#160;<span class="preprocessor">#define CAN_RF1R_RFOM1         CAN_RF1R_RFOM1_Msk                              </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Pos      (0U)                                            </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38696874c8fbbd05b6413ac11746d6b"> 1291</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE_Msk      (0x1U &lt;&lt; CAN_IER_TMEIE_Pos)                     </span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 1292</a></span>&#160;<span class="preprocessor">#define CAN_IER_TMEIE          CAN_IER_TMEIE_Msk                               </span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Pos     (1U)                                            </span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6885c5945dc4db64d46aa83bd8367e83"> 1294</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0_Msk     (0x1U &lt;&lt; CAN_IER_FMPIE0_Pos)                    </span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 1295</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE0         CAN_IER_FMPIE0_Msk                              </span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Pos      (2U)                                            </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885a2f34117d17dfb78fb78fb18b7a7"> 1297</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0_Msk      (0x1U &lt;&lt; CAN_IER_FFIE0_Pos)                     </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 1298</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE0          CAN_IER_FFIE0_Msk                               </span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Pos     (3U)                                            </span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859520258dfc8c61eca8da04ff180f9"> 1300</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0_Msk     (0x1U &lt;&lt; CAN_IER_FOVIE0_Pos)                    </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 1301</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE0         CAN_IER_FOVIE0_Msk                              </span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Pos     (4U)                                            </span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66a68cb8bc52e699f9d83673515c3b9"> 1303</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1_Msk     (0x1U &lt;&lt; CAN_IER_FMPIE1_Pos)                    </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 1304</a></span>&#160;<span class="preprocessor">#define CAN_IER_FMPIE1         CAN_IER_FMPIE1_Msk                              </span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Pos      (5U)                                            </span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20cba05b98222a9ce8bf5b5804c78ead"> 1306</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1_Msk      (0x1U &lt;&lt; CAN_IER_FFIE1_Pos)                     </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 1307</a></span>&#160;<span class="preprocessor">#define CAN_IER_FFIE1          CAN_IER_FFIE1_Msk                               </span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Pos     (6U)                                            </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0256723529d4c2adf64c0f5b6da56e7a"> 1309</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1_Msk     (0x1U &lt;&lt; CAN_IER_FOVIE1_Pos)                    </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 1310</a></span>&#160;<span class="preprocessor">#define CAN_IER_FOVIE1         CAN_IER_FOVIE1_Msk                              </span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Pos      (8U)                                            </span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac15046ca7a384201773a9dfeb03deabc"> 1312</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE_Msk      (0x1U &lt;&lt; CAN_IER_EWGIE_Pos)                     </span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 1313</a></span>&#160;<span class="preprocessor">#define CAN_IER_EWGIE          CAN_IER_EWGIE_Msk                               </span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Pos      (9U)                                            </span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababf833052c2a6ffbd6ce2aa5960a61b"> 1315</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE_Msk      (0x1U &lt;&lt; CAN_IER_EPVIE_Pos)                     </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 1316</a></span>&#160;<span class="preprocessor">#define CAN_IER_EPVIE          CAN_IER_EPVIE_Msk                               </span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Pos      (10U)                                           </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748f02d794157dc9684f6c15096d4e75"> 1318</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE_Msk      (0x1U &lt;&lt; CAN_IER_BOFIE_Pos)                     </span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 1319</a></span>&#160;<span class="preprocessor">#define CAN_IER_BOFIE          CAN_IER_BOFIE_Msk                               </span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Pos      (11U)                                           </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f61a3f7ef21600969ef0c936e255c"> 1321</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE_Msk      (0x1U &lt;&lt; CAN_IER_LECIE_Pos)                     </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 1322</a></span>&#160;<span class="preprocessor">#define CAN_IER_LECIE          CAN_IER_LECIE_Msk                               </span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Pos      (15U)                                           </span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3df7133242e3ff1636bb946649faa8d0"> 1324</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE_Msk      (0x1U &lt;&lt; CAN_IER_ERRIE_Pos)                     </span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 1325</a></span>&#160;<span class="preprocessor">#define CAN_IER_ERRIE          CAN_IER_ERRIE_Msk                               </span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Pos      (16U)                                           </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga181d122c65769851c2cc82f4bd764d80"> 1327</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE_Msk      (0x1U &lt;&lt; CAN_IER_WKUIE_Pos)                     </span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 1328</a></span>&#160;<span class="preprocessor">#define CAN_IER_WKUIE          CAN_IER_WKUIE_Msk                               </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Pos      (17U)                                           </span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34b93be0df4cfdaad8dbb99f4fa1bc7"> 1330</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE_Msk      (0x1U &lt;&lt; CAN_IER_SLKIE_Pos)                     </span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 1331</a></span>&#160;<span class="preprocessor">#define CAN_IER_SLKIE          CAN_IER_SLKIE_Msk                               </span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Pos       (0U)                                            </span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace0e3b331bea3a3f35a3bdf88a40b86"> 1335</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF_Msk       (0x1U &lt;&lt; CAN_ESR_EWGF_Pos)                      </span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 1336</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EWGF           CAN_ESR_EWGF_Msk                                </span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Pos       (1U)                                            </span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80e2d629b9aaf329dee50e9e4ee4a3e"> 1338</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF_Msk       (0x1U &lt;&lt; CAN_ESR_EPVF_Pos)                      </span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 1339</a></span>&#160;<span class="preprocessor">#define CAN_ESR_EPVF           CAN_ESR_EPVF_Msk                                </span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Pos       (2U)                                            </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6607245f6b97f83691b9f9d9a3cf592"> 1341</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF_Msk       (0x1U &lt;&lt; CAN_ESR_BOFF_Pos)                      </span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 1342</a></span>&#160;<span class="preprocessor">#define CAN_ESR_BOFF           CAN_ESR_BOFF_Msk                                </span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Pos        (4U)                                            </span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88ad0a905fbbe60fa2900f2cec42f5c"> 1345</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_Msk        (0x7U &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 1346</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC            CAN_ESR_LEC_Msk                                 </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 1347</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_0          (0x1U &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 1348</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_1          (0x2U &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 1349</a></span>&#160;<span class="preprocessor">#define CAN_ESR_LEC_2          (0x4U &lt;&lt; CAN_ESR_LEC_Pos)                       </span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Pos        (16U)                                           </span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c7759712292904bf0d15c2d968bbad"> 1352</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC_Msk        (0xFFU &lt;&lt; CAN_ESR_TEC_Pos)                      </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 1353</a></span>&#160;<span class="preprocessor">#define CAN_ESR_TEC            CAN_ESR_TEC_Msk                                 </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Pos        (24U)                                           </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0143dc7eea1099168ef7fef24192949e"> 1355</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC_Msk        (0xFFU &lt;&lt; CAN_ESR_REC_Pos)                      </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 1356</a></span>&#160;<span class="preprocessor">#define CAN_ESR_REC            CAN_ESR_REC_Msk                                 </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Pos        (0U)                                            </span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad530ac34faa377b770d56624f009934d"> 1360</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP_Msk        (0x3FFU &lt;&lt; CAN_BTR_BRP_Pos)                     </span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 1361</a></span>&#160;<span class="preprocessor">#define CAN_BTR_BRP            CAN_BTR_BRP_Msk                                 </span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Pos        (16U)                                           </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97266c03c918c7ff4a0d90b9f80b4f2"> 1363</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_Msk        (0xFU &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 1364</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1            CAN_BTR_TS1_Msk                                 </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 1365</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_0          (0x1U &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 1366</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_1          (0x2U &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 1367</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_2          (0x4U &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 1368</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS1_3          (0x8U &lt;&lt; CAN_BTR_TS1_Pos)                       </span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Pos        (20U)                                           </span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c657a3c97363915a9d739defa0f516"> 1370</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_Msk        (0x7U &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 1371</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2            CAN_BTR_TS2_Msk                                 </span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 1372</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_0          (0x1U &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 1373</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_1          (0x2U &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 1374</a></span>&#160;<span class="preprocessor">#define CAN_BTR_TS2_2          (0x4U &lt;&lt; CAN_BTR_TS2_Pos)                       </span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Pos        (24U)                                           </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf7f2fb84354e7e4756bdc25569d6cc"> 1376</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_Msk        (0x3U &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 1377</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW            CAN_BTR_SJW_Msk                                 </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 1378</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_0          (0x1U &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 1379</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SJW_1          (0x2U &lt;&lt; CAN_BTR_SJW_Pos)                       </span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Pos       (30U)                                           </span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32a82ff55c8008f4c0a1e16c0492d6c"> 1381</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM_Msk       (0x1U &lt;&lt; CAN_BTR_LBKM_Pos)                      </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 1382</a></span>&#160;<span class="preprocessor">#define CAN_BTR_LBKM           CAN_BTR_LBKM_Msk                                </span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Pos       (31U)                                           </span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a7f4e5e22b9959994c790ac9c7f03d3"> 1384</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SILM_Msk       (0x1U &lt;&lt; CAN_BTR_SILM_Pos)                      </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 1385</a></span>&#160;<span class="preprocessor">#define CAN_BTR_SILM           CAN_BTR_SILM_Msk                                </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Pos      (0U)                                            </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53cf2d76df5b85e7363ca6fb45e71c4a"> 1390</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ_Msk      (0x1U &lt;&lt; CAN_TI0R_TXRQ_Pos)                     </span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 1391</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_TXRQ          CAN_TI0R_TXRQ_Msk                               </span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab713759c47fadc25119dd265c413f771"> 1393</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR_Msk       (0x1U &lt;&lt; CAN_TI0R_RTR_Pos)                      </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 1394</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_RTR           CAN_TI0R_RTR_Msk                                </span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080d97de6d25618d06b2d0a453c692b6"> 1396</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE_Msk       (0x1U &lt;&lt; CAN_TI0R_IDE_Pos)                      </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 1397</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_IDE           CAN_TI0R_IDE_Msk                                </span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2138165e39efac11d31381e1d7c72bfa"> 1399</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_TI0R_EXID_Pos)                 </span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 1400</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_EXID          CAN_TI0R_EXID_Msk                               </span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b180d9e1ecf00b104d18670496a8db"> 1402</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID_Msk      (0x7FFU &lt;&lt; CAN_TI0R_STID_Pos)                   </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 1403</a></span>&#160;<span class="preprocessor">#define CAN_TI0R_STID          CAN_TI0R_STID_Msk                               </span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a3a47edaaf175482a18feccbce3a61"> 1407</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC_Msk      (0xFU &lt;&lt; CAN_TDT0R_DLC_Pos)                     </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 1408</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_DLC          CAN_TDT0R_DLC_Msk                               </span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Pos      (8U)                                            </span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394785c0a3d16b48d7bbcc524d2821a3"> 1410</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT_Msk      (0x1U &lt;&lt; CAN_TDT0R_TGT_Pos)                     </span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 1411</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TGT          CAN_TDT0R_TGT_Msk                               </span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544adf091e79aa36d9d7a6e47bafcb41"> 1413</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_TDT0R_TIME_Pos)                 </span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 1414</a></span>&#160;<span class="preprocessor">#define CAN_TDT0R_TIME         CAN_TDT0R_TIME_Msk                              </span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c0f147ab22439d7677e400651302c4"> 1418</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0_Msk    (0xFFU &lt;&lt; CAN_TDL0R_DATA0_Pos)                  </span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 1419</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA0        CAN_TDL0R_DATA0_Msk                             </span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b879d3e573023038e211ea211ae9f"> 1421</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1_Msk    (0xFFU &lt;&lt; CAN_TDL0R_DATA1_Pos)                  </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 1422</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA1        CAN_TDL0R_DATA1_Msk                             </span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc788dc5db08c074c7026e60d3af7cb"> 1424</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2_Msk    (0xFFU &lt;&lt; CAN_TDL0R_DATA2_Pos)                  </span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 1425</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA2        CAN_TDL0R_DATA2_Msk                             </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c6f20d550a56c15fe265a75105255"> 1427</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3_Msk    (0xFFU &lt;&lt; CAN_TDL0R_DATA3_Pos)                  </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 1428</a></span>&#160;<span class="preprocessor">#define CAN_TDL0R_DATA3        CAN_TDL0R_DATA3_Msk                             </span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2389e6393c4c90eac09ecadd67e77203"> 1432</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4_Msk    (0xFFU &lt;&lt; CAN_TDH0R_DATA4_Pos)                  </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 1433</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA4        CAN_TDH0R_DATA4_Msk                             </span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa64cd95a54957ee402f9edbd62411"> 1435</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5_Msk    (0xFFU &lt;&lt; CAN_TDH0R_DATA5_Pos)                  </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 1436</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA5        CAN_TDH0R_DATA5_Msk                             </span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80deb2e84b16aa300ba4b6dad03ced70"> 1438</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6_Msk    (0xFFU &lt;&lt; CAN_TDH0R_DATA6_Pos)                  </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 1439</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA6        CAN_TDH0R_DATA6_Msk                             </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14d21df0b2b694450b769b900c1161e"> 1441</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7_Msk    (0xFFU &lt;&lt; CAN_TDH0R_DATA7_Pos)                  </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 1442</a></span>&#160;<span class="preprocessor">#define CAN_TDH0R_DATA7        CAN_TDH0R_DATA7_Msk                             </span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Pos      (0U)                                            </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f8f9283cb55ff6427db96afb6ad799"> 1446</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ_Msk      (0x1U &lt;&lt; CAN_TI1R_TXRQ_Pos)                     </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 1447</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_TXRQ          CAN_TI1R_TXRQ_Msk                               </span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f27bd0f65fe4d7afe69a92c28bef94e"> 1449</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR_Msk       (0x1U &lt;&lt; CAN_TI1R_RTR_Pos)                      </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 1450</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_RTR           CAN_TI1R_RTR_Msk                                </span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f905ac8ef34db338cd9b9e94ea7216"> 1452</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE_Msk       (0x1U &lt;&lt; CAN_TI1R_IDE_Pos)                      </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 1453</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_IDE           CAN_TI1R_IDE_Msk                                </span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba8b24afd72b47c403129c09a6f295f"> 1455</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_TI1R_EXID_Pos)                 </span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 1456</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_EXID          CAN_TI1R_EXID_Msk                               </span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb9bb620f8051f9059d78eb2fd09cd9"> 1458</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID_Msk      (0x7FFU &lt;&lt; CAN_TI1R_STID_Pos)                   </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 1459</a></span>&#160;<span class="preprocessor">#define CAN_TI1R_STID          CAN_TI1R_STID_Msk                               </span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cb2a08e7abfd8105acee53c2fe6957"> 1463</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC_Msk      (0xFU &lt;&lt; CAN_TDT1R_DLC_Pos)                     </span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 1464</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_DLC          CAN_TDT1R_DLC_Msk                               </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Pos      (8U)                                            </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36274682f7c568c18db742816468f08d"> 1466</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT_Msk      (0x1U &lt;&lt; CAN_TDT1R_TGT_Pos)                     </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 1467</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TGT          CAN_TDT1R_TGT_Msk                               </span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a341aceed7cefa4f144685b047b5aa"> 1469</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_TDT1R_TIME_Pos)                 </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 1470</a></span>&#160;<span class="preprocessor">#define CAN_TDT1R_TIME         CAN_TDT1R_TIME_Msk                              </span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16520ea88ace96a458b0818d3e4d5cf2"> 1474</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0_Msk    (0xFFU &lt;&lt; CAN_TDL1R_DATA0_Pos)                  </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 1475</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA0        CAN_TDL1R_DATA0_Msk                             </span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d121d05d7faac3231ab8b0cc3fd4e2"> 1477</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1_Msk    (0xFFU &lt;&lt; CAN_TDL1R_DATA1_Pos)                  </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 1478</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA1        CAN_TDL1R_DATA1_Msk                             </span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06359cf64606bd479a4a5e074c5e70ac"> 1480</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2_Msk    (0xFFU &lt;&lt; CAN_TDL1R_DATA2_Pos)                  </span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 1481</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA2        CAN_TDL1R_DATA2_Msk                             </span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d98be9066ebe1cf701052043be89bc"> 1483</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3_Msk    (0xFFU &lt;&lt; CAN_TDL1R_DATA3_Pos)                  </span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 1484</a></span>&#160;<span class="preprocessor">#define CAN_TDL1R_DATA3        CAN_TDL1R_DATA3_Msk                             </span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d94c7419786e7bba7ec0a1b35395cb"> 1488</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4_Msk    (0xFFU &lt;&lt; CAN_TDH1R_DATA4_Pos)                  </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 1489</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA4        CAN_TDH1R_DATA4_Msk                             </span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa946d8a10e5f952a5c4eda78228042af"> 1491</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5_Msk    (0xFFU &lt;&lt; CAN_TDH1R_DATA5_Pos)                  </span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 1492</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA5        CAN_TDH1R_DATA5_Msk                             </span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0a58abbdfa5e21213dbc2f82935250"> 1494</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6_Msk    (0xFFU &lt;&lt; CAN_TDH1R_DATA6_Pos)                  </span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 1495</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA6        CAN_TDH1R_DATA6_Msk                             </span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625d5b8e464b8dfc789e4191f55444cf"> 1497</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7_Msk    (0xFFU &lt;&lt; CAN_TDH1R_DATA7_Pos)                  </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 1498</a></span>&#160;<span class="preprocessor">#define CAN_TDH1R_DATA7        CAN_TDH1R_DATA7_Msk                             </span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Pos      (0U)                                            </span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f8681c59cc25db5a1089ecfc20a2ce"> 1502</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ_Msk      (0x1U &lt;&lt; CAN_TI2R_TXRQ_Pos)                     </span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 1503</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_TXRQ          CAN_TI2R_TXRQ_Msk                               </span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe417e434f32c25426c52b68fb763c9f"> 1505</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR_Msk       (0x1U &lt;&lt; CAN_TI2R_RTR_Pos)                      </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 1506</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_RTR           CAN_TI2R_RTR_Msk                                </span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5048adf1f603ea5d5170f3f9bcb92b4"> 1508</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE_Msk       (0x1U &lt;&lt; CAN_TI2R_IDE_Pos)                      </span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 1509</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_IDE           CAN_TI2R_IDE_Msk                                </span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade10da0694545f61f922cc3679f719d1"> 1511</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_TI2R_EXID_Pos)                 </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 1512</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_EXID          CAN_TI2R_EXID_Msk                               </span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78165cdc898ec9184cf14df3d1940a46"> 1514</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID_Msk      (0x7FFU &lt;&lt; CAN_TI2R_STID_Pos)                   </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 1515</a></span>&#160;<span class="preprocessor">#define CAN_TI2R_STID          CAN_TI2R_STID_Msk                               </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e75710f89ae715962fd2e2c5465edb"> 1519</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC_Msk      (0xFU &lt;&lt; CAN_TDT2R_DLC_Pos)                     </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 1520</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_DLC          CAN_TDT2R_DLC_Msk                               </span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Pos      (8U)                                            </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01d388232664bf958d0396c19e39c815"> 1522</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT_Msk      (0x1U &lt;&lt; CAN_TDT2R_TGT_Pos)                     </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 1523</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TGT          CAN_TDT2R_TGT_Msk                               </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9585327a9b756069b9a3ee0727e35f19"> 1525</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_TDT2R_TIME_Pos)                 </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 1526</a></span>&#160;<span class="preprocessor">#define CAN_TDT2R_TIME         CAN_TDT2R_TIME_Msk                              </span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d44c13085429bc76007fa3aff31964"> 1530</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0_Msk    (0xFFU &lt;&lt; CAN_TDL2R_DATA0_Pos)                  </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 1531</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA0        CAN_TDL2R_DATA0_Msk                             </span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e6c39a9c27791be19e6cde5f8c45c7"> 1533</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1_Msk    (0xFFU &lt;&lt; CAN_TDL2R_DATA1_Pos)                  </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 1534</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA1        CAN_TDL2R_DATA1_Msk                             </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dae494d814d7c4c5785066ffc203f11"> 1536</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2_Msk    (0xFFU &lt;&lt; CAN_TDL2R_DATA2_Pos)                  </span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 1537</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA2        CAN_TDL2R_DATA2_Msk                             </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9551d67aa378b224e317e4f298ccd195"> 1539</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3_Msk    (0xFFU &lt;&lt; CAN_TDL2R_DATA3_Pos)                  </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 1540</a></span>&#160;<span class="preprocessor">#define CAN_TDL2R_DATA3        CAN_TDL2R_DATA3_Msk                             </span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae061c8ed2699c7a7be546e5825946c60"> 1544</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4_Msk    (0xFFU &lt;&lt; CAN_TDH2R_DATA4_Pos)                  </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 1545</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA4        CAN_TDH2R_DATA4_Msk                             </span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ace2c6eb67c621bf571e285b76b007"> 1547</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5_Msk    (0xFFU &lt;&lt; CAN_TDH2R_DATA5_Pos)                  </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 1548</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA5        CAN_TDH2R_DATA5_Msk                             </span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga621fec630f1758b3f11a2e52e62fa970"> 1550</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6_Msk    (0xFFU &lt;&lt; CAN_TDH2R_DATA6_Pos)                  </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 1551</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA6        CAN_TDH2R_DATA6_Msk                             </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee62fccda69811932555a125bce78606"> 1553</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7_Msk    (0xFFU &lt;&lt; CAN_TDH2R_DATA7_Pos)                  </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 1554</a></span>&#160;<span class="preprocessor">#define CAN_TDH2R_DATA7        CAN_TDH2R_DATA7_Msk                             </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833387b84a95443455bffb4a6390b7b9"> 1558</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR_Msk       (0x1U &lt;&lt; CAN_RI0R_RTR_Pos)                      </span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 1559</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_RTR           CAN_RI0R_RTR_Msk                                </span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f4b044d79d1e751d54a604b637c26c"> 1561</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE_Msk       (0x1U &lt;&lt; CAN_RI0R_IDE_Pos)                      </span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 1562</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_IDE           CAN_RI0R_IDE_Msk                                </span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf95ca68eadd026273958ef22678dc37"> 1564</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_RI0R_EXID_Pos)                 </span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 1565</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_EXID          CAN_RI0R_EXID_Msk                               </span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a63ecf925c0930d317bdbf439e9486"> 1567</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID_Msk      (0x7FFU &lt;&lt; CAN_RI0R_STID_Pos)                   </span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 1568</a></span>&#160;<span class="preprocessor">#define CAN_RI0R_STID          CAN_RI0R_STID_Msk                               </span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace43bd7d7388fd3cf4c33142d62ef541"> 1572</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC_Msk      (0xFU &lt;&lt; CAN_RDT0R_DLC_Pos)                     </span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 1573</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_DLC          CAN_RDT0R_DLC_Msk                               </span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Pos      (8U)                                            </span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bafb8a31e8370f9d068a1acfe30e222"> 1575</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI_Msk      (0xFFU &lt;&lt; CAN_RDT0R_FMI_Pos)                    </span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 1576</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_FMI          CAN_RDT0R_FMI_Msk                               </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf8581ecb0c6b9bf464155b93f1003a"> 1578</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_RDT0R_TIME_Pos)                 </span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 1579</a></span>&#160;<span class="preprocessor">#define CAN_RDT0R_TIME         CAN_RDT0R_TIME_Msk                              </span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f91b45288700ef7858e998d598ea21"> 1583</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0_Msk    (0xFFU &lt;&lt; CAN_RDL0R_DATA0_Pos)                  </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 1584</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA0        CAN_RDL0R_DATA0_Msk                             </span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f144804d9b849f9bf589f9d0d53b4c"> 1586</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1_Msk    (0xFFU &lt;&lt; CAN_RDL0R_DATA1_Pos)                  </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 1587</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA1        CAN_RDL0R_DATA1_Msk                             </span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e00e47c6f9bab7a6602af43e7d9d4d"> 1589</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2_Msk    (0xFFU &lt;&lt; CAN_RDL0R_DATA2_Pos)                  </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 1590</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA2        CAN_RDL0R_DATA2_Msk                             </span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b46bd6794046d7c70d8db43a5c5524"> 1592</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3_Msk    (0xFFU &lt;&lt; CAN_RDL0R_DATA3_Pos)                  </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 1593</a></span>&#160;<span class="preprocessor">#define CAN_RDL0R_DATA3        CAN_RDL0R_DATA3_Msk                             </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043ce7187baa93bc909445ec56a283b1"> 1597</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4_Msk    (0xFFU &lt;&lt; CAN_RDH0R_DATA4_Pos)                  </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 1598</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA4        CAN_RDH0R_DATA4_Msk                             </span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a76bc6ca34c282e8d5e6d80de4d2ae6"> 1600</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5_Msk    (0xFFU &lt;&lt; CAN_RDH0R_DATA5_Pos)                  </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 1601</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA5        CAN_RDH0R_DATA5_Msk                             </span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea6c132f074602725c9d14d4a66826c"> 1603</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6_Msk    (0xFFU &lt;&lt; CAN_RDH0R_DATA6_Pos)                  </span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 1604</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA6        CAN_RDH0R_DATA6_Msk                             </span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167fa92520367130afbb5e929ff8b542"> 1606</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7_Msk    (0xFFU &lt;&lt; CAN_RDH0R_DATA7_Pos)                  </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 1607</a></span>&#160;<span class="preprocessor">#define CAN_RDH0R_DATA7        CAN_RDH0R_DATA7_Msk                             </span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Pos       (1U)                                            </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e9658541637a4332c1ccf67b34a8fb9"> 1611</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR_Msk       (0x1U &lt;&lt; CAN_RI1R_RTR_Pos)                      </span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 1612</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_RTR           CAN_RI1R_RTR_Msk                                </span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Pos       (2U)                                            </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b6e874a467bca60ef46e3ffb30f098"> 1614</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE_Msk       (0x1U &lt;&lt; CAN_RI1R_IDE_Pos)                      </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 1615</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_IDE           CAN_RI1R_IDE_Msk                                </span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Pos      (3U)                                            </span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8b1261a02cdc318caab37e7cff0f5f"> 1617</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID_Msk      (0x3FFFFU &lt;&lt; CAN_RI1R_EXID_Pos)                 </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 1618</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_EXID          CAN_RI1R_EXID_Msk                               </span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Pos      (21U)                                           </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4d8511b43ff7f56e18c15c6b260e0"> 1620</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID_Msk      (0x7FFU &lt;&lt; CAN_RI1R_STID_Pos)                   </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 1621</a></span>&#160;<span class="preprocessor">#define CAN_RI1R_STID          CAN_RI1R_STID_Msk                               </span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Pos      (0U)                                            </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d633807f57ecc34d45c20e704a330"> 1625</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC_Msk      (0xFU &lt;&lt; CAN_RDT1R_DLC_Pos)                     </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 1626</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_DLC          CAN_RDT1R_DLC_Msk                               </span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Pos      (8U)                                            </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ca9a71d5f237de7e4d758b2b5850b5"> 1628</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI_Msk      (0xFFU &lt;&lt; CAN_RDT1R_FMI_Pos)                    </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 1629</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_FMI          CAN_RDT1R_FMI_Msk                               </span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Pos     (16U)                                           </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e450deb1ed7a778b47b4cebad44f42"> 1631</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME_Msk     (0xFFFFU &lt;&lt; CAN_RDT1R_TIME_Pos)                 </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 1632</a></span>&#160;<span class="preprocessor">#define CAN_RDT1R_TIME         CAN_RDT1R_TIME_Msk                              </span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Pos    (0U)                                            </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d11f01bf6ac61f279f5227e5cfa87ac"> 1636</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0_Msk    (0xFFU &lt;&lt; CAN_RDL1R_DATA0_Pos)                  </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 1637</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA0        CAN_RDL1R_DATA0_Msk                             </span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Pos    (8U)                                            </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754a3d3971d890a60306c923f4c027d"> 1639</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1_Msk    (0xFFU &lt;&lt; CAN_RDL1R_DATA1_Pos)                  </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 1640</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA1        CAN_RDL1R_DATA1_Msk                             </span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Pos    (16U)                                           </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ea71525f58798512e56b01db47f6d5"> 1642</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2_Msk    (0xFFU &lt;&lt; CAN_RDL1R_DATA2_Pos)                  </span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 1643</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA2        CAN_RDL1R_DATA2_Msk                             </span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Pos    (24U)                                           </span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02684a0300f1d9e9c803b5afefb193fc"> 1645</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3_Msk    (0xFFU &lt;&lt; CAN_RDL1R_DATA3_Pos)                  </span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 1646</a></span>&#160;<span class="preprocessor">#define CAN_RDL1R_DATA3        CAN_RDL1R_DATA3_Msk                             </span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Pos    (0U)                                            </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0ca00fb558f95f4f692d5f7b90d157"> 1650</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4_Msk    (0xFFU &lt;&lt; CAN_RDH1R_DATA4_Pos)                  </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 1651</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA4        CAN_RDH1R_DATA4_Msk                             </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Pos    (8U)                                            </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247617fd1c2c8daa148b3ed059f0603a"> 1653</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5_Msk    (0xFFU &lt;&lt; CAN_RDH1R_DATA5_Pos)                  </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 1654</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA5        CAN_RDH1R_DATA5_Msk                             </span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Pos    (16U)                                           </span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eeec37fc704ce7cf1c9ef92f6d87635"> 1656</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6_Msk    (0xFFU &lt;&lt; CAN_RDH1R_DATA6_Pos)                  </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 1657</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA6        CAN_RDH1R_DATA6_Msk                             </span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Pos    (24U)                                           </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e7a5ddb046143d3ca7c85ddb9c94c0"> 1659</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7_Msk    (0xFFU &lt;&lt; CAN_RDH1R_DATA7_Pos)                  </span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 1660</a></span>&#160;<span class="preprocessor">#define CAN_RDH1R_DATA7        CAN_RDH1R_DATA7_Msk                             </span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Pos      (0U)                                            </span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a8549f1c1784779e00b257c216102d"> 1665</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT_Msk      (0x1U &lt;&lt; CAN_FMR_FINIT_Pos)                     </span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 1666</a></span>&#160;<span class="preprocessor">#define CAN_FMR_FINIT          CAN_FMR_FINIT_Msk                               </span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB_Pos     (8U)                                            </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c82386fd3904c98b94f78cfb9570d2"> 1668</a></span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB_Msk     (0x3FU &lt;&lt; CAN_FMR_CAN2SB_Pos)                   </span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3753c67c075a4508104d112ef9047f21"> 1669</a></span>&#160;<span class="preprocessor">#define CAN_FMR_CAN2SB         CAN_FMR_CAN2SB_Msk                              </span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Pos       (0U)                                            </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97376a7949c1758c1f294cc9a85cbe8c"> 1673</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM_Msk       (0xFFFFFFFU &lt;&lt; CAN_FM1R_FBM_Pos)                </span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 1674</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM           CAN_FM1R_FBM_Msk                                </span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Pos      (0U)                                            </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e1fd75a24ae366d58b0a18e15f38bf"> 1676</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM0_Pos)                     </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 1677</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM0          CAN_FM1R_FBM0_Msk                               </span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Pos      (1U)                                            </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57540467b1e1e98c24df335d72b6715"> 1679</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM1_Pos)                     </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 1680</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM1          CAN_FM1R_FBM1_Msk                               </span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Pos      (2U)                                            </span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab036323d5ff180c94cb011bda0e93738"> 1682</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM2_Pos)                     </span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 1683</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM2          CAN_FM1R_FBM2_Msk                               </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Pos      (3U)                                            </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8514f94421b8d4665c84a5e09ea814b6"> 1685</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM3_Pos)                     </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 1686</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM3          CAN_FM1R_FBM3_Msk                               </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Pos      (4U)                                            </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bca8d2dab6ca215db7dfe45702c9c88"> 1688</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM4_Pos)                     </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 1689</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM4          CAN_FM1R_FBM4_Msk                               </span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Pos      (5U)                                            </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8534298a873d6eeba40f67ccd8e44dc"> 1691</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM5_Pos)                     </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 1692</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM5          CAN_FM1R_FBM5_Msk                               </span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Pos      (6U)                                            </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e635abf1f1fda09814600ac218b25a5"> 1694</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM6_Pos)                     </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 1695</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM6          CAN_FM1R_FBM6_Msk                               </span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Pos      (7U)                                            </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e697f5e347652a49756219c13e6cc89"> 1697</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM7_Pos)                     </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 1698</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM7          CAN_FM1R_FBM7_Msk                               </span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Pos      (8U)                                            </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3e86a2ff5df79cb0d1fc1d09da5309"> 1700</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM8_Pos)                     </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 1701</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM8          CAN_FM1R_FBM8_Msk                               </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Pos      (9U)                                            </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9787e28f4d47535624b593b042e7aef"> 1703</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9_Msk      (0x1U &lt;&lt; CAN_FM1R_FBM9_Pos)                     </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 1704</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM9          CAN_FM1R_FBM9_Msk                               </span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Pos     (10U)                                           </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb10a1a029fdb320217c7443225df7f8"> 1706</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM10_Pos)                    </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 1707</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM10         CAN_FM1R_FBM10_Msk                              </span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Pos     (11U)                                           </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8a7616c4e1d6b08a96a629877107ad"> 1709</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM11_Pos)                    </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 1710</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM11         CAN_FM1R_FBM11_Msk                              </span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Pos     (12U)                                           </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b7c4c9581b2f876fe0cdf0bba3edaf"> 1712</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM12_Pos)                    </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 1713</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM12         CAN_FM1R_FBM12_Msk                              </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Pos     (13U)                                           </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e0f2dc1023e882b4f2392c68444858"> 1715</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM13_Pos)                    </span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 1716</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM13         CAN_FM1R_FBM13_Msk                              </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM14_Pos     (14U)                                           </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc6cdb01d2d74ae091d20b682ceb0e3"> 1718</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM14_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM14_Pos)                    </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae348cc5bec6eecd8a188c3e90a9618d1"> 1719</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM14         CAN_FM1R_FBM14_Msk                              </span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM15_Pos     (15U)                                           </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d59e547e543eeddb35d6d003b18458c"> 1721</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM15_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM15_Pos)                    </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815c710d287cec5c46a901d01e4cac76"> 1722</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM15         CAN_FM1R_FBM15_Msk                              </span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM16_Pos     (16U)                                           </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd51db2c7330341bf43bb888e63a61f5"> 1724</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM16_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM16_Pos)                    </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6500fcdf1baf5d5019364ad155e30bf0"> 1725</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM16         CAN_FM1R_FBM16_Msk                              </span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM17_Pos     (17U)                                           </span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54acc06d013985e059388599e2df40b7"> 1727</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM17_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM17_Pos)                    </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698a1a5cf309ba539973ad61a08ed531"> 1728</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM17         CAN_FM1R_FBM17_Msk                              </span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM18_Pos     (18U)                                           </span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7251ea74eaf728ad4538cd5a6ac34eaa"> 1730</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM18_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM18_Pos)                    </span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47585a76a3ddf465abad7176e993ca1"> 1731</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM18         CAN_FM1R_FBM18_Msk                              </span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM19_Pos     (19U)                                           </span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185b29bf8e41d61399645ccab8efdf07"> 1733</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM19_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM19_Pos)                    </span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c9e6ce3b2e262912480c533cb94c30"> 1734</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM19         CAN_FM1R_FBM19_Msk                              </span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM20_Pos     (20U)                                           </span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3557afecc8db6dab2c8ab6a19a76b245"> 1736</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM20_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM20_Pos)                    </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4af2f860f3d7c3bf3509daf366143baf"> 1737</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM20         CAN_FM1R_FBM20_Msk                              </span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM21_Pos     (21U)                                           </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4575301b441f99be4fecfbdc0c06a5"> 1739</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM21_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM21_Pos)                    </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bfdcf62b11bffb9afbee7f6258f089b"> 1740</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM21         CAN_FM1R_FBM21_Msk                              </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM22_Pos     (22U)                                           </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad10cf074d53c11a4700ad7983e2ba34"> 1742</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM22_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM22_Pos)                    </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e71ecc049fe1c882be5e03aaecdc01"> 1743</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM22         CAN_FM1R_FBM22_Msk                              </span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM23_Pos     (23U)                                           </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600617dc97adc1e75a2abcf1909d3b"> 1745</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM23_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM23_Pos)                    </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70ac1d53ad6dbc162272b92aa704eff4"> 1746</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM23         CAN_FM1R_FBM23_Msk                              </span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM24_Pos     (24U)                                           </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d68bf08a503f10fa7c9728ddafa8ed7"> 1748</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM24_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM24_Pos)                    </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2befceefa1b4600adb96b1150a738dcf"> 1749</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM24         CAN_FM1R_FBM24_Msk                              </span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM25_Pos     (25U)                                           </span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f8c432102ad6270ae8c8faa92599e7"> 1751</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM25_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM25_Pos)                    </span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8302ff02a952e32bd6cb5d8ce17ef94"> 1752</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM25         CAN_FM1R_FBM25_Msk                              </span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM26_Pos     (26U)                                           </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83528f848c64886be406a292c49f6b55"> 1754</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM26_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM26_Pos)                    </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea4af83b76361928669dc1de5681bd5"> 1755</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM26         CAN_FM1R_FBM26_Msk                              </span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM27_Pos     (27U)                                           </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50cb4ff71b1cf38397efdff320e80cb"> 1757</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM27_Msk     (0x1U &lt;&lt; CAN_FM1R_FBM27_Pos)                    </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40ca208f170b85611874b2f832623aa8"> 1758</a></span>&#160;<span class="preprocessor">#define CAN_FM1R_FBM27         CAN_FM1R_FBM27_Msk                              </span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Pos       (0U)                                            </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5fd354abb81f726d16ba3df34d75d2"> 1762</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC_Msk       (0xFFFFFFFU &lt;&lt; CAN_FS1R_FSC_Pos)                </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 1763</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC           CAN_FS1R_FSC_Msk                                </span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Pos      (0U)                                            </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521e7ed67be2a02528c2dd393abf8980"> 1765</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC0_Pos)                     </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 1766</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC0          CAN_FS1R_FSC0_Msk                               </span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Pos      (1U)                                            </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1084aab8cb7c0fa2ebb1d54c8b1e5aec"> 1768</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC1_Pos)                     </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 1769</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC1          CAN_FS1R_FSC1_Msk                               </span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Pos      (2U)                                            </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c2bf5abff8b81f574f616837e91391"> 1771</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC2_Pos)                     </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 1772</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC2          CAN_FS1R_FSC2_Msk                               </span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3_Pos      (3U)                                            </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8783da3e87efcfa99529dc7f6d3e9b8e"> 1774</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC3_Pos)                     </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 1775</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC3          CAN_FS1R_FSC3_Msk                               </span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4_Pos      (4U)                                            </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ca51fc93d252a1a57a65ebf4163c46"> 1777</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC4_Pos)                     </span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 1778</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC4          CAN_FS1R_FSC4_Msk                               </span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5_Pos      (5U)                                            </span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3efc361a57e98dc7fd35b9ad6db3f3"> 1780</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC5_Pos)                     </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 1781</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC5          CAN_FS1R_FSC5_Msk                               </span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6_Pos      (6U)                                            </span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42808ce8e7e8c94c7a1748bc42b256"> 1783</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC6_Pos)                     </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 1784</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC6          CAN_FS1R_FSC6_Msk                               </span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7_Pos      (7U)                                            </span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d4a45e6f9068e4c7ed2af48eeb9e16"> 1786</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC7_Pos)                     </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 1787</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC7          CAN_FS1R_FSC7_Msk                               </span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8_Pos      (8U)                                            </span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90fee6d415260e5eb61df78ff0bbc3d"> 1789</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC8_Pos)                     </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 1790</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC8          CAN_FS1R_FSC8_Msk                               </span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9_Pos      (9U)                                            </span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb2cac86c92bee0c7d29a1ee401aaa0"> 1792</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9_Msk      (0x1U &lt;&lt; CAN_FS1R_FSC9_Pos)                     </span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 1793</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC9          CAN_FS1R_FSC9_Msk                               </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10_Pos     (10U)                                           </span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4915e6d23184afe98e5669b2575bfad"> 1795</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC10_Pos)                    </span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 1796</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC10         CAN_FS1R_FSC10_Msk                              </span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11_Pos     (11U)                                           </span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d1cabb7f95d9e773867888654ea3b0"> 1798</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC11_Pos)                    </span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 1799</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC11         CAN_FS1R_FSC11_Msk                              </span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12_Pos     (12U)                                           </span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12de017f6c66c2b893b34d99c36c031"> 1801</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC12_Pos)                    </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 1802</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC12         CAN_FS1R_FSC12_Msk                              </span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13_Pos     (13U)                                           </span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325adfc64e83297e5feb842002f09142"> 1804</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC13_Pos)                    </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 1805</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC13         CAN_FS1R_FSC13_Msk                              </span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC14_Pos     (14U)                                           </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34624026fcafcbee1b6c88d7e7756aae"> 1807</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC14_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC14_Pos)                    </span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361a4228de4644d1d6a810f4d074eb5f"> 1808</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC14         CAN_FS1R_FSC14_Msk                              </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC15_Pos     (15U)                                           </span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49834a4dc96f2cb8f792bd39d032abb4"> 1810</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC15_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC15_Pos)                    </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5ff2e59c16311405dc891f956c7ec96"> 1811</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC15         CAN_FS1R_FSC15_Msk                              </span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC16_Pos     (16U)                                           </span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb533d142b86083e8b163adc30999a7"> 1813</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC16_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC16_Pos)                    </span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0996ddbc1dcd487c052a0ae81ab852e"> 1814</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC16         CAN_FS1R_FSC16_Msk                              </span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC17_Pos     (17U)                                           </span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4c2ff7be6ee9b3e31108c9877aef03"> 1816</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC17_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC17_Pos)                    </span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65482dccb8701bf35d1397aadc1e7dde"> 1817</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC17         CAN_FS1R_FSC17_Msk                              </span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC18_Pos     (18U)                                           </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d890a441fc7b0a75e36caf1cbd7f2d"> 1819</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC18_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC18_Pos)                    </span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2657192999f8d7f7fdd5c5ef14d884f"> 1820</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC18         CAN_FS1R_FSC18_Msk                              </span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC19_Pos     (19U)                                           </span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562629687ae7a0c506aa310709b5451e"> 1822</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC19_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC19_Pos)                    </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd584a3a9b6d6ae964c0484decb86a93"> 1823</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC19         CAN_FS1R_FSC19_Msk                              </span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC20_Pos     (20U)                                           </span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0fce6ba0c9c134b3f634c8495b1e9a2"> 1825</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC20_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC20_Pos)                    </span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a5e1f0f1a66d607984d02b96b7fa2a"> 1826</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC20         CAN_FS1R_FSC20_Msk                              </span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC21_Pos     (21U)                                           </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga733db908c55117942e05d21f1ed80d7e"> 1828</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC21_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC21_Pos)                    </span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1d6dbc3fc5025a9e7416cc4b40cb7d"> 1829</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC21         CAN_FS1R_FSC21_Msk                              </span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC22_Pos     (22U)                                           </span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe5f4c3cd58ca9f4749942e3e6e04ee"> 1831</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC22_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC22_Pos)                    </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586c662a1dd2458cd1644e597c8da86d"> 1832</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC22         CAN_FS1R_FSC22_Msk                              </span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC23_Pos     (23U)                                           </span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8a8529c7e6e9b2d9bcd4512888365a"> 1834</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC23_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC23_Pos)                    </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941b39874446041b446c3102646a49b8"> 1835</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC23         CAN_FS1R_FSC23_Msk                              </span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC24_Pos     (24U)                                           </span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68e6bfdc20abbec37b36857af02f466d"> 1837</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC24_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC24_Pos)                    </span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702728de40ecf0afc5bc8f05ee243ece"> 1838</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC24         CAN_FS1R_FSC24_Msk                              </span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC25_Pos     (25U)                                           </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211e33f4ca75397983086826a688656"> 1840</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC25_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC25_Pos)                    </span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd08e49dcb537e967ef7e8a7b30e9d0"> 1841</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC25         CAN_FS1R_FSC25_Msk                              </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC26_Pos     (26U)                                           </span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d55d2d1459b5de35264036663bc430b"> 1843</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC26_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC26_Pos)                    </span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac642623c62041b1be7ce3af929c4f924"> 1844</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC26         CAN_FS1R_FSC26_Msk                              </span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC27_Pos     (27U)                                           </span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2c04e71ea402536a26c54e6f23116d"> 1846</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC27_Msk     (0x1U &lt;&lt; CAN_FS1R_FSC27_Pos)                    </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e86579ebc64eda3a65fd8d40e15af57"> 1847</a></span>&#160;<span class="preprocessor">#define CAN_FS1R_FSC27         CAN_FS1R_FSC27_Msk                              </span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA_Pos      (0U)                                            </span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6813f166c5bc78b7ceabcaf544202e"> 1851</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA_Msk      (0xFFFFFFFU &lt;&lt; CAN_FFA1R_FFA_Pos)               </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 1852</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA          CAN_FFA1R_FFA_Msk                               </span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0_Pos     (0U)                                            </span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a732f91a0c26a9e29151486e2af798"> 1854</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA0_Pos)                    </span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 1855</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA0         CAN_FFA1R_FFA0_Msk                              </span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1_Pos     (1U)                                            </span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f0c606853b771a99e052cd0fe0995"> 1857</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA1_Pos)                    </span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 1858</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA1         CAN_FFA1R_FFA1_Msk                              </span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2_Pos     (2U)                                            </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197d8ba6187ed4b6842505ae99104992"> 1860</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA2_Pos)                    </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 1861</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA2         CAN_FFA1R_FFA2_Msk                              </span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3_Pos     (3U)                                            </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c1a5ee723cd899b098e277386d86a4"> 1863</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA3_Pos)                    </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 1864</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA3         CAN_FFA1R_FFA3_Msk                              </span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4_Pos     (4U)                                            </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d03c010394020f6172d2fceba9e02ea"> 1866</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA4_Pos)                    </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 1867</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA4         CAN_FFA1R_FFA4_Msk                              </span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5_Pos     (5U)                                            </span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51918688a8985d110c995bf441a4f763"> 1869</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA5_Pos)                    </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 1870</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA5         CAN_FFA1R_FFA5_Msk                              </span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6_Pos     (6U)                                            </span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b319af3e2f1b59d544501192e24b68"> 1872</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA6_Pos)                    </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 1873</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA6         CAN_FFA1R_FFA6_Msk                              </span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7_Pos     (7U)                                            </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ff14edc65346f9e08e9f259a7fd45a"> 1875</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA7_Pos)                    </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 1876</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA7         CAN_FFA1R_FFA7_Msk                              </span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8_Pos     (8U)                                            </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141132dbc9c5d5a0a125c8aae363445b"> 1878</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA8_Pos)                    </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 1879</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA8         CAN_FFA1R_FFA8_Msk                              </span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9_Pos     (9U)                                            </span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3270aaea7647ea2c5ccbaf747ceffb5b"> 1881</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9_Msk     (0x1U &lt;&lt; CAN_FFA1R_FFA9_Pos)                    </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 1882</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA9         CAN_FFA1R_FFA9_Msk                              </span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10_Pos    (10U)                                           </span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac746965c32524f17be780be809bf29"> 1884</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA10_Pos)                   </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 1885</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA10        CAN_FFA1R_FFA10_Msk                             </span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11_Pos    (11U)                                           </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fec989f32c99595a73b0910dc92787"> 1887</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA11_Pos)                   </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 1888</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA11        CAN_FFA1R_FFA11_Msk                             </span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12_Pos    (12U)                                           </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3859f0d8f9b1a52beaa72de195222b"> 1890</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA12_Pos)                   </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 1891</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA12        CAN_FFA1R_FFA12_Msk                             </span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13_Pos    (13U)                                           </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff3bf3a563646cf44a6dacfa1652cb0"> 1893</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA13_Pos)                   </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 1894</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA13        CAN_FFA1R_FFA13_Msk                             </span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA14_Pos    (14U)                                           </span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10da524219356b7c7aa0fff90ef718f1"> 1896</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA14_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA14_Pos)                   </span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc473bfe275c940734d2c1775d982d"> 1897</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA14        CAN_FFA1R_FFA14_Msk                             </span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA15_Pos    (15U)                                           </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef1dfb17246f207f68f459a0f7f440df"> 1899</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA15_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA15_Pos)                   </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72b1a17bc4a9c7ec3251af645e290d"> 1900</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA15        CAN_FFA1R_FFA15_Msk                             </span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA16_Pos    (16U)                                           </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f03a68e7428cc6c56b0f755246ecff4"> 1902</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA16_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA16_Pos)                   </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac411834c4a2118354f7b160c292dd6"> 1903</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA16        CAN_FFA1R_FFA16_Msk                             </span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA17_Pos    (17U)                                           </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eccf63346520ce0fc6d72774b62957d"> 1905</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA17_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA17_Pos)                   </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b3c3d378246929f1092416546aa45"> 1906</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA17        CAN_FFA1R_FFA17_Msk                             </span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA18_Pos    (18U)                                           </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad328f6b0426811376fb96edd92ee17dd"> 1908</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA18_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA18_Pos)                   </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2bf72b9f9c57ddcaf09449a208a4ef"> 1909</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA18        CAN_FFA1R_FFA18_Msk                             </span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA19_Pos    (19U)                                           </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc95b44aaf8c77fb00666241311d78b"> 1911</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA19_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA19_Pos)                   </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a2371494a1ab03e90ff471b4e88d4eb"> 1912</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA19        CAN_FFA1R_FFA19_Msk                             </span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA20_Pos    (20U)                                           </span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87cf0758a707ef8bae3f14ca07009487"> 1914</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA20_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA20_Pos)                   </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7359bb245f5bc6f9298bdae577c7f2d1"> 1915</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA20        CAN_FFA1R_FFA20_Msk                             </span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA21_Pos    (21U)                                           </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49398f11989a0fac67eea74c169add65"> 1917</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA21_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA21_Pos)                   </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4390bdfd6fb22feb6b64de18b45304d8"> 1918</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA21        CAN_FFA1R_FFA21_Msk                             </span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA22_Pos    (22U)                                           </span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab501571f610235c7a89d5ed6148ee4bb"> 1920</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA22_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA22_Pos)                   </span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga029cfaf7e13f5214dd3e056b0984b1d8"> 1921</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA22        CAN_FFA1R_FFA22_Msk                             </span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA23_Pos    (23U)                                           </span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1258ce7b88510c0942cca2ec7443c749"> 1923</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA23_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA23_Pos)                   </span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad969df81e8f4d8902ddf9ac76c7ff9d2"> 1924</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA23        CAN_FFA1R_FFA23_Msk                             </span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA24_Pos    (24U)                                           </span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe02633e558b53290fc5645ac903318"> 1926</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA24_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA24_Pos)                   </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1adf29e37676017c67204623a45985"> 1927</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA24        CAN_FFA1R_FFA24_Msk                             </span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA25_Pos    (25U)                                           </span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf586e3c813baaa9026b78e158c90df0c"> 1929</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA25_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA25_Pos)                   </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40553faf034d88e215c71d40c08f774e"> 1930</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA25        CAN_FFA1R_FFA25_Msk                             </span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA26_Pos    (26U)                                           </span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac224810fe7b45a273faa3d655bc64d44"> 1932</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA26_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA26_Pos)                   </span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d347ff7528138f59d223adf7c838440"> 1933</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA26        CAN_FFA1R_FFA26_Msk                             </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA27_Pos    (27U)                                           </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae312771a3ea200b9df91e30ddc1392d2"> 1935</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA27_Msk    (0x1U &lt;&lt; CAN_FFA1R_FFA27_Pos)                   </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ace5c7e4d87bebdc36d66de6cef7442"> 1936</a></span>&#160;<span class="preprocessor">#define CAN_FFA1R_FFA27        CAN_FFA1R_FFA27_Msk                             </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT_Pos      (0U)                                            </span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f05941c6d7ad0294283a20dc4307a56"> 1940</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT_Msk      (0xFFFFFFFU &lt;&lt; CAN_FA1R_FACT_Pos)               </span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 1941</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT          CAN_FA1R_FACT_Msk                               </span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0_Pos     (0U)                                            </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc33c5308d541004ba2961a7d0527278"> 1943</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT0_Pos)                    </span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 1944</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT0         CAN_FA1R_FACT0_Msk                              </span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1_Pos     (1U)                                            </span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10ee3a44fa9dc10a77c9a0668a19ddab"> 1946</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT1_Pos)                    </span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 1947</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT1         CAN_FA1R_FACT1_Msk                              </span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2_Pos     (2U)                                            </span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc57ac18afd7bd0eb14e84dbc265a83"> 1949</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT2_Pos)                    </span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 1950</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT2         CAN_FA1R_FACT2_Msk                              </span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3_Pos     (3U)                                            </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b6a83d65b39753f8208f45d0d72ce"> 1952</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT3_Pos)                    </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 1953</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT3         CAN_FA1R_FACT3_Msk                              </span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4_Pos     (4U)                                            </span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562dc354461029230ead72878c01ba30"> 1955</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT4_Pos)                    </span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 1956</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT4         CAN_FA1R_FACT4_Msk                              </span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5_Pos     (5U)                                            </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe67ef97c9d6b04fcad49eccad2ce8a1"> 1958</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT5_Pos)                    </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 1959</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT5         CAN_FA1R_FACT5_Msk                              </span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6_Pos     (6U)                                            </span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13ad536db58592d5b4f2beb9c4f0469"> 1961</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT6_Pos)                    </span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 1962</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT6         CAN_FA1R_FACT6_Msk                              </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7_Pos     (7U)                                            </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a9fa687af9f4bc3800be29ee32a3e6"> 1964</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT7_Pos)                    </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 1965</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT7         CAN_FA1R_FACT7_Msk                              </span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8_Pos     (8U)                                            </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9addaf5198f1b165bb8a1c5abe8c9a1f"> 1967</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT8_Pos)                    </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 1968</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT8         CAN_FA1R_FACT8_Msk                              </span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9_Pos     (9U)                                            </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb920b1dd24719e2fe959bc9fa27b2c"> 1970</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9_Msk     (0x1U &lt;&lt; CAN_FA1R_FACT9_Pos)                    </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 1971</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT9         CAN_FA1R_FACT9_Msk                              </span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10_Pos    (10U)                                           </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff61cabd030366925d3f3608cd81ec4"> 1973</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT10_Pos)                   </span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 1974</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT10        CAN_FA1R_FACT10_Msk                             </span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11_Pos    (11U)                                           </span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad043d708a8b891182f6f36217bba8a70"> 1976</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT11_Pos)                   </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 1977</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT11        CAN_FA1R_FACT11_Msk                             </span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12_Pos    (12U)                                           </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7de851ce57bd07d4913bd409dee3f51"> 1979</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT12_Pos)                   </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 1980</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT12        CAN_FA1R_FACT12_Msk                             </span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13_Pos    (13U)                                           </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc2cc6acea1e2a86083f9f0d5ce05c0"> 1982</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT13_Pos)                   </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 1983</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT13        CAN_FA1R_FACT13_Msk                             </span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT14_Pos    (14U)                                           </span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aad7b1d23bd498ecd99b4adcb239560"> 1985</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT14_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT14_Pos)                   </span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2de45b22180cee8e9b3fef000869af3"> 1986</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT14        CAN_FA1R_FACT14_Msk                             </span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT15_Pos    (15U)                                           </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0e0b9363ac2965048f42ce3abc9518"> 1988</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT15_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT15_Pos)                   </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8c965500f24cb92a72038e9db3a03"> 1989</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT15        CAN_FA1R_FACT15_Msk                             </span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT16_Pos    (16U)                                           </span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b832148df149f3f89b168bf1da68449"> 1991</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT16_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT16_Pos)                   </span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4054fdf1fced195e59509a2282fd023"> 1992</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT16        CAN_FA1R_FACT16_Msk                             </span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT17_Pos    (17U)                                           </span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1081e22c20c398d0a24cf2dba852ba"> 1994</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT17_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT17_Pos)                   </span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0970d03bb791397495af0762f54d65"> 1995</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT17        CAN_FA1R_FACT17_Msk                             </span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT18_Pos    (18U)                                           </span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0844889fa76d91d278d5694d916a04ca"> 1997</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT18_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT18_Pos)                   </span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98ba61a8ef9d4e5cea606148281e432d"> 1998</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT18        CAN_FA1R_FACT18_Msk                             </span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT19_Pos    (19U)                                           </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74353cfdb58079f47563079de3fd778b"> 2000</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT19_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT19_Pos)                   </span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87064c634cec6fc2ee70fecbb04b92c2"> 2001</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT19        CAN_FA1R_FACT19_Msk                             </span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT20_Pos    (20U)                                           </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga093d17300bad7b8fa43bd6d264b07217"> 2003</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT20_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT20_Pos)                   </span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0222f2ac5c4d4b9e6382d4dd8286bb2"> 2004</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT20        CAN_FA1R_FACT20_Msk                             </span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT21_Pos    (21U)                                           </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bcf854bcce93e28d97db435631b81d8"> 2006</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT21_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT21_Pos)                   </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22534866322499e9d05513f0d41754fe"> 2007</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT21        CAN_FA1R_FACT21_Msk                             </span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT22_Pos    (22U)                                           </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1090ef53e33de146fb08fdee8e8874f9"> 2009</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT22_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT22_Pos)                   </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9febd35acb8257833bf9dbbe18b063b"> 2010</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT22        CAN_FA1R_FACT22_Msk                             </span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT23_Pos    (23U)                                           </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64eea4ed2c7c6a0c0c1a1b2e4acfd32f"> 2012</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT23_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT23_Pos)                   </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12e95e773be98669c171971d3be8cc8b"> 2013</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT23        CAN_FA1R_FACT23_Msk                             </span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT24_Pos    (24U)                                           </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57f3f41e8a31cd07be66cbd05eabfbe4"> 2015</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT24_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT24_Pos)                   </span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63dd04052a79614027b3efe30ea1724a"> 2016</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT24        CAN_FA1R_FACT24_Msk                             </span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT25_Pos    (25U)                                           </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5955b25bf2b59795d8864719ff0bf0"> 2018</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT25_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT25_Pos)                   </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994fbfb885e73b4221b64f8bcb19631e"> 2019</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT25        CAN_FA1R_FACT25_Msk                             </span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT26_Pos    (26U)                                           </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30095caad0d9f62fc1aa0ba0ddd70c7"> 2021</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT26_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT26_Pos)                   </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf64c2c798a0c3bbe2745bf603e034a89"> 2022</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT26        CAN_FA1R_FACT26_Msk                             </span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT27_Pos    (27U)                                           </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4c4ecc7e23c652a42b36df4494bc0bf"> 2024</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT27_Msk    (0x1U &lt;&lt; CAN_FA1R_FACT27_Pos)                   </span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf72e900b51c3c380a81832d0314643c2"> 2025</a></span>&#160;<span class="preprocessor">#define CAN_FA1R_FACT27        CAN_FA1R_FACT27_Msk                             </span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf41ce0d3efb93360593d51fc1507ef37"> 2029</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0_Msk       (0x1U &lt;&lt; CAN_F0R1_FB0_Pos)                      </span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 2030</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB0           CAN_F0R1_FB0_Msk                                </span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf16111eec26fa5058aeac0945c0a481"> 2032</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1_Msk       (0x1U &lt;&lt; CAN_F0R1_FB1_Pos)                      </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 2033</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB1           CAN_F0R1_FB1_Msk                                </span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269a36e254bdc397d46b7b04b25cf58c"> 2035</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2_Msk       (0x1U &lt;&lt; CAN_F0R1_FB2_Pos)                      </span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 2036</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB2           CAN_F0R1_FB2_Msk                                </span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40133f8c3bdff4edac51999e63eb616"> 2038</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3_Msk       (0x1U &lt;&lt; CAN_F0R1_FB3_Pos)                      </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 2039</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB3           CAN_F0R1_FB3_Msk                                </span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5be6df46bddda042bca88f23939d6cf"> 2041</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4_Msk       (0x1U &lt;&lt; CAN_F0R1_FB4_Pos)                      </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 2042</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB4           CAN_F0R1_FB4_Msk                                </span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d0c4979d148b7aadf88999d127a8e4"> 2044</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5_Msk       (0x1U &lt;&lt; CAN_F0R1_FB5_Pos)                      </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 2045</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB5           CAN_F0R1_FB5_Msk                                </span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559e44745ca384b08f8e3d370539e2a4"> 2047</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6_Msk       (0x1U &lt;&lt; CAN_F0R1_FB6_Pos)                      </span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 2048</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB6           CAN_F0R1_FB6_Msk                                </span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0b187d74d01d2d7a9e0946287a523f"> 2050</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7_Msk       (0x1U &lt;&lt; CAN_F0R1_FB7_Pos)                      </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 2051</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB7           CAN_F0R1_FB7_Msk                                </span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae373e9d2f9a170895ffab6051243a0f6"> 2053</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8_Msk       (0x1U &lt;&lt; CAN_F0R1_FB8_Pos)                      </span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 2054</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB8           CAN_F0R1_FB8_Msk                                </span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ac0f1442cbee02cb21fca28b5fc61f6"> 2056</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9_Msk       (0x1U &lt;&lt; CAN_F0R1_FB9_Pos)                      </span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 2057</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB9           CAN_F0R1_FB9_Msk                                </span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb7c073dbc77461d7519a85f6377a08"> 2059</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10_Msk      (0x1U &lt;&lt; CAN_F0R1_FB10_Pos)                     </span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 2060</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB10          CAN_F0R1_FB10_Msk                               </span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f982ab6a096e4421079c592b6791d47"> 2062</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11_Msk      (0x1U &lt;&lt; CAN_F0R1_FB11_Pos)                     </span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 2063</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB11          CAN_F0R1_FB11_Msk                               </span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70bfdc26446118697edbcd2d95b7676"> 2065</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12_Msk      (0x1U &lt;&lt; CAN_F0R1_FB12_Pos)                     </span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 2066</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB12          CAN_F0R1_FB12_Msk                               </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67a5fe07e6f9e3b3330ad2a46d69d98"> 2068</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13_Msk      (0x1U &lt;&lt; CAN_F0R1_FB13_Pos)                     </span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 2069</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB13          CAN_F0R1_FB13_Msk                               </span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac932d38da89bcc4fe8cde14ebb59a29e"> 2071</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14_Msk      (0x1U &lt;&lt; CAN_F0R1_FB14_Pos)                     </span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 2072</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB14          CAN_F0R1_FB14_Msk                               </span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b253d3185e16b606150fee2a19760d"> 2074</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15_Msk      (0x1U &lt;&lt; CAN_F0R1_FB15_Pos)                     </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 2075</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB15          CAN_F0R1_FB15_Msk                               </span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87631b267fd39cfee4d253a3d7295b2"> 2077</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16_Msk      (0x1U &lt;&lt; CAN_F0R1_FB16_Pos)                     </span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 2078</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB16          CAN_F0R1_FB16_Msk                               </span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35416758e3db5bceaff708bdbe5bdc0"> 2080</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17_Msk      (0x1U &lt;&lt; CAN_F0R1_FB17_Pos)                     </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 2081</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB17          CAN_F0R1_FB17_Msk                               </span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a49c7f4d13a4e4b4038caaea711391"> 2083</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18_Msk      (0x1U &lt;&lt; CAN_F0R1_FB18_Pos)                     </span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 2084</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB18          CAN_F0R1_FB18_Msk                               </span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a34023fcd221fc010aaa51065d59dc"> 2086</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19_Msk      (0x1U &lt;&lt; CAN_F0R1_FB19_Pos)                     </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 2087</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB19          CAN_F0R1_FB19_Msk                               </span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574954093b93f62bcfa5cd31e366c2e8"> 2089</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20_Msk      (0x1U &lt;&lt; CAN_F0R1_FB20_Pos)                     </span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 2090</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB20          CAN_F0R1_FB20_Msk                               </span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41cb6ebc16634fc1a187d536575f47dc"> 2092</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21_Msk      (0x1U &lt;&lt; CAN_F0R1_FB21_Pos)                     </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 2093</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB21          CAN_F0R1_FB21_Msk                               </span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56eff75e99dbbdd3e4ffe99ae98cd769"> 2095</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22_Msk      (0x1U &lt;&lt; CAN_F0R1_FB22_Pos)                     </span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 2096</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB22          CAN_F0R1_FB22_Msk                               </span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d558afd743b97060008ebad600c249"> 2098</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23_Msk      (0x1U &lt;&lt; CAN_F0R1_FB23_Pos)                     </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 2099</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB23          CAN_F0R1_FB23_Msk                               </span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05249fde15f0ea5a4447a370ba33f344"> 2101</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24_Msk      (0x1U &lt;&lt; CAN_F0R1_FB24_Pos)                     </span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 2102</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB24          CAN_F0R1_FB24_Msk                               </span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e99f0edf1d250d640fda6790e5f8e7"> 2104</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25_Msk      (0x1U &lt;&lt; CAN_F0R1_FB25_Pos)                     </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 2105</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB25          CAN_F0R1_FB25_Msk                               </span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d00a7d84706b341bf587c7f329ddf88"> 2107</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26_Msk      (0x1U &lt;&lt; CAN_F0R1_FB26_Pos)                     </span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 2108</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB26          CAN_F0R1_FB26_Msk                               </span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf334329b9d4faf3443e12317303b45d6"> 2110</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27_Msk      (0x1U &lt;&lt; CAN_F0R1_FB27_Pos)                     </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 2111</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB27          CAN_F0R1_FB27_Msk                               </span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb63f1377b7f9dfd87c3ef59a5977ee3"> 2113</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28_Msk      (0x1U &lt;&lt; CAN_F0R1_FB28_Pos)                     </span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 2114</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB28          CAN_F0R1_FB28_Msk                               </span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7e2b3d7caf0ff01c856374d60f8345"> 2116</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29_Msk      (0x1U &lt;&lt; CAN_F0R1_FB29_Pos)                     </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 2117</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB29          CAN_F0R1_FB29_Msk                               </span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9766eac13c78b86a31cd64e0d6bea0d"> 2119</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30_Msk      (0x1U &lt;&lt; CAN_F0R1_FB30_Pos)                     </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 2120</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB30          CAN_F0R1_FB30_Msk                               </span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e5e5a0416bc721a85eb46e256c35262"> 2122</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31_Msk      (0x1U &lt;&lt; CAN_F0R1_FB31_Pos)                     </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 2123</a></span>&#160;<span class="preprocessor">#define CAN_F0R1_FB31          CAN_F0R1_FB31_Msk                               </span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7196f5a41c5a7692fa31249177a70de5"> 2127</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0_Msk       (0x1U &lt;&lt; CAN_F1R1_FB0_Pos)                      </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 2128</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB0           CAN_F1R1_FB0_Msk                                </span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa957dafcd250c1c36d38a0da7a94d0b6"> 2130</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1_Msk       (0x1U &lt;&lt; CAN_F1R1_FB1_Pos)                      </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 2131</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB1           CAN_F1R1_FB1_Msk                                </span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76348b5edccc3dff80131b8c8c66d91"> 2133</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2_Msk       (0x1U &lt;&lt; CAN_F1R1_FB2_Pos)                      </span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 2134</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB2           CAN_F1R1_FB2_Msk                                </span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489dfc442d364861f5f985aae7651179"> 2136</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3_Msk       (0x1U &lt;&lt; CAN_F1R1_FB3_Pos)                      </span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 2137</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB3           CAN_F1R1_FB3_Msk                                </span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fba4b8013f5aa76ca9008eb1942423"> 2139</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4_Msk       (0x1U &lt;&lt; CAN_F1R1_FB4_Pos)                      </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 2140</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB4           CAN_F1R1_FB4_Msk                                </span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13b02c35ea2380f0f839784fc618090a"> 2142</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5_Msk       (0x1U &lt;&lt; CAN_F1R1_FB5_Pos)                      </span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 2143</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB5           CAN_F1R1_FB5_Msk                                </span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe821726bd0ab42de7eb6ba9b497e56"> 2145</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6_Msk       (0x1U &lt;&lt; CAN_F1R1_FB6_Pos)                      </span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 2146</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB6           CAN_F1R1_FB6_Msk                                </span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655b773dfa0dfe1e62cd8560a8dcb150"> 2148</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7_Msk       (0x1U &lt;&lt; CAN_F1R1_FB7_Pos)                      </span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 2149</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB7           CAN_F1R1_FB7_Msk                                </span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1dd516a1cf52c63b64b028d7528da7b"> 2151</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8_Msk       (0x1U &lt;&lt; CAN_F1R1_FB8_Pos)                      </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 2152</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB8           CAN_F1R1_FB8_Msk                                </span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4645154d1f265dee267626ae43e35eae"> 2154</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9_Msk       (0x1U &lt;&lt; CAN_F1R1_FB9_Pos)                      </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 2155</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB9           CAN_F1R1_FB9_Msk                                </span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbe75098babb0ad9de21a966115c4cb"> 2157</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10_Msk      (0x1U &lt;&lt; CAN_F1R1_FB10_Pos)                     </span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 2158</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB10          CAN_F1R1_FB10_Msk                               </span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b5ea83ec6fdbcc28d0f2c907276bec9"> 2160</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11_Msk      (0x1U &lt;&lt; CAN_F1R1_FB11_Pos)                     </span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 2161</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB11          CAN_F1R1_FB11_Msk                               </span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd728a049ed7528b585dd56bd4e1d2cd"> 2163</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12_Msk      (0x1U &lt;&lt; CAN_F1R1_FB12_Pos)                     </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 2164</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB12          CAN_F1R1_FB12_Msk                               </span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf67d90e15499f16cb9903c75ffa2cdd"> 2166</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13_Msk      (0x1U &lt;&lt; CAN_F1R1_FB13_Pos)                     </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 2167</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB13          CAN_F1R1_FB13_Msk                               </span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd92e83b650c454a58a4e5bb0a2bae0"> 2169</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14_Msk      (0x1U &lt;&lt; CAN_F1R1_FB14_Pos)                     </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 2170</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB14          CAN_F1R1_FB14_Msk                               </span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303d03c806b2cd4ae51703db085ff55b"> 2172</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15_Msk      (0x1U &lt;&lt; CAN_F1R1_FB15_Pos)                     </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 2173</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB15          CAN_F1R1_FB15_Msk                               </span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd648d6b54d04ac636e7536a08d11ebb"> 2175</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16_Msk      (0x1U &lt;&lt; CAN_F1R1_FB16_Pos)                     </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 2176</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB16          CAN_F1R1_FB16_Msk                               </span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d839533fbd0dcc34aee11644d5f849"> 2178</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17_Msk      (0x1U &lt;&lt; CAN_F1R1_FB17_Pos)                     </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 2179</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB17          CAN_F1R1_FB17_Msk                               </span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67914799f407244afdbf1ade349dbf3"> 2181</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18_Msk      (0x1U &lt;&lt; CAN_F1R1_FB18_Pos)                     </span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 2182</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB18          CAN_F1R1_FB18_Msk                               </span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0c47dda83f3ce3f3e5b18f3fb93b35"> 2184</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19_Msk      (0x1U &lt;&lt; CAN_F1R1_FB19_Pos)                     </span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 2185</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB19          CAN_F1R1_FB19_Msk                               </span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122f1435ff77893cee8ec0d39fbfb178"> 2187</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20_Msk      (0x1U &lt;&lt; CAN_F1R1_FB20_Pos)                     </span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 2188</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB20          CAN_F1R1_FB20_Msk                               </span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7164f10425d3caf734b284f3bc3b5449"> 2190</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21_Msk      (0x1U &lt;&lt; CAN_F1R1_FB21_Pos)                     </span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 2191</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB21          CAN_F1R1_FB21_Msk                               </span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ddbed5a2b9531b528d32857123af10a"> 2193</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22_Msk      (0x1U &lt;&lt; CAN_F1R1_FB22_Pos)                     </span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 2194</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB22          CAN_F1R1_FB22_Msk                               </span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc01c86ecce551ede43bfeafbbbb384"> 2196</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23_Msk      (0x1U &lt;&lt; CAN_F1R1_FB23_Pos)                     </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 2197</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB23          CAN_F1R1_FB23_Msk                               </span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9660622aa2fe3253f7b29e7591462002"> 2199</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24_Msk      (0x1U &lt;&lt; CAN_F1R1_FB24_Pos)                     </span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 2200</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB24          CAN_F1R1_FB24_Msk                               </span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f80f8443876e5a992b6b320f19d537"> 2202</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25_Msk      (0x1U &lt;&lt; CAN_F1R1_FB25_Pos)                     </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 2203</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB25          CAN_F1R1_FB25_Msk                               </span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad90d82d2f8485e7e9a530992ac4a84e0"> 2205</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26_Msk      (0x1U &lt;&lt; CAN_F1R1_FB26_Pos)                     </span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 2206</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB26          CAN_F1R1_FB26_Msk                               </span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd73fe9a0c9c29fcb103e241ed3c4af"> 2208</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27_Msk      (0x1U &lt;&lt; CAN_F1R1_FB27_Pos)                     </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 2209</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB27          CAN_F1R1_FB27_Msk                               </span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1bc410d11b14bfa426de7b7977bee14"> 2211</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28_Msk      (0x1U &lt;&lt; CAN_F1R1_FB28_Pos)                     </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 2212</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB28          CAN_F1R1_FB28_Msk                               </span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48a223c7f7282dc22db7c2e0d557f35"> 2214</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29_Msk      (0x1U &lt;&lt; CAN_F1R1_FB29_Pos)                     </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 2215</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB29          CAN_F1R1_FB29_Msk                               </span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45ba201e41f2fd71cda39c7010f65e0"> 2217</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30_Msk      (0x1U &lt;&lt; CAN_F1R1_FB30_Pos)                     </span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 2218</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB30          CAN_F1R1_FB30_Msk                               </span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1345bf0889997c6316180e9754c3e18"> 2220</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31_Msk      (0x1U &lt;&lt; CAN_F1R1_FB31_Pos)                     </span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 2221</a></span>&#160;<span class="preprocessor">#define CAN_F1R1_FB31          CAN_F1R1_FB31_Msk                               </span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a7356281dd4bfe7825df1f7cf2cb9"> 2225</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0_Msk       (0x1U &lt;&lt; CAN_F2R1_FB0_Pos)                      </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 2226</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB0           CAN_F2R1_FB0_Msk                                </span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a45584a55de290532b6835fadf480a"> 2228</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1_Msk       (0x1U &lt;&lt; CAN_F2R1_FB1_Pos)                      </span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 2229</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB1           CAN_F2R1_FB1_Msk                                </span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42aa2e179dd31d2ef7373acb814223f2"> 2231</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2_Msk       (0x1U &lt;&lt; CAN_F2R1_FB2_Pos)                      </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 2232</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB2           CAN_F2R1_FB2_Msk                                </span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f6fc0a5744d9f9246ae814dde3a00"> 2234</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3_Msk       (0x1U &lt;&lt; CAN_F2R1_FB3_Pos)                      </span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 2235</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB3           CAN_F2R1_FB3_Msk                                </span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7555733c5e81d91c22ef16a2954e58a0"> 2237</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4_Msk       (0x1U &lt;&lt; CAN_F2R1_FB4_Pos)                      </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 2238</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB4           CAN_F2R1_FB4_Msk                                </span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3302502cfe80c87773630dbb3fe8eab1"> 2240</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5_Msk       (0x1U &lt;&lt; CAN_F2R1_FB5_Pos)                      </span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 2241</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB5           CAN_F2R1_FB5_Msk                                </span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c22e704c9d4404892df4086290e68ec"> 2243</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6_Msk       (0x1U &lt;&lt; CAN_F2R1_FB6_Pos)                      </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 2244</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB6           CAN_F2R1_FB6_Msk                                </span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569ec796b80a5c48de939b628a2368d8"> 2246</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7_Msk       (0x1U &lt;&lt; CAN_F2R1_FB7_Pos)                      </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 2247</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB7           CAN_F2R1_FB7_Msk                                </span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc5dd0d405b5a0e37c5a7b44e3ddb27d"> 2249</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8_Msk       (0x1U &lt;&lt; CAN_F2R1_FB8_Pos)                      </span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 2250</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB8           CAN_F2R1_FB8_Msk                                </span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c52c1e2532edd862c9480c22ee72340"> 2252</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9_Msk       (0x1U &lt;&lt; CAN_F2R1_FB9_Pos)                      </span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 2253</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB9           CAN_F2R1_FB9_Msk                                </span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a55a94cadc65b398bd15569223715"> 2255</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10_Msk      (0x1U &lt;&lt; CAN_F2R1_FB10_Pos)                     </span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 2256</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB10          CAN_F2R1_FB10_Msk                               </span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeac622ae5a702f2f5ca04eb6d07ba57"> 2258</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11_Msk      (0x1U &lt;&lt; CAN_F2R1_FB11_Pos)                     </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 2259</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB11          CAN_F2R1_FB11_Msk                               </span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dae1f468ba956371b53f200658cb93e"> 2261</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12_Msk      (0x1U &lt;&lt; CAN_F2R1_FB12_Pos)                     </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 2262</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB12          CAN_F2R1_FB12_Msk                               </span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82190e04cc99936f1670f81b3e3306d5"> 2264</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13_Msk      (0x1U &lt;&lt; CAN_F2R1_FB13_Pos)                     </span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 2265</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB13          CAN_F2R1_FB13_Msk                               </span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6722c1954e4dc9dce4931ca68545afd"> 2267</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14_Msk      (0x1U &lt;&lt; CAN_F2R1_FB14_Pos)                     </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 2268</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB14          CAN_F2R1_FB14_Msk                               </span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6b097d716445b57eb181592d9543c7"> 2270</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15_Msk      (0x1U &lt;&lt; CAN_F2R1_FB15_Pos)                     </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 2271</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB15          CAN_F2R1_FB15_Msk                               </span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf"> 2273</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16_Msk      (0x1U &lt;&lt; CAN_F2R1_FB16_Pos)                     </span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 2274</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB16          CAN_F2R1_FB16_Msk                               </span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa515e5239f2fb3f7669106b0a42ce00b"> 2276</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17_Msk      (0x1U &lt;&lt; CAN_F2R1_FB17_Pos)                     </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 2277</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB17          CAN_F2R1_FB17_Msk                               </span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7132daf6ddf622a30b31b0dc82b77bcf"> 2279</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18_Msk      (0x1U &lt;&lt; CAN_F2R1_FB18_Pos)                     </span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 2280</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB18          CAN_F2R1_FB18_Msk                               </span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a8f0a1951ca9c9e8cdbac39f64ec6e"> 2282</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19_Msk      (0x1U &lt;&lt; CAN_F2R1_FB19_Pos)                     </span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 2283</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB19          CAN_F2R1_FB19_Msk                               </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58042a29bd588ca97015f8de46239641"> 2285</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20_Msk      (0x1U &lt;&lt; CAN_F2R1_FB20_Pos)                     </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 2286</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB20          CAN_F2R1_FB20_Msk                               </span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e2ea1ce258fc480fb8b2b12a885c9f"> 2288</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21_Msk      (0x1U &lt;&lt; CAN_F2R1_FB21_Pos)                     </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 2289</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB21          CAN_F2R1_FB21_Msk                               </span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ff16cdc9d4b088573f668d99747af"> 2291</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22_Msk      (0x1U &lt;&lt; CAN_F2R1_FB22_Pos)                     </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 2292</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB22          CAN_F2R1_FB22_Msk                               </span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9dd3a87b66e7f305670c551b67bff47"> 2294</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23_Msk      (0x1U &lt;&lt; CAN_F2R1_FB23_Pos)                     </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 2295</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB23          CAN_F2R1_FB23_Msk                               </span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353eaadcd9e7a6ffd389c81f75e5b860"> 2297</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24_Msk      (0x1U &lt;&lt; CAN_F2R1_FB24_Pos)                     </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 2298</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB24          CAN_F2R1_FB24_Msk                               </span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6516de993c142d8a23cc647e9b06ecd2"> 2300</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25_Msk      (0x1U &lt;&lt; CAN_F2R1_FB25_Pos)                     </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 2301</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB25          CAN_F2R1_FB25_Msk                               </span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6583d5cb48decd72eb2bee4113c48"> 2303</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26_Msk      (0x1U &lt;&lt; CAN_F2R1_FB26_Pos)                     </span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 2304</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB26          CAN_F2R1_FB26_Msk                               </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6942aff7b854ed29d7bb8affba388"> 2306</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27_Msk      (0x1U &lt;&lt; CAN_F2R1_FB27_Pos)                     </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 2307</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB27          CAN_F2R1_FB27_Msk                               </span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d262f3000a3723269b53cf0c4f3ad2"> 2309</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28_Msk      (0x1U &lt;&lt; CAN_F2R1_FB28_Pos)                     </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 2310</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB28          CAN_F2R1_FB28_Msk                               </span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc1ecaa773500c32c41363b2dff8e72"> 2312</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29_Msk      (0x1U &lt;&lt; CAN_F2R1_FB29_Pos)                     </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 2313</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB29          CAN_F2R1_FB29_Msk                               </span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317461fc99abac5a1b3c44487499d315"> 2315</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30_Msk      (0x1U &lt;&lt; CAN_F2R1_FB30_Pos)                     </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 2316</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB30          CAN_F2R1_FB30_Msk                               </span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef1c89364eec52f78811d7a8e40d0b4"> 2318</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31_Msk      (0x1U &lt;&lt; CAN_F2R1_FB31_Pos)                     </span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 2319</a></span>&#160;<span class="preprocessor">#define CAN_F2R1_FB31          CAN_F2R1_FB31_Msk                               </span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c1d5628f543d31326f122516ae8d36c"> 2323</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0_Msk       (0x1U &lt;&lt; CAN_F3R1_FB0_Pos)                      </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 2324</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB0           CAN_F3R1_FB0_Msk                                </span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4654a2f7909715abd47c047c550d2ca"> 2326</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1_Msk       (0x1U &lt;&lt; CAN_F3R1_FB1_Pos)                      </span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 2327</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB1           CAN_F3R1_FB1_Msk                                </span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06d554341693c4f1e9cb5ec2d90c74ca"> 2329</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2_Msk       (0x1U &lt;&lt; CAN_F3R1_FB2_Pos)                      </span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 2330</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB2           CAN_F3R1_FB2_Msk                                </span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496aa97ec5c7995b3a6da8e9b33c660e"> 2332</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3_Msk       (0x1U &lt;&lt; CAN_F3R1_FB3_Pos)                      </span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 2333</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB3           CAN_F3R1_FB3_Msk                                </span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62eb0d7464f228fd13f2d567e66b0225"> 2335</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4_Msk       (0x1U &lt;&lt; CAN_F3R1_FB4_Pos)                      </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 2336</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB4           CAN_F3R1_FB4_Msk                                </span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e25fcc0e53a3e2d271e06f8985a1e98"> 2338</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5_Msk       (0x1U &lt;&lt; CAN_F3R1_FB5_Pos)                      </span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 2339</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB5           CAN_F3R1_FB5_Msk                                </span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa5eeffce32825d18dd6ae540691a43"> 2341</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6_Msk       (0x1U &lt;&lt; CAN_F3R1_FB6_Pos)                      </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 2342</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB6           CAN_F3R1_FB6_Msk                                </span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f51e4b529f2c096fb6fec2b6d7df1f5"> 2344</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7_Msk       (0x1U &lt;&lt; CAN_F3R1_FB7_Pos)                      </span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 2345</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB7           CAN_F3R1_FB7_Msk                                </span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa223fb562425adcb7022b2b5e6f0da6"> 2347</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8_Msk       (0x1U &lt;&lt; CAN_F3R1_FB8_Pos)                      </span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 2348</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB8           CAN_F3R1_FB8_Msk                                </span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900e4c0c595155e852cbc17fda96e9ee"> 2350</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9_Msk       (0x1U &lt;&lt; CAN_F3R1_FB9_Pos)                      </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 2351</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB9           CAN_F3R1_FB9_Msk                                </span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3ae8c895b853d340ff7a133870164a"> 2353</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10_Msk      (0x1U &lt;&lt; CAN_F3R1_FB10_Pos)                     </span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 2354</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB10          CAN_F3R1_FB10_Msk                               </span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68222a41a14bb43bc6d2f0fc4dee1e0f"> 2356</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11_Msk      (0x1U &lt;&lt; CAN_F3R1_FB11_Pos)                     </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 2357</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB11          CAN_F3R1_FB11_Msk                               </span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2bac1777b3ebef8b3a22d22514a4b2"> 2359</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12_Msk      (0x1U &lt;&lt; CAN_F3R1_FB12_Pos)                     </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 2360</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB12          CAN_F3R1_FB12_Msk                               </span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f4c6942bebdcb179b5092520842e91"> 2362</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13_Msk      (0x1U &lt;&lt; CAN_F3R1_FB13_Pos)                     </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 2363</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB13          CAN_F3R1_FB13_Msk                               </span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cbf7b6b28dce1e65f4377273b060b7"> 2365</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14_Msk      (0x1U &lt;&lt; CAN_F3R1_FB14_Pos)                     </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 2366</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB14          CAN_F3R1_FB14_Msk                               </span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d5afdf5c983489b0bcd8029a6e1c45a"> 2368</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15_Msk      (0x1U &lt;&lt; CAN_F3R1_FB15_Pos)                     </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 2369</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB15          CAN_F3R1_FB15_Msk                               </span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc1997d8f970761e068263b8aa9f439"> 2371</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16_Msk      (0x1U &lt;&lt; CAN_F3R1_FB16_Pos)                     </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 2372</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB16          CAN_F3R1_FB16_Msk                               </span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8221248c305454dd5071679742a56383"> 2374</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17_Msk      (0x1U &lt;&lt; CAN_F3R1_FB17_Pos)                     </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 2375</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB17          CAN_F3R1_FB17_Msk                               </span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84e18a8d220d1dbf071afcbe969b976"> 2377</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18_Msk      (0x1U &lt;&lt; CAN_F3R1_FB18_Pos)                     </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 2378</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB18          CAN_F3R1_FB18_Msk                               </span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3806303c3cfe2dcee6e3409eb1492b6"> 2380</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19_Msk      (0x1U &lt;&lt; CAN_F3R1_FB19_Pos)                     </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 2381</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB19          CAN_F3R1_FB19_Msk                               </span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e8b9d7e4cdc6856c6ad61d15fae9f2"> 2383</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20_Msk      (0x1U &lt;&lt; CAN_F3R1_FB20_Pos)                     </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 2384</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB20          CAN_F3R1_FB20_Msk                               </span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6bf19e9356adcb47a75895b653025"> 2386</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21_Msk      (0x1U &lt;&lt; CAN_F3R1_FB21_Pos)                     </span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 2387</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB21          CAN_F3R1_FB21_Msk                               </span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f9cc55362b508457dae2a22f3577b9"> 2389</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22_Msk      (0x1U &lt;&lt; CAN_F3R1_FB22_Pos)                     </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 2390</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB22          CAN_F3R1_FB22_Msk                               </span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b384413c96686c5b6d955edf3605e7"> 2392</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23_Msk      (0x1U &lt;&lt; CAN_F3R1_FB23_Pos)                     </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 2393</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB23          CAN_F3R1_FB23_Msk                               </span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c095337bdce797f169006a2b79ecda"> 2395</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24_Msk      (0x1U &lt;&lt; CAN_F3R1_FB24_Pos)                     </span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 2396</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB24          CAN_F3R1_FB24_Msk                               </span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad411d7ebb23972f68d8d3622a89de73e"> 2398</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25_Msk      (0x1U &lt;&lt; CAN_F3R1_FB25_Pos)                     </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 2399</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB25          CAN_F3R1_FB25_Msk                               </span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56aa4a1d23228828e880810e6d644054"> 2401</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26_Msk      (0x1U &lt;&lt; CAN_F3R1_FB26_Pos)                     </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 2402</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB26          CAN_F3R1_FB26_Msk                               </span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a14d8e964a880b27705af96225917cb"> 2404</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27_Msk      (0x1U &lt;&lt; CAN_F3R1_FB27_Pos)                     </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 2405</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB27          CAN_F3R1_FB27_Msk                               </span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62dea0d389306d34595416ca334c7bf1"> 2407</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28_Msk      (0x1U &lt;&lt; CAN_F3R1_FB28_Pos)                     </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 2408</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB28          CAN_F3R1_FB28_Msk                               </span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04da25e051a24c10b8d59f6a87818fb0"> 2410</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29_Msk      (0x1U &lt;&lt; CAN_F3R1_FB29_Pos)                     </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 2411</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB29          CAN_F3R1_FB29_Msk                               </span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9b888a2c0f23588c4f79d7e1545c61"> 2413</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30_Msk      (0x1U &lt;&lt; CAN_F3R1_FB30_Pos)                     </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 2414</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB30          CAN_F3R1_FB30_Msk                               </span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5486013f92f3646e9ac903676b6743"> 2416</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31_Msk      (0x1U &lt;&lt; CAN_F3R1_FB31_Pos)                     </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 2417</a></span>&#160;<span class="preprocessor">#define CAN_F3R1_FB31          CAN_F3R1_FB31_Msk                               </span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7988e6a122cc6084ea40df4b66de5f0f"> 2421</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0_Msk       (0x1U &lt;&lt; CAN_F4R1_FB0_Pos)                      </span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 2422</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB0           CAN_F4R1_FB0_Msk                                </span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88382bdd2a166258413d39fbb436050"> 2424</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1_Msk       (0x1U &lt;&lt; CAN_F4R1_FB1_Pos)                      </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 2425</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB1           CAN_F4R1_FB1_Msk                                </span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6564dfdae0be64785df0d766aa5c149"> 2427</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2_Msk       (0x1U &lt;&lt; CAN_F4R1_FB2_Pos)                      </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 2428</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB2           CAN_F4R1_FB2_Msk                                </span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga786fe254e7a86a2ac517ea453f78e120"> 2430</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3_Msk       (0x1U &lt;&lt; CAN_F4R1_FB3_Pos)                      </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 2431</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB3           CAN_F4R1_FB3_Msk                                </span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd92184f0f30164e14b07a7a4e5208a2"> 2433</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4_Msk       (0x1U &lt;&lt; CAN_F4R1_FB4_Pos)                      </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 2434</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB4           CAN_F4R1_FB4_Msk                                </span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8707829180a6a5ea26822a408facce"> 2436</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5_Msk       (0x1U &lt;&lt; CAN_F4R1_FB5_Pos)                      </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 2437</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB5           CAN_F4R1_FB5_Msk                                </span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270fa51a92450225b554f19353f38f0e"> 2439</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6_Msk       (0x1U &lt;&lt; CAN_F4R1_FB6_Pos)                      </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 2440</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB6           CAN_F4R1_FB6_Msk                                </span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474765e4a523545019ad84e02c9af69c"> 2442</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7_Msk       (0x1U &lt;&lt; CAN_F4R1_FB7_Pos)                      </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 2443</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB7           CAN_F4R1_FB7_Msk                                </span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa256896c733d9155ab9c60d6f2d58a3b"> 2445</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8_Msk       (0x1U &lt;&lt; CAN_F4R1_FB8_Pos)                      </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 2446</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB8           CAN_F4R1_FB8_Msk                                </span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdff1d01f74ad524f97bd3a138e6c4d"> 2448</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9_Msk       (0x1U &lt;&lt; CAN_F4R1_FB9_Pos)                      </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 2449</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB9           CAN_F4R1_FB9_Msk                                </span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5e8f2c67a528aa361922158ae8eb92"> 2451</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10_Msk      (0x1U &lt;&lt; CAN_F4R1_FB10_Pos)                     </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 2452</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB10          CAN_F4R1_FB10_Msk                               </span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cb96e2d638c18f5ce23bed3342f39d"> 2454</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11_Msk      (0x1U &lt;&lt; CAN_F4R1_FB11_Pos)                     </span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 2455</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB11          CAN_F4R1_FB11_Msk                               </span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613094782d73b0e3e5272eff72f04d42"> 2457</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12_Msk      (0x1U &lt;&lt; CAN_F4R1_FB12_Pos)                     </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 2458</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB12          CAN_F4R1_FB12_Msk                               </span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07c564a28ae0d2958891d26110e4c411"> 2460</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13_Msk      (0x1U &lt;&lt; CAN_F4R1_FB13_Pos)                     </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 2461</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB13          CAN_F4R1_FB13_Msk                               </span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7d95aae3c918a4c446ecd57f876383"> 2463</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14_Msk      (0x1U &lt;&lt; CAN_F4R1_FB14_Pos)                     </span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 2464</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB14          CAN_F4R1_FB14_Msk                               </span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf226c102853cbf2918931586573641bf"> 2466</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15_Msk      (0x1U &lt;&lt; CAN_F4R1_FB15_Pos)                     </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 2467</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB15          CAN_F4R1_FB15_Msk                               </span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5885429c36cad6e1bae78efccc6f4c59"> 2469</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16_Msk      (0x1U &lt;&lt; CAN_F4R1_FB16_Pos)                     </span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 2470</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB16          CAN_F4R1_FB16_Msk                               </span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa31c54bcaf590c65c626253362949c8"> 2472</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17_Msk      (0x1U &lt;&lt; CAN_F4R1_FB17_Pos)                     </span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 2473</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB17          CAN_F4R1_FB17_Msk                               </span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6925aa9feee56fba36b3a4e399c2d8"> 2475</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18_Msk      (0x1U &lt;&lt; CAN_F4R1_FB18_Pos)                     </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 2476</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB18          CAN_F4R1_FB18_Msk                               </span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebb1f9e546b4c8bb2bcb3d6e9a1f0949"> 2478</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19_Msk      (0x1U &lt;&lt; CAN_F4R1_FB19_Pos)                     </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 2479</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB19          CAN_F4R1_FB19_Msk                               </span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119fbe324a31a61a0b5aa989658cf15d"> 2481</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20_Msk      (0x1U &lt;&lt; CAN_F4R1_FB20_Pos)                     </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 2482</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB20          CAN_F4R1_FB20_Msk                               </span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa57165c0d07048b0024f56e0febdaccd"> 2484</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21_Msk      (0x1U &lt;&lt; CAN_F4R1_FB21_Pos)                     </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 2485</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB21          CAN_F4R1_FB21_Msk                               </span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91bdc8395c27e8e23092b3f9784b7994"> 2487</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22_Msk      (0x1U &lt;&lt; CAN_F4R1_FB22_Pos)                     </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 2488</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB22          CAN_F4R1_FB22_Msk                               </span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32276ab0a34c8ae46eee73ad1f208d7"> 2490</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23_Msk      (0x1U &lt;&lt; CAN_F4R1_FB23_Pos)                     </span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 2491</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB23          CAN_F4R1_FB23_Msk                               </span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1033412ffe01f17f87d0287af5bd70"> 2493</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24_Msk      (0x1U &lt;&lt; CAN_F4R1_FB24_Pos)                     </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 2494</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB24          CAN_F4R1_FB24_Msk                               </span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8fcea6cb9dd0d6240208ed38acecdc"> 2496</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25_Msk      (0x1U &lt;&lt; CAN_F4R1_FB25_Pos)                     </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 2497</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB25          CAN_F4R1_FB25_Msk                               </span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2abd932d950db3d7aafbb9af2639a57"> 2499</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26_Msk      (0x1U &lt;&lt; CAN_F4R1_FB26_Pos)                     </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 2500</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB26          CAN_F4R1_FB26_Msk                               </span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34b9b4abc8d9196ce7aab200c99787c"> 2502</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27_Msk      (0x1U &lt;&lt; CAN_F4R1_FB27_Pos)                     </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 2503</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB27          CAN_F4R1_FB27_Msk                               </span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008f59ed84fb846c36803d37e52c09d0"> 2505</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28_Msk      (0x1U &lt;&lt; CAN_F4R1_FB28_Pos)                     </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 2506</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB28          CAN_F4R1_FB28_Msk                               </span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd6c2fc9688b65bda0ca6b9e18e0c072"> 2508</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29_Msk      (0x1U &lt;&lt; CAN_F4R1_FB29_Pos)                     </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 2509</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB29          CAN_F4R1_FB29_Msk                               </span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2012557ac8ac7ddd510c1dd771062dc2"> 2511</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30_Msk      (0x1U &lt;&lt; CAN_F4R1_FB30_Pos)                     </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 2512</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB30          CAN_F4R1_FB30_Msk                               </span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe91e1b46bc8af15c5d727b81e51bfdb"> 2514</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31_Msk      (0x1U &lt;&lt; CAN_F4R1_FB31_Pos)                     </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 2515</a></span>&#160;<span class="preprocessor">#define CAN_F4R1_FB31          CAN_F4R1_FB31_Msk                               </span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18f8312b10016a8ad987ceaa48f7a67f"> 2519</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0_Msk       (0x1U &lt;&lt; CAN_F5R1_FB0_Pos)                      </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 2520</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB0           CAN_F5R1_FB0_Msk                                </span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4421f59236d1bd77fadc2e093c988466"> 2522</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1_Msk       (0x1U &lt;&lt; CAN_F5R1_FB1_Pos)                      </span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 2523</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB1           CAN_F5R1_FB1_Msk                                </span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39beb5641b129903d6d43a152b9b1fc2"> 2525</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2_Msk       (0x1U &lt;&lt; CAN_F5R1_FB2_Pos)                      </span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 2526</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB2           CAN_F5R1_FB2_Msk                                </span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c30456c58159fc9c8b5fc705a897c4b"> 2528</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3_Msk       (0x1U &lt;&lt; CAN_F5R1_FB3_Pos)                      </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 2529</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB3           CAN_F5R1_FB3_Msk                                </span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecdbb3ad483c253075f585fb453e6fb8"> 2531</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4_Msk       (0x1U &lt;&lt; CAN_F5R1_FB4_Pos)                      </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 2532</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB4           CAN_F5R1_FB4_Msk                                </span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa323c7e6521417879450a4d5996e256"> 2534</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5_Msk       (0x1U &lt;&lt; CAN_F5R1_FB5_Pos)                      </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 2535</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB5           CAN_F5R1_FB5_Msk                                </span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e09b9fe8aeb61f4253d15d6bd808f0"> 2537</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6_Msk       (0x1U &lt;&lt; CAN_F5R1_FB6_Pos)                      </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 2538</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB6           CAN_F5R1_FB6_Msk                                </span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8ddbee4662088695a19791d9754f060"> 2540</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7_Msk       (0x1U &lt;&lt; CAN_F5R1_FB7_Pos)                      </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 2541</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB7           CAN_F5R1_FB7_Msk                                </span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b80299e85591ee7bb2669dfbd7beced"> 2543</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8_Msk       (0x1U &lt;&lt; CAN_F5R1_FB8_Pos)                      </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 2544</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB8           CAN_F5R1_FB8_Msk                                </span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad909d1a8817b8daf42ad0ebd18551ae8"> 2546</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9_Msk       (0x1U &lt;&lt; CAN_F5R1_FB9_Pos)                      </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 2547</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB9           CAN_F5R1_FB9_Msk                                </span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eba02afe3b8e8f8eebaa38b8499604c"> 2549</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10_Msk      (0x1U &lt;&lt; CAN_F5R1_FB10_Pos)                     </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 2550</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB10          CAN_F5R1_FB10_Msk                               </span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae735eeb78cc75daa1870ea4d2141e40e"> 2552</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11_Msk      (0x1U &lt;&lt; CAN_F5R1_FB11_Pos)                     </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 2553</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB11          CAN_F5R1_FB11_Msk                               </span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa57169fb0310c42945b03d791c2f54b"> 2555</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12_Msk      (0x1U &lt;&lt; CAN_F5R1_FB12_Pos)                     </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 2556</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB12          CAN_F5R1_FB12_Msk                               </span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f520a74c377435d6bbbaf002bd72bf"> 2558</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13_Msk      (0x1U &lt;&lt; CAN_F5R1_FB13_Pos)                     </span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 2559</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB13          CAN_F5R1_FB13_Msk                               </span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35a677ded1b04b0ba090b33e4558f658"> 2561</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14_Msk      (0x1U &lt;&lt; CAN_F5R1_FB14_Pos)                     </span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 2562</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB14          CAN_F5R1_FB14_Msk                               </span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfe4d49efd13e228ed872dbe7f8b5a6c"> 2564</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15_Msk      (0x1U &lt;&lt; CAN_F5R1_FB15_Pos)                     </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 2565</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB15          CAN_F5R1_FB15_Msk                               </span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6533312fc17838e6d13acb30b3920cb6"> 2567</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16_Msk      (0x1U &lt;&lt; CAN_F5R1_FB16_Pos)                     </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 2568</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB16          CAN_F5R1_FB16_Msk                               </span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f582e0d54bfd7467f6feed9834672a"> 2570</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17_Msk      (0x1U &lt;&lt; CAN_F5R1_FB17_Pos)                     </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 2571</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB17          CAN_F5R1_FB17_Msk                               </span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241cc69a215db80ad1e1028462f05400"> 2573</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18_Msk      (0x1U &lt;&lt; CAN_F5R1_FB18_Pos)                     </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 2574</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB18          CAN_F5R1_FB18_Msk                               </span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce1dc2e2a4b715e83aeee7419bb9640"> 2576</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19_Msk      (0x1U &lt;&lt; CAN_F5R1_FB19_Pos)                     </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 2577</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB19          CAN_F5R1_FB19_Msk                               </span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c7bd885ecb532509cd74d87eef62dc"> 2579</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20_Msk      (0x1U &lt;&lt; CAN_F5R1_FB20_Pos)                     </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 2580</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB20          CAN_F5R1_FB20_Msk                               </span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481485aaa4f39fcdbc5e687452e08cab"> 2582</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21_Msk      (0x1U &lt;&lt; CAN_F5R1_FB21_Pos)                     </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 2583</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB21          CAN_F5R1_FB21_Msk                               </span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629b22e7deeac3e00278086311c7494"> 2585</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22_Msk      (0x1U &lt;&lt; CAN_F5R1_FB22_Pos)                     </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 2586</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB22          CAN_F5R1_FB22_Msk                               </span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a285e060706ab40c834d30f23584f21"> 2588</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23_Msk      (0x1U &lt;&lt; CAN_F5R1_FB23_Pos)                     </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 2589</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB23          CAN_F5R1_FB23_Msk                               </span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb36d512d79bbf393fd07152d0128b3"> 2591</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24_Msk      (0x1U &lt;&lt; CAN_F5R1_FB24_Pos)                     </span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 2592</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB24          CAN_F5R1_FB24_Msk                               </span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad908c2a3a6d777350aa5a7c926523d4"> 2594</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25_Msk      (0x1U &lt;&lt; CAN_F5R1_FB25_Pos)                     </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 2595</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB25          CAN_F5R1_FB25_Msk                               </span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d0db33c0e7a81c01f442cd914348b7"> 2597</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26_Msk      (0x1U &lt;&lt; CAN_F5R1_FB26_Pos)                     </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 2598</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB26          CAN_F5R1_FB26_Msk                               </span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa42eeb73609e01712771d123cf5d9b"> 2600</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27_Msk      (0x1U &lt;&lt; CAN_F5R1_FB27_Pos)                     </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 2601</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB27          CAN_F5R1_FB27_Msk                               </span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88a15489fa10cf7d251f7faa5955ba5"> 2603</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28_Msk      (0x1U &lt;&lt; CAN_F5R1_FB28_Pos)                     </span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 2604</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB28          CAN_F5R1_FB28_Msk                               </span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c619cf4d0662ee07d2621300d0a22e0"> 2606</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29_Msk      (0x1U &lt;&lt; CAN_F5R1_FB29_Pos)                     </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 2607</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB29          CAN_F5R1_FB29_Msk                               </span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad45b2c10d0637cb1279cfdaccd186e11"> 2609</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30_Msk      (0x1U &lt;&lt; CAN_F5R1_FB30_Pos)                     </span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 2610</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB30          CAN_F5R1_FB30_Msk                               </span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cca1e8863cc27c3c8afb9d7cee55fe5"> 2612</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31_Msk      (0x1U &lt;&lt; CAN_F5R1_FB31_Pos)                     </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 2613</a></span>&#160;<span class="preprocessor">#define CAN_F5R1_FB31          CAN_F5R1_FB31_Msk                               </span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaf448c354a5a325c540df29f7af6ad"> 2617</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0_Msk       (0x1U &lt;&lt; CAN_F6R1_FB0_Pos)                      </span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 2618</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB0           CAN_F6R1_FB0_Msk                                </span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3154b0f8cb4e1e230e37da1e696659f"> 2620</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1_Msk       (0x1U &lt;&lt; CAN_F6R1_FB1_Pos)                      </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 2621</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB1           CAN_F6R1_FB1_Msk                                </span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19eddf607d2cf5941d3b6807ff89cd"> 2623</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2_Msk       (0x1U &lt;&lt; CAN_F6R1_FB2_Pos)                      </span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 2624</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB2           CAN_F6R1_FB2_Msk                                </span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1656844d8617834262a5b6e24936bd"> 2626</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3_Msk       (0x1U &lt;&lt; CAN_F6R1_FB3_Pos)                      </span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 2627</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB3           CAN_F6R1_FB3_Msk                                </span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a812ea22c8f0cfb484edc70dd19d6b"> 2629</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4_Msk       (0x1U &lt;&lt; CAN_F6R1_FB4_Pos)                      </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 2630</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB4           CAN_F6R1_FB4_Msk                                </span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1da36ff17919dc17466458f924a2"> 2632</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5_Msk       (0x1U &lt;&lt; CAN_F6R1_FB5_Pos)                      </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 2633</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB5           CAN_F6R1_FB5_Msk                                </span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd31d2b1806cf454d51d956eb339d096"> 2635</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6_Msk       (0x1U &lt;&lt; CAN_F6R1_FB6_Pos)                      </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 2636</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB6           CAN_F6R1_FB6_Msk                                </span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b36413ac64900c2398a530bbe647a6"> 2638</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7_Msk       (0x1U &lt;&lt; CAN_F6R1_FB7_Pos)                      </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 2639</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB7           CAN_F6R1_FB7_Msk                                </span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45055999ce3c93c3f0e13f6a5fa1da30"> 2641</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8_Msk       (0x1U &lt;&lt; CAN_F6R1_FB8_Pos)                      </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 2642</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB8           CAN_F6R1_FB8_Msk                                </span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1904252fa35eca764e319ae3d124caa"> 2644</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9_Msk       (0x1U &lt;&lt; CAN_F6R1_FB9_Pos)                      </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 2645</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB9           CAN_F6R1_FB9_Msk                                </span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a103dac7595c91ff96149735c5ce964"> 2647</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10_Msk      (0x1U &lt;&lt; CAN_F6R1_FB10_Pos)                     </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 2648</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB10          CAN_F6R1_FB10_Msk                               </span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf418fcb1f3c27715523268e65cacab77"> 2650</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11_Msk      (0x1U &lt;&lt; CAN_F6R1_FB11_Pos)                     </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 2651</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB11          CAN_F6R1_FB11_Msk                               </span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf975da091767c6f1106d725426874602"> 2653</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12_Msk      (0x1U &lt;&lt; CAN_F6R1_FB12_Pos)                     </span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 2654</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB12          CAN_F6R1_FB12_Msk                               </span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf024ad0a5286c193a57e761ae8dd78ab"> 2656</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13_Msk      (0x1U &lt;&lt; CAN_F6R1_FB13_Pos)                     </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 2657</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB13          CAN_F6R1_FB13_Msk                               </span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc33648e9130b7b12dd082032e1e02"> 2659</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14_Msk      (0x1U &lt;&lt; CAN_F6R1_FB14_Pos)                     </span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 2660</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB14          CAN_F6R1_FB14_Msk                               </span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad577265745548ad4066ee66d7db968f5"> 2662</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15_Msk      (0x1U &lt;&lt; CAN_F6R1_FB15_Pos)                     </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 2663</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB15          CAN_F6R1_FB15_Msk                               </span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4c35e9c340e717ba471e6913120bac"> 2665</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16_Msk      (0x1U &lt;&lt; CAN_F6R1_FB16_Pos)                     </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 2666</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB16          CAN_F6R1_FB16_Msk                               </span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71b0660dd705a9ebe22c2e768e4172"> 2668</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17_Msk      (0x1U &lt;&lt; CAN_F6R1_FB17_Pos)                     </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 2669</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB17          CAN_F6R1_FB17_Msk                               </span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42fa5a606d58f2a30da9a58581178127"> 2671</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18_Msk      (0x1U &lt;&lt; CAN_F6R1_FB18_Pos)                     </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 2672</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB18          CAN_F6R1_FB18_Msk                               </span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433c7e51a79cc95f7aa5593c5d347dfc"> 2674</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19_Msk      (0x1U &lt;&lt; CAN_F6R1_FB19_Pos)                     </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 2675</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB19          CAN_F6R1_FB19_Msk                               </span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b843a11577d4891e11238810c01ccea"> 2677</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20_Msk      (0x1U &lt;&lt; CAN_F6R1_FB20_Pos)                     </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 2678</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB20          CAN_F6R1_FB20_Msk                               </span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49834ceca6245c6bed6b011c37cb51c"> 2680</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21_Msk      (0x1U &lt;&lt; CAN_F6R1_FB21_Pos)                     </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 2681</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB21          CAN_F6R1_FB21_Msk                               </span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd32cd4a51845ae3257bec44dea5f36"> 2683</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22_Msk      (0x1U &lt;&lt; CAN_F6R1_FB22_Pos)                     </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 2684</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB22          CAN_F6R1_FB22_Msk                               </span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601aa03929a9eed61e4191a049c75fb8"> 2686</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23_Msk      (0x1U &lt;&lt; CAN_F6R1_FB23_Pos)                     </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 2687</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB23          CAN_F6R1_FB23_Msk                               </span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2707b11422d80fcc55e5759c7d7a3983"> 2689</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24_Msk      (0x1U &lt;&lt; CAN_F6R1_FB24_Pos)                     </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 2690</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB24          CAN_F6R1_FB24_Msk                               </span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ed60d8e8930a207039da6873a403b4"> 2692</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25_Msk      (0x1U &lt;&lt; CAN_F6R1_FB25_Pos)                     </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 2693</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB25          CAN_F6R1_FB25_Msk                               </span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2202fe7314b833d290f25a0e5234169"> 2695</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26_Msk      (0x1U &lt;&lt; CAN_F6R1_FB26_Pos)                     </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 2696</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB26          CAN_F6R1_FB26_Msk                               </span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b34d58ea8416ea9ccdadd87259d810"> 2698</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27_Msk      (0x1U &lt;&lt; CAN_F6R1_FB27_Pos)                     </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 2699</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB27          CAN_F6R1_FB27_Msk                               </span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87f159252e6a934b1ecfb6082d8ac50"> 2701</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28_Msk      (0x1U &lt;&lt; CAN_F6R1_FB28_Pos)                     </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 2702</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB28          CAN_F6R1_FB28_Msk                               </span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87baee8a9cefd8158caf141f29881051"> 2704</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29_Msk      (0x1U &lt;&lt; CAN_F6R1_FB29_Pos)                     </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 2705</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB29          CAN_F6R1_FB29_Msk                               </span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdec0e767a520aa7bcffac3e5652181b"> 2707</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30_Msk      (0x1U &lt;&lt; CAN_F6R1_FB30_Pos)                     </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 2708</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB30          CAN_F6R1_FB30_Msk                               </span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2f09b2ada8e9ea6e28a7abe6dfd678"> 2710</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31_Msk      (0x1U &lt;&lt; CAN_F6R1_FB31_Pos)                     </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 2711</a></span>&#160;<span class="preprocessor">#define CAN_F6R1_FB31          CAN_F6R1_FB31_Msk                               </span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19ad30a6bd063074a8e787ce24f7d3f"> 2715</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0_Msk       (0x1U &lt;&lt; CAN_F7R1_FB0_Pos)                      </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 2716</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB0           CAN_F7R1_FB0_Msk                                </span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83bdd3955b202a00602bff176ab3cd8"> 2718</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1_Msk       (0x1U &lt;&lt; CAN_F7R1_FB1_Pos)                      </span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 2719</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB1           CAN_F7R1_FB1_Msk                                </span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffbf82ffead59ec0190dec25b9c8c621"> 2721</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2_Msk       (0x1U &lt;&lt; CAN_F7R1_FB2_Pos)                      </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 2722</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB2           CAN_F7R1_FB2_Msk                                </span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab477aa17c626cac52ef965f21579dc69"> 2724</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3_Msk       (0x1U &lt;&lt; CAN_F7R1_FB3_Pos)                      </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 2725</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB3           CAN_F7R1_FB3_Msk                                </span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e6552b734a4618cff826b853d8e5ac7"> 2727</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4_Msk       (0x1U &lt;&lt; CAN_F7R1_FB4_Pos)                      </span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 2728</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB4           CAN_F7R1_FB4_Msk                                </span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b90d78121983740c8d803352b68cef"> 2730</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5_Msk       (0x1U &lt;&lt; CAN_F7R1_FB5_Pos)                      </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 2731</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB5           CAN_F7R1_FB5_Msk                                </span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3a549c7bf229dda892b600b320b4e0"> 2733</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6_Msk       (0x1U &lt;&lt; CAN_F7R1_FB6_Pos)                      </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 2734</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB6           CAN_F7R1_FB6_Msk                                </span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8ad36251e272dd1487dfec8f4b6cfd"> 2736</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7_Msk       (0x1U &lt;&lt; CAN_F7R1_FB7_Pos)                      </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 2737</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB7           CAN_F7R1_FB7_Msk                                </span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2be453e8e7320b77bc242044038ab02"> 2739</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8_Msk       (0x1U &lt;&lt; CAN_F7R1_FB8_Pos)                      </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 2740</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB8           CAN_F7R1_FB8_Msk                                </span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga271c074cc3a12f895a531d0cfb29a883"> 2742</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9_Msk       (0x1U &lt;&lt; CAN_F7R1_FB9_Pos)                      </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 2743</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB9           CAN_F7R1_FB9_Msk                                </span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad708e8bc52c416ee38bc5bb93822a877"> 2745</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10_Msk      (0x1U &lt;&lt; CAN_F7R1_FB10_Pos)                     </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 2746</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB10          CAN_F7R1_FB10_Msk                               </span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8fa9afddd282899c92a7647e6f1eb8e"> 2748</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11_Msk      (0x1U &lt;&lt; CAN_F7R1_FB11_Pos)                     </span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 2749</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB11          CAN_F7R1_FB11_Msk                               </span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad694f31ad366db83ec659c93fb75db7f"> 2751</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12_Msk      (0x1U &lt;&lt; CAN_F7R1_FB12_Pos)                     </span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 2752</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB12          CAN_F7R1_FB12_Msk                               </span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc73cd4c1973c6d575b12ef8a34aefdf"> 2754</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13_Msk      (0x1U &lt;&lt; CAN_F7R1_FB13_Pos)                     </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 2755</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB13          CAN_F7R1_FB13_Msk                               </span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51f245c33277eb5e09db8b8302e2df6"> 2757</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14_Msk      (0x1U &lt;&lt; CAN_F7R1_FB14_Pos)                     </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 2758</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB14          CAN_F7R1_FB14_Msk                               </span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd14c5855dfe51bc8a1a44266d1c925"> 2760</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15_Msk      (0x1U &lt;&lt; CAN_F7R1_FB15_Pos)                     </span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 2761</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB15          CAN_F7R1_FB15_Msk                               </span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc661e05b2422313bf88f39f049ce53e"> 2763</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16_Msk      (0x1U &lt;&lt; CAN_F7R1_FB16_Pos)                     </span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 2764</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB16          CAN_F7R1_FB16_Msk                               </span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a27e2e7fd333f0aba9fbd5919e260d"> 2766</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17_Msk      (0x1U &lt;&lt; CAN_F7R1_FB17_Pos)                     </span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 2767</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB17          CAN_F7R1_FB17_Msk                               </span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278e31f437817faa9cad12cc69e3112b"> 2769</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18_Msk      (0x1U &lt;&lt; CAN_F7R1_FB18_Pos)                     </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 2770</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB18          CAN_F7R1_FB18_Msk                               </span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1422787fd4beb2c5679f45908214fd6"> 2772</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19_Msk      (0x1U &lt;&lt; CAN_F7R1_FB19_Pos)                     </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 2773</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB19          CAN_F7R1_FB19_Msk                               </span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71fb64ea19cf98ac384fed6babe5fdc"> 2775</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20_Msk      (0x1U &lt;&lt; CAN_F7R1_FB20_Pos)                     </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 2776</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB20          CAN_F7R1_FB20_Msk                               </span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1d29a629499734298ff81b9892cb0a"> 2778</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21_Msk      (0x1U &lt;&lt; CAN_F7R1_FB21_Pos)                     </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 2779</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB21          CAN_F7R1_FB21_Msk                               </span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4535f6c9da894cc9ef7a6ba6f6bc6525"> 2781</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22_Msk      (0x1U &lt;&lt; CAN_F7R1_FB22_Pos)                     </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 2782</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB22          CAN_F7R1_FB22_Msk                               </span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b9c180bade4dad957697b4f5b4354f"> 2784</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23_Msk      (0x1U &lt;&lt; CAN_F7R1_FB23_Pos)                     </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 2785</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB23          CAN_F7R1_FB23_Msk                               </span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cad693a28b872fe402439c9548f35"> 2787</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24_Msk      (0x1U &lt;&lt; CAN_F7R1_FB24_Pos)                     </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 2788</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB24          CAN_F7R1_FB24_Msk                               </span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aefee2f7b7c851315fd09a2ef4df5ed"> 2790</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25_Msk      (0x1U &lt;&lt; CAN_F7R1_FB25_Pos)                     </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 2791</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB25          CAN_F7R1_FB25_Msk                               </span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae7335a105fc044215160bdafda2485"> 2793</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26_Msk      (0x1U &lt;&lt; CAN_F7R1_FB26_Pos)                     </span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 2794</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB26          CAN_F7R1_FB26_Msk                               </span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f9cbef574790752e5579402adbfcf9"> 2796</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27_Msk      (0x1U &lt;&lt; CAN_F7R1_FB27_Pos)                     </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 2797</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB27          CAN_F7R1_FB27_Msk                               </span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5accb398c1b8d49f33264729b9248ba"> 2799</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28_Msk      (0x1U &lt;&lt; CAN_F7R1_FB28_Pos)                     </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 2800</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB28          CAN_F7R1_FB28_Msk                               </span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2a0882ce4432f84db55f3f699cbd93"> 2802</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29_Msk      (0x1U &lt;&lt; CAN_F7R1_FB29_Pos)                     </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 2803</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB29          CAN_F7R1_FB29_Msk                               </span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bedd413e3ab8e91f9d779ef40e45b5"> 2805</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30_Msk      (0x1U &lt;&lt; CAN_F7R1_FB30_Pos)                     </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 2806</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB30          CAN_F7R1_FB30_Msk                               </span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d8f6af8cfade40eaef271291512ef"> 2808</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31_Msk      (0x1U &lt;&lt; CAN_F7R1_FB31_Pos)                     </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 2809</a></span>&#160;<span class="preprocessor">#define CAN_F7R1_FB31          CAN_F7R1_FB31_Msk                               </span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a1537e2aeed84464aed2c398cb24c5"> 2813</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0_Msk       (0x1U &lt;&lt; CAN_F8R1_FB0_Pos)                      </span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 2814</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB0           CAN_F8R1_FB0_Msk                                </span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136ab0937c4919934d7dc1185d3c4064"> 2816</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1_Msk       (0x1U &lt;&lt; CAN_F8R1_FB1_Pos)                      </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 2817</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB1           CAN_F8R1_FB1_Msk                                </span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fac3bd96ed91e471081a51b6b08ca3"> 2819</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2_Msk       (0x1U &lt;&lt; CAN_F8R1_FB2_Pos)                      </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 2820</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB2           CAN_F8R1_FB2_Msk                                </span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b9c8ec036840da8f0b04aaa715d031"> 2822</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3_Msk       (0x1U &lt;&lt; CAN_F8R1_FB3_Pos)                      </span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 2823</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB3           CAN_F8R1_FB3_Msk                                </span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9829df8a13336ccf61d59be6c282d52"> 2825</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4_Msk       (0x1U &lt;&lt; CAN_F8R1_FB4_Pos)                      </span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 2826</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB4           CAN_F8R1_FB4_Msk                                </span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d67631dbfe1a1f15fb712df7cca4d8"> 2828</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5_Msk       (0x1U &lt;&lt; CAN_F8R1_FB5_Pos)                      </span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 2829</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB5           CAN_F8R1_FB5_Msk                                </span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1d9da45066db64dcc7b6d6ea9d8d3f8"> 2831</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6_Msk       (0x1U &lt;&lt; CAN_F8R1_FB6_Pos)                      </span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 2832</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB6           CAN_F8R1_FB6_Msk                                </span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14a2fe60539e333588226dbc4de4fffa"> 2834</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7_Msk       (0x1U &lt;&lt; CAN_F8R1_FB7_Pos)                      </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 2835</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB7           CAN_F8R1_FB7_Msk                                </span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57e77aa8ea032bc07463d82e451e1b"> 2837</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8_Msk       (0x1U &lt;&lt; CAN_F8R1_FB8_Pos)                      </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 2838</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB8           CAN_F8R1_FB8_Msk                                </span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab30a05da2419398ee1eb3cc0d0c468f3"> 2840</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9_Msk       (0x1U &lt;&lt; CAN_F8R1_FB9_Pos)                      </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 2841</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB9           CAN_F8R1_FB9_Msk                                </span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250ae96856872467bd01177a14cbd757"> 2843</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10_Msk      (0x1U &lt;&lt; CAN_F8R1_FB10_Pos)                     </span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 2844</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB10          CAN_F8R1_FB10_Msk                               </span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f936dea8e23ad47f01a690e3144442c"> 2846</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11_Msk      (0x1U &lt;&lt; CAN_F8R1_FB11_Pos)                     </span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 2847</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB11          CAN_F8R1_FB11_Msk                               </span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad340588e0f2e4424892bf86a3df02297"> 2849</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12_Msk      (0x1U &lt;&lt; CAN_F8R1_FB12_Pos)                     </span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 2850</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB12          CAN_F8R1_FB12_Msk                               </span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c0634095cd3178f8b2836d6855d3f3"> 2852</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13_Msk      (0x1U &lt;&lt; CAN_F8R1_FB13_Pos)                     </span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 2853</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB13          CAN_F8R1_FB13_Msk                               </span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0c83e006384165f5d1cb982728cc50"> 2855</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14_Msk      (0x1U &lt;&lt; CAN_F8R1_FB14_Pos)                     </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 2856</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB14          CAN_F8R1_FB14_Msk                               </span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f23b1489ef4904d4f0a629f4fff1da"> 2858</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15_Msk      (0x1U &lt;&lt; CAN_F8R1_FB15_Pos)                     </span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 2859</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB15          CAN_F8R1_FB15_Msk                               </span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a05e0a87d907888aed8f07c72d00f9"> 2861</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16_Msk      (0x1U &lt;&lt; CAN_F8R1_FB16_Pos)                     </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 2862</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB16          CAN_F8R1_FB16_Msk                               </span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5980d9a8107fa12b63f1ee0abe74cd"> 2864</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17_Msk      (0x1U &lt;&lt; CAN_F8R1_FB17_Pos)                     </span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 2865</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB17          CAN_F8R1_FB17_Msk                               </span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae850211d9876f0063e13b5610cf8ac65"> 2867</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18_Msk      (0x1U &lt;&lt; CAN_F8R1_FB18_Pos)                     </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 2868</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB18          CAN_F8R1_FB18_Msk                               </span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666296673c08dd22ca95dab553d430ef"> 2870</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19_Msk      (0x1U &lt;&lt; CAN_F8R1_FB19_Pos)                     </span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 2871</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB19          CAN_F8R1_FB19_Msk                               </span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82b241f62e465fede05a749af4f6d46d"> 2873</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20_Msk      (0x1U &lt;&lt; CAN_F8R1_FB20_Pos)                     </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 2874</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB20          CAN_F8R1_FB20_Msk                               </span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894777fbc3a4cfc64d779ee1bb28447a"> 2876</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21_Msk      (0x1U &lt;&lt; CAN_F8R1_FB21_Pos)                     </span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 2877</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB21          CAN_F8R1_FB21_Msk                               </span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a971879dd5369d39b1b5a2d55af7f2"> 2879</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22_Msk      (0x1U &lt;&lt; CAN_F8R1_FB22_Pos)                     </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 2880</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB22          CAN_F8R1_FB22_Msk                               </span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c136499422980d6a619619b67024115"> 2882</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23_Msk      (0x1U &lt;&lt; CAN_F8R1_FB23_Pos)                     </span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 2883</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB23          CAN_F8R1_FB23_Msk                               </span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5cb63c9cc186f5a6a188e50e9440b71"> 2885</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24_Msk      (0x1U &lt;&lt; CAN_F8R1_FB24_Pos)                     </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 2886</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB24          CAN_F8R1_FB24_Msk                               </span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66fb66d8e41424f6a5df8645e889aed"> 2888</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25_Msk      (0x1U &lt;&lt; CAN_F8R1_FB25_Pos)                     </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 2889</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB25          CAN_F8R1_FB25_Msk                               </span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4ac7b030b72119e7ff52cd7ed2c22b"> 2891</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26_Msk      (0x1U &lt;&lt; CAN_F8R1_FB26_Pos)                     </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 2892</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB26          CAN_F8R1_FB26_Msk                               </span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36df86343d04760bb4fef8b027e668d6"> 2894</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27_Msk      (0x1U &lt;&lt; CAN_F8R1_FB27_Pos)                     </span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 2895</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB27          CAN_F8R1_FB27_Msk                               </span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647ae349a353febc85e2d06384798e35"> 2897</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28_Msk      (0x1U &lt;&lt; CAN_F8R1_FB28_Pos)                     </span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 2898</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB28          CAN_F8R1_FB28_Msk                               </span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddb3d32fc778601342a863d0a6612f5"> 2900</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29_Msk      (0x1U &lt;&lt; CAN_F8R1_FB29_Pos)                     </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 2901</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB29          CAN_F8R1_FB29_Msk                               </span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8cfc8c264df5fef0511b3cd66e459c3"> 2903</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30_Msk      (0x1U &lt;&lt; CAN_F8R1_FB30_Pos)                     </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 2904</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB30          CAN_F8R1_FB30_Msk                               </span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1306a969e63813c78f15304cfeef9d"> 2906</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31_Msk      (0x1U &lt;&lt; CAN_F8R1_FB31_Pos)                     </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 2907</a></span>&#160;<span class="preprocessor">#define CAN_F8R1_FB31          CAN_F8R1_FB31_Msk                               </span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc0e0cbb432679fb469888559cd8ba0"> 2911</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0_Msk       (0x1U &lt;&lt; CAN_F9R1_FB0_Pos)                      </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 2912</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB0           CAN_F9R1_FB0_Msk                                </span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311d13b8b6763e76d9c889e49c7f5254"> 2914</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1_Msk       (0x1U &lt;&lt; CAN_F9R1_FB1_Pos)                      </span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 2915</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB1           CAN_F9R1_FB1_Msk                                </span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66033af8f1d5f936090a464ef6af680"> 2917</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2_Msk       (0x1U &lt;&lt; CAN_F9R1_FB2_Pos)                      </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 2918</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB2           CAN_F9R1_FB2_Msk                                </span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bfd9933c0a4fb97ece209b9fcdfa794"> 2920</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3_Msk       (0x1U &lt;&lt; CAN_F9R1_FB3_Pos)                      </span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 2921</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB3           CAN_F9R1_FB3_Msk                                </span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362251d468d76c64459afc82f84acd06"> 2923</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4_Msk       (0x1U &lt;&lt; CAN_F9R1_FB4_Pos)                      </span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 2924</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB4           CAN_F9R1_FB4_Msk                                </span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af391a698294bbcfd73e13d7bc3d45f"> 2926</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5_Msk       (0x1U &lt;&lt; CAN_F9R1_FB5_Pos)                      </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 2927</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB5           CAN_F9R1_FB5_Msk                                </span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf73980f9d3a6a660ab4b0742b849827"> 2929</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6_Msk       (0x1U &lt;&lt; CAN_F9R1_FB6_Pos)                      </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 2930</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB6           CAN_F9R1_FB6_Msk                                </span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cc25aaf5401c7a3e16cb4609ee0e07"> 2932</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7_Msk       (0x1U &lt;&lt; CAN_F9R1_FB7_Pos)                      </span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 2933</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB7           CAN_F9R1_FB7_Msk                                </span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba01d797a4d055fe0a1af549c3fb4734"> 2935</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8_Msk       (0x1U &lt;&lt; CAN_F9R1_FB8_Pos)                      </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 2936</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB8           CAN_F9R1_FB8_Msk                                </span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e7a7ac6a91de762e00f6ccbde5c982"> 2938</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9_Msk       (0x1U &lt;&lt; CAN_F9R1_FB9_Pos)                      </span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 2939</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB9           CAN_F9R1_FB9_Msk                                </span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd756a032170c40a6e99e78c1c52eb95"> 2941</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10_Msk      (0x1U &lt;&lt; CAN_F9R1_FB10_Pos)                     </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 2942</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB10          CAN_F9R1_FB10_Msk                               </span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7239e8ffb07b9aea8013fec8dded9153"> 2944</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11_Msk      (0x1U &lt;&lt; CAN_F9R1_FB11_Pos)                     </span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 2945</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB11          CAN_F9R1_FB11_Msk                               </span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fdb5f76ff7140ead344e774d2a7624"> 2947</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12_Msk      (0x1U &lt;&lt; CAN_F9R1_FB12_Pos)                     </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 2948</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB12          CAN_F9R1_FB12_Msk                               </span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga156dc983e417d37a94dd165f5d3d2f93"> 2950</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13_Msk      (0x1U &lt;&lt; CAN_F9R1_FB13_Pos)                     </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 2951</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB13          CAN_F9R1_FB13_Msk                               </span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396a55b76a656a8592faa6c6910dbb40"> 2953</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14_Msk      (0x1U &lt;&lt; CAN_F9R1_FB14_Pos)                     </span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 2954</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB14          CAN_F9R1_FB14_Msk                               </span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd456c2656ca51201b43ed9831d24d4d"> 2956</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15_Msk      (0x1U &lt;&lt; CAN_F9R1_FB15_Pos)                     </span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 2957</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB15          CAN_F9R1_FB15_Msk                               </span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc59d106067ea2d6a18fd5f08ba2767"> 2959</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16_Msk      (0x1U &lt;&lt; CAN_F9R1_FB16_Pos)                     </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 2960</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB16          CAN_F9R1_FB16_Msk                               </span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ff327faa1fe85083a3ef4f071e86e9"> 2962</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17_Msk      (0x1U &lt;&lt; CAN_F9R1_FB17_Pos)                     </span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 2963</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB17          CAN_F9R1_FB17_Msk                               </span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1580585e09b20a6bc206c033139649a6"> 2965</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18_Msk      (0x1U &lt;&lt; CAN_F9R1_FB18_Pos)                     </span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 2966</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB18          CAN_F9R1_FB18_Msk                               </span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356b4a420c19ac07bfa409d55e53adc"> 2968</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19_Msk      (0x1U &lt;&lt; CAN_F9R1_FB19_Pos)                     </span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 2969</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB19          CAN_F9R1_FB19_Msk                               </span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f43ec3ddec319e7dfbda3b44c7c2df4"> 2971</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20_Msk      (0x1U &lt;&lt; CAN_F9R1_FB20_Pos)                     </span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 2972</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB20          CAN_F9R1_FB20_Msk                               </span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5361a1933b142476427e60fc3f9c72"> 2974</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21_Msk      (0x1U &lt;&lt; CAN_F9R1_FB21_Pos)                     </span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 2975</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB21          CAN_F9R1_FB21_Msk                               </span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a508f12177632ba51a7ddc551ed9e2"> 2977</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22_Msk      (0x1U &lt;&lt; CAN_F9R1_FB22_Pos)                     </span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 2978</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB22          CAN_F9R1_FB22_Msk                               </span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65ef341230d8345ce5e8176674f9f745"> 2980</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23_Msk      (0x1U &lt;&lt; CAN_F9R1_FB23_Pos)                     </span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 2981</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB23          CAN_F9R1_FB23_Msk                               </span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309068d091fa9bd5abd28c709efb96c8"> 2983</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24_Msk      (0x1U &lt;&lt; CAN_F9R1_FB24_Pos)                     </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 2984</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB24          CAN_F9R1_FB24_Msk                               </span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97a1bd116fc0f32a29c4c3006d0330d"> 2986</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25_Msk      (0x1U &lt;&lt; CAN_F9R1_FB25_Pos)                     </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 2987</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB25          CAN_F9R1_FB25_Msk                               </span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed19ac97bbe1e8d109a31af97ac183c"> 2989</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26_Msk      (0x1U &lt;&lt; CAN_F9R1_FB26_Pos)                     </span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 2990</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB26          CAN_F9R1_FB26_Msk                               </span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bfa05da1393f001376725caac1a5cb1"> 2992</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27_Msk      (0x1U &lt;&lt; CAN_F9R1_FB27_Pos)                     </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 2993</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB27          CAN_F9R1_FB27_Msk                               </span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab301858f2e91edd141441ebf4be606b"> 2995</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28_Msk      (0x1U &lt;&lt; CAN_F9R1_FB28_Pos)                     </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 2996</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB28          CAN_F9R1_FB28_Msk                               </span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23f3b612ef426adf60238083766f4a8"> 2998</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29_Msk      (0x1U &lt;&lt; CAN_F9R1_FB29_Pos)                     </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 2999</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB29          CAN_F9R1_FB29_Msk                               </span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0799e2743ca085ddc2d3557c81d4fb5a"> 3001</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30_Msk      (0x1U &lt;&lt; CAN_F9R1_FB30_Pos)                     </span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 3002</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB30          CAN_F9R1_FB30_Msk                               </span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69d0815a7cd9bf18de74375fea92676"> 3004</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31_Msk      (0x1U &lt;&lt; CAN_F9R1_FB31_Pos)                     </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 3005</a></span>&#160;<span class="preprocessor">#define CAN_F9R1_FB31          CAN_F9R1_FB31_Msk                               </span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a05b74c330bf04f1f6f3ae982306f57"> 3009</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0_Msk      (0x1U &lt;&lt; CAN_F10R1_FB0_Pos)                     </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 3010</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB0          CAN_F10R1_FB0_Msk                               </span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc10e15c593cf151539aaf626131cd6"> 3012</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1_Msk      (0x1U &lt;&lt; CAN_F10R1_FB1_Pos)                     </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 3013</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB1          CAN_F10R1_FB1_Msk                               </span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc815403ff9f3643971ecd50b8e1c0a"> 3015</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2_Msk      (0x1U &lt;&lt; CAN_F10R1_FB2_Pos)                     </span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 3016</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB2          CAN_F10R1_FB2_Msk                               </span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1db4c0b25f68a6bd3c6cbb2d2c82ee"> 3018</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3_Msk      (0x1U &lt;&lt; CAN_F10R1_FB3_Pos)                     </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 3019</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB3          CAN_F10R1_FB3_Msk                               </span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91329ef7b3229b4f06f31c8fbaa8507"> 3021</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4_Msk      (0x1U &lt;&lt; CAN_F10R1_FB4_Pos)                     </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 3022</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB4          CAN_F10R1_FB4_Msk                               </span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf7af08619a0d22a111e253c1059024d"> 3024</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5_Msk      (0x1U &lt;&lt; CAN_F10R1_FB5_Pos)                     </span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 3025</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB5          CAN_F10R1_FB5_Msk                               </span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcb5577636b7acc70f13f92cbfa3f9a"> 3027</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6_Msk      (0x1U &lt;&lt; CAN_F10R1_FB6_Pos)                     </span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 3028</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB6          CAN_F10R1_FB6_Msk                               </span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557466eedc11bcfb78333511b3465921"> 3030</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7_Msk      (0x1U &lt;&lt; CAN_F10R1_FB7_Pos)                     </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 3031</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB7          CAN_F10R1_FB7_Msk                               </span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451e0f30e41e5216fb223e52bdadce7a"> 3033</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8_Msk      (0x1U &lt;&lt; CAN_F10R1_FB8_Pos)                     </span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 3034</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB8          CAN_F10R1_FB8_Msk                               </span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434ad62e086a866ca425960236216d34"> 3036</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9_Msk      (0x1U &lt;&lt; CAN_F10R1_FB9_Pos)                     </span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 3037</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB9          CAN_F10R1_FB9_Msk                               </span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159afb7939de25a56d4a7c72e3669b8c"> 3039</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10_Msk     (0x1U &lt;&lt; CAN_F10R1_FB10_Pos)                    </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 3040</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB10         CAN_F10R1_FB10_Msk                              </span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37f47760352e40a33327441fa44917a"> 3042</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11_Msk     (0x1U &lt;&lt; CAN_F10R1_FB11_Pos)                    </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 3043</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB11         CAN_F10R1_FB11_Msk                              </span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6456e18d6659ec3437ab1b5c84b60681"> 3045</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12_Msk     (0x1U &lt;&lt; CAN_F10R1_FB12_Pos)                    </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 3046</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB12         CAN_F10R1_FB12_Msk                              </span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0b809ab8b05e662982533d29d34196"> 3048</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13_Msk     (0x1U &lt;&lt; CAN_F10R1_FB13_Pos)                    </span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 3049</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB13         CAN_F10R1_FB13_Msk                              </span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1553e078a11eeb8d8ea8c0e0448b4d0"> 3051</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14_Msk     (0x1U &lt;&lt; CAN_F10R1_FB14_Pos)                    </span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 3052</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB14         CAN_F10R1_FB14_Msk                              </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ca9243e9a38085b93d717f05b885a"> 3054</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15_Msk     (0x1U &lt;&lt; CAN_F10R1_FB15_Pos)                    </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 3055</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB15         CAN_F10R1_FB15_Msk                              </span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ecfd894be7f8a4d1eb0cbfe995f7a8"> 3057</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16_Msk     (0x1U &lt;&lt; CAN_F10R1_FB16_Pos)                    </span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 3058</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB16         CAN_F10R1_FB16_Msk                              </span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d4bfbfb134e99de69fe63974eae0eba"> 3060</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17_Msk     (0x1U &lt;&lt; CAN_F10R1_FB17_Pos)                    </span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 3061</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB17         CAN_F10R1_FB17_Msk                              </span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59843c48e4723e0d3cb389b8dc31e95a"> 3063</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18_Msk     (0x1U &lt;&lt; CAN_F10R1_FB18_Pos)                    </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 3064</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB18         CAN_F10R1_FB18_Msk                              </span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e9c16a75cfe1a4209db5761793d65"> 3066</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19_Msk     (0x1U &lt;&lt; CAN_F10R1_FB19_Pos)                    </span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 3067</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB19         CAN_F10R1_FB19_Msk                              </span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3e3967b90e93cdf5d2dff50ccd6467"> 3069</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20_Msk     (0x1U &lt;&lt; CAN_F10R1_FB20_Pos)                    </span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 3070</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB20         CAN_F10R1_FB20_Msk                              </span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7d08dc1418dc7260c85dcd41c3f2f7"> 3072</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21_Msk     (0x1U &lt;&lt; CAN_F10R1_FB21_Pos)                    </span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 3073</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB21         CAN_F10R1_FB21_Msk                              </span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f696dbd8db5370eb9701e521227e2e"> 3075</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22_Msk     (0x1U &lt;&lt; CAN_F10R1_FB22_Pos)                    </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 3076</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB22         CAN_F10R1_FB22_Msk                              </span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4b78077f4a9d949debb3c345fcc8203"> 3078</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23_Msk     (0x1U &lt;&lt; CAN_F10R1_FB23_Pos)                    </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 3079</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB23         CAN_F10R1_FB23_Msk                              </span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa800d4dbab113869136419067683b7"> 3081</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24_Msk     (0x1U &lt;&lt; CAN_F10R1_FB24_Pos)                    </span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 3082</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB24         CAN_F10R1_FB24_Msk                              </span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2755b753aff086d43feba71cc367da2"> 3084</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25_Msk     (0x1U &lt;&lt; CAN_F10R1_FB25_Pos)                    </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 3085</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB25         CAN_F10R1_FB25_Msk                              </span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c4b309760f303d4bbd9ef507673d9"> 3087</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26_Msk     (0x1U &lt;&lt; CAN_F10R1_FB26_Pos)                    </span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 3088</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB26         CAN_F10R1_FB26_Msk                              </span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713459bb360bab56e68cd562bcc86992"> 3090</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27_Msk     (0x1U &lt;&lt; CAN_F10R1_FB27_Pos)                    </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 3091</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB27         CAN_F10R1_FB27_Msk                              </span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904044b84be51c67151570af41280109"> 3093</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28_Msk     (0x1U &lt;&lt; CAN_F10R1_FB28_Pos)                    </span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 3094</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB28         CAN_F10R1_FB28_Msk                              </span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9254a4f5e458db48b99024ee4dcf28"> 3096</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29_Msk     (0x1U &lt;&lt; CAN_F10R1_FB29_Pos)                    </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 3097</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB29         CAN_F10R1_FB29_Msk                              </span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17c37afd6e8048e5561cc76204de98"> 3099</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30_Msk     (0x1U &lt;&lt; CAN_F10R1_FB30_Pos)                    </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 3100</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB30         CAN_F10R1_FB30_Msk                              </span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0010aac3ddd9cb356328c22fcab2fd9"> 3102</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31_Msk     (0x1U &lt;&lt; CAN_F10R1_FB31_Pos)                    </span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 3103</a></span>&#160;<span class="preprocessor">#define CAN_F10R1_FB31         CAN_F10R1_FB31_Msk                              </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29cf61e4385aa30fbdff533d51bdd612"> 3107</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0_Msk      (0x1U &lt;&lt; CAN_F11R1_FB0_Pos)                     </span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 3108</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB0          CAN_F11R1_FB0_Msk                               </span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ad3f7a5ffa1fd9136447924950ea6"> 3110</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1_Msk      (0x1U &lt;&lt; CAN_F11R1_FB1_Pos)                     </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 3111</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB1          CAN_F11R1_FB1_Msk                               </span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5614e1e331777400a4903b74f3398d1c"> 3113</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2_Msk      (0x1U &lt;&lt; CAN_F11R1_FB2_Pos)                     </span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 3114</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB2          CAN_F11R1_FB2_Msk                               </span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf6f2e8167bd44d1f02ff8de4574d4d"> 3116</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3_Msk      (0x1U &lt;&lt; CAN_F11R1_FB3_Pos)                     </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 3117</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB3          CAN_F11R1_FB3_Msk                               </span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab99e31bdf86aaad8ba7d6ad75ba7dc"> 3119</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4_Msk      (0x1U &lt;&lt; CAN_F11R1_FB4_Pos)                     </span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 3120</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB4          CAN_F11R1_FB4_Msk                               </span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554f40a4480434bf6e3633e52d45e6bd"> 3122</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5_Msk      (0x1U &lt;&lt; CAN_F11R1_FB5_Pos)                     </span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 3123</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB5          CAN_F11R1_FB5_Msk                               </span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aed14b088705fde497369d39675369e"> 3125</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6_Msk      (0x1U &lt;&lt; CAN_F11R1_FB6_Pos)                     </span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 3126</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB6          CAN_F11R1_FB6_Msk                               </span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8580e565ee4bc7966aa7c515d6fab446"> 3128</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7_Msk      (0x1U &lt;&lt; CAN_F11R1_FB7_Pos)                     </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 3129</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB7          CAN_F11R1_FB7_Msk                               </span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639a8dc5a46ee8b2a380ac7978fb0672"> 3131</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8_Msk      (0x1U &lt;&lt; CAN_F11R1_FB8_Pos)                     </span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 3132</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB8          CAN_F11R1_FB8_Msk                               </span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cd49481651b80f8fdcf08efd0e07f8c"> 3134</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9_Msk      (0x1U &lt;&lt; CAN_F11R1_FB9_Pos)                     </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 3135</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB9          CAN_F11R1_FB9_Msk                               </span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cb55bd09dade7046aa52361411fb68"> 3137</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10_Msk     (0x1U &lt;&lt; CAN_F11R1_FB10_Pos)                    </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 3138</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB10         CAN_F11R1_FB10_Msk                              </span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6235ef02d18d862d4018aa9d3f2612bd"> 3140</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11_Msk     (0x1U &lt;&lt; CAN_F11R1_FB11_Pos)                    </span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 3141</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB11         CAN_F11R1_FB11_Msk                              </span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga488ce892527f6e05b74c72d3540e86e9"> 3143</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12_Msk     (0x1U &lt;&lt; CAN_F11R1_FB12_Pos)                    </span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 3144</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB12         CAN_F11R1_FB12_Msk                              </span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34726d941ba918d973035cdfd4956f22"> 3146</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13_Msk     (0x1U &lt;&lt; CAN_F11R1_FB13_Pos)                    </span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 3147</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB13         CAN_F11R1_FB13_Msk                              </span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a261d1beaaa14ef8021eaa305b4cdf6"> 3149</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14_Msk     (0x1U &lt;&lt; CAN_F11R1_FB14_Pos)                    </span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 3150</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB14         CAN_F11R1_FB14_Msk                              </span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc324a22f00abfe9bcf15478238eeda"> 3152</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15_Msk     (0x1U &lt;&lt; CAN_F11R1_FB15_Pos)                    </span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 3153</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB15         CAN_F11R1_FB15_Msk                              </span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67cc7cf7f00a9e32c2bd48dcd4941eeb"> 3155</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16_Msk     (0x1U &lt;&lt; CAN_F11R1_FB16_Pos)                    </span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 3156</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB16         CAN_F11R1_FB16_Msk                              </span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5442d8600f85b1f2efb8cd2a0a9ec764"> 3158</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17_Msk     (0x1U &lt;&lt; CAN_F11R1_FB17_Pos)                    </span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 3159</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB17         CAN_F11R1_FB17_Msk                              </span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga882ce3ab193542e376fb5f6d4f497a46"> 3161</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18_Msk     (0x1U &lt;&lt; CAN_F11R1_FB18_Pos)                    </span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 3162</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB18         CAN_F11R1_FB18_Msk                              </span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d345cf87d73bed1e41d1fdd1da16378"> 3164</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19_Msk     (0x1U &lt;&lt; CAN_F11R1_FB19_Pos)                    </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 3165</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB19         CAN_F11R1_FB19_Msk                              </span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7955a656970b266f1398cdfc4bdb6cb"> 3167</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20_Msk     (0x1U &lt;&lt; CAN_F11R1_FB20_Pos)                    </span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 3168</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB20         CAN_F11R1_FB20_Msk                              </span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5b2c12419c4cff708970be601ad3e2"> 3170</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21_Msk     (0x1U &lt;&lt; CAN_F11R1_FB21_Pos)                    </span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 3171</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB21         CAN_F11R1_FB21_Msk                              </span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad2a3cd3442663331b96444d1ed798e"> 3173</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22_Msk     (0x1U &lt;&lt; CAN_F11R1_FB22_Pos)                    </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 3174</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB22         CAN_F11R1_FB22_Msk                              </span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0869365b6223739ccb3b62cfadd9f1db"> 3176</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23_Msk     (0x1U &lt;&lt; CAN_F11R1_FB23_Pos)                    </span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 3177</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB23         CAN_F11R1_FB23_Msk                              </span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed24f7ad9ae64b130e3e2ce65cf5d04"> 3179</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24_Msk     (0x1U &lt;&lt; CAN_F11R1_FB24_Pos)                    </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 3180</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB24         CAN_F11R1_FB24_Msk                              </span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c2fdd934f06f41139da93cf271c9e5b"> 3182</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25_Msk     (0x1U &lt;&lt; CAN_F11R1_FB25_Pos)                    </span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 3183</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB25         CAN_F11R1_FB25_Msk                              </span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga547f899b4aaa6323c75dc4660cc6dd4e"> 3185</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26_Msk     (0x1U &lt;&lt; CAN_F11R1_FB26_Pos)                    </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 3186</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB26         CAN_F11R1_FB26_Msk                              </span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5499db54e781ed6a09c987857d851e4b"> 3188</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27_Msk     (0x1U &lt;&lt; CAN_F11R1_FB27_Pos)                    </span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 3189</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB27         CAN_F11R1_FB27_Msk                              </span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b8ed435fa7866580be0ec7cfada3ce"> 3191</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28_Msk     (0x1U &lt;&lt; CAN_F11R1_FB28_Pos)                    </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 3192</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB28         CAN_F11R1_FB28_Msk                              </span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa11c1e2e43d9234f768ca5f3db3521"> 3194</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29_Msk     (0x1U &lt;&lt; CAN_F11R1_FB29_Pos)                    </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 3195</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB29         CAN_F11R1_FB29_Msk                              </span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga665b624ef9be8a7b67fd0d0c8a2cc28d"> 3197</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30_Msk     (0x1U &lt;&lt; CAN_F11R1_FB30_Pos)                    </span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 3198</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB30         CAN_F11R1_FB30_Msk                              </span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb79224e74be4064c186c1fd8f430b3f"> 3200</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31_Msk     (0x1U &lt;&lt; CAN_F11R1_FB31_Pos)                    </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 3201</a></span>&#160;<span class="preprocessor">#define CAN_F11R1_FB31         CAN_F11R1_FB31_Msk                              </span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493ad4f71737d83380a81e3df1fafca6"> 3205</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0_Msk      (0x1U &lt;&lt; CAN_F12R1_FB0_Pos)                     </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 3206</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB0          CAN_F12R1_FB0_Msk                               </span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4cc96e515fe07094a824e27ad4d925"> 3208</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1_Msk      (0x1U &lt;&lt; CAN_F12R1_FB1_Pos)                     </span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 3209</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB1          CAN_F12R1_FB1_Msk                               </span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c8d6c0e2c177e40ff60568beffac86b"> 3211</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2_Msk      (0x1U &lt;&lt; CAN_F12R1_FB2_Pos)                     </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 3212</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB2          CAN_F12R1_FB2_Msk                               </span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c79794004930e3de57c8417f7c5d6d"> 3214</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3_Msk      (0x1U &lt;&lt; CAN_F12R1_FB3_Pos)                     </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 3215</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB3          CAN_F12R1_FB3_Msk                               </span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b358c5c72ac735e4c7c802287f9903"> 3217</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4_Msk      (0x1U &lt;&lt; CAN_F12R1_FB4_Pos)                     </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 3218</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB4          CAN_F12R1_FB4_Msk                               </span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc058f703f84921bf889c9ce3c000d0"> 3220</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5_Msk      (0x1U &lt;&lt; CAN_F12R1_FB5_Pos)                     </span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 3221</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB5          CAN_F12R1_FB5_Msk                               </span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86849d0bdcd7b03a0770c9fb4e1c0cf8"> 3223</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6_Msk      (0x1U &lt;&lt; CAN_F12R1_FB6_Pos)                     </span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 3224</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB6          CAN_F12R1_FB6_Msk                               </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e08cb6960016b6a352bd8353733dd"> 3226</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7_Msk      (0x1U &lt;&lt; CAN_F12R1_FB7_Pos)                     </span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 3227</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB7          CAN_F12R1_FB7_Msk                               </span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad138ae340d080c7b69b9dfe0814234f6"> 3229</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8_Msk      (0x1U &lt;&lt; CAN_F12R1_FB8_Pos)                     </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 3230</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB8          CAN_F12R1_FB8_Msk                               </span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0713b2abf45e4c66dfc0c2f4aa902c"> 3232</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9_Msk      (0x1U &lt;&lt; CAN_F12R1_FB9_Pos)                     </span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 3233</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB9          CAN_F12R1_FB9_Msk                               </span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3becedeec4964364eb6a6ca51af6c7a7"> 3235</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10_Msk     (0x1U &lt;&lt; CAN_F12R1_FB10_Pos)                    </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 3236</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB10         CAN_F12R1_FB10_Msk                              </span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab33464326b0107849ae73eb2d74649"> 3238</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11_Msk     (0x1U &lt;&lt; CAN_F12R1_FB11_Pos)                    </span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 3239</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB11         CAN_F12R1_FB11_Msk                              </span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55c96f63d9cb2115cf779e2108cd2c2"> 3241</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12_Msk     (0x1U &lt;&lt; CAN_F12R1_FB12_Pos)                    </span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 3242</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB12         CAN_F12R1_FB12_Msk                              </span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6754922701ae479453231e3082f5995"> 3244</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13_Msk     (0x1U &lt;&lt; CAN_F12R1_FB13_Pos)                    </span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 3245</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB13         CAN_F12R1_FB13_Msk                              </span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40af5057b396387a1162d0091b2d826e"> 3247</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14_Msk     (0x1U &lt;&lt; CAN_F12R1_FB14_Pos)                    </span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 3248</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB14         CAN_F12R1_FB14_Msk                              </span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a4f362ed99f3b71078c88c720f7603"> 3250</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15_Msk     (0x1U &lt;&lt; CAN_F12R1_FB15_Pos)                    </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 3251</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB15         CAN_F12R1_FB15_Msk                              </span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44038ad11ff535489420a521d43090cd"> 3253</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16_Msk     (0x1U &lt;&lt; CAN_F12R1_FB16_Pos)                    </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 3254</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB16         CAN_F12R1_FB16_Msk                              </span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1462a6bf5fd7f197bf4fc6b40f3531e"> 3256</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17_Msk     (0x1U &lt;&lt; CAN_F12R1_FB17_Pos)                    </span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 3257</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB17         CAN_F12R1_FB17_Msk                              </span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ded4d9316004285d4c49d62eb48cce6"> 3259</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18_Msk     (0x1U &lt;&lt; CAN_F12R1_FB18_Pos)                    </span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 3260</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB18         CAN_F12R1_FB18_Msk                              </span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5a9bb84c7973eb3aee9bcc751a402"> 3262</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19_Msk     (0x1U &lt;&lt; CAN_F12R1_FB19_Pos)                    </span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 3263</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB19         CAN_F12R1_FB19_Msk                              </span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e4aaef17496cf40db364d4c7ead7d5"> 3265</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20_Msk     (0x1U &lt;&lt; CAN_F12R1_FB20_Pos)                    </span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 3266</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB20         CAN_F12R1_FB20_Msk                              </span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776befd35d22caa64a1754b75134f2a6"> 3268</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21_Msk     (0x1U &lt;&lt; CAN_F12R1_FB21_Pos)                    </span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 3269</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB21         CAN_F12R1_FB21_Msk                              </span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5b00cf1faf748d52633ee2a1989b49"> 3271</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22_Msk     (0x1U &lt;&lt; CAN_F12R1_FB22_Pos)                    </span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 3272</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB22         CAN_F12R1_FB22_Msk                              </span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9c58f403ed9bfc19a23aff1960065e"> 3274</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23_Msk     (0x1U &lt;&lt; CAN_F12R1_FB23_Pos)                    </span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 3275</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB23         CAN_F12R1_FB23_Msk                              </span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7efaf0ba941dc22a8a322e75d6495237"> 3277</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24_Msk     (0x1U &lt;&lt; CAN_F12R1_FB24_Pos)                    </span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 3278</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB24         CAN_F12R1_FB24_Msk                              </span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga495bdfd934bc40aeabfcb0454e47a2c7"> 3280</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25_Msk     (0x1U &lt;&lt; CAN_F12R1_FB25_Pos)                    </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 3281</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB25         CAN_F12R1_FB25_Msk                              </span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26edbc0aad33ae916a2c765f8a463023"> 3283</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26_Msk     (0x1U &lt;&lt; CAN_F12R1_FB26_Pos)                    </span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 3284</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB26         CAN_F12R1_FB26_Msk                              </span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb051023923964df52386c58e0ee26ed"> 3286</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27_Msk     (0x1U &lt;&lt; CAN_F12R1_FB27_Pos)                    </span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 3287</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB27         CAN_F12R1_FB27_Msk                              </span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e1bbde0fef2e2dab933da257a3afd66"> 3289</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28_Msk     (0x1U &lt;&lt; CAN_F12R1_FB28_Pos)                    </span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 3290</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB28         CAN_F12R1_FB28_Msk                              </span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d988431331cf581558317c045e1117b"> 3292</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29_Msk     (0x1U &lt;&lt; CAN_F12R1_FB29_Pos)                    </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 3293</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB29         CAN_F12R1_FB29_Msk                              </span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b733b7cb7755ebe4678bf011a490f5"> 3295</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30_Msk     (0x1U &lt;&lt; CAN_F12R1_FB30_Pos)                    </span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 3296</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB30         CAN_F12R1_FB30_Msk                              </span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ce05849eef3967db74c9dcab8d936e"> 3298</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31_Msk     (0x1U &lt;&lt; CAN_F12R1_FB31_Pos)                    </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 3299</a></span>&#160;<span class="preprocessor">#define CAN_F12R1_FB31         CAN_F12R1_FB31_Msk                              </span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0775804606cd66638da3f6ba1b3b493"> 3303</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0_Msk      (0x1U &lt;&lt; CAN_F13R1_FB0_Pos)                     </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 3304</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB0          CAN_F13R1_FB0_Msk                               </span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af825390c54a3a65aac39d6a998ca48"> 3306</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1_Msk      (0x1U &lt;&lt; CAN_F13R1_FB1_Pos)                     </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 3307</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB1          CAN_F13R1_FB1_Msk                               </span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ca97bf95c63ac91fe0bbf664f96c5a"> 3309</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2_Msk      (0x1U &lt;&lt; CAN_F13R1_FB2_Pos)                     </span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 3310</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB2          CAN_F13R1_FB2_Msk                               </span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf217b9312083ea4fee7d1e808d6abb84"> 3312</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3_Msk      (0x1U &lt;&lt; CAN_F13R1_FB3_Pos)                     </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 3313</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB3          CAN_F13R1_FB3_Msk                               </span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325e27d4b7557c9da7685eaaefdd9bbe"> 3315</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4_Msk      (0x1U &lt;&lt; CAN_F13R1_FB4_Pos)                     </span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 3316</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB4          CAN_F13R1_FB4_Msk                               </span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dda4ae54ad09328863f96688745173"> 3318</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5_Msk      (0x1U &lt;&lt; CAN_F13R1_FB5_Pos)                     </span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 3319</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB5          CAN_F13R1_FB5_Msk                               </span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae396c50fbe96dbdd418620ffd2fa5b4"> 3321</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6_Msk      (0x1U &lt;&lt; CAN_F13R1_FB6_Pos)                     </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 3322</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB6          CAN_F13R1_FB6_Msk                               </span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a54488273ee23a74dfe0a0deca7d7d"> 3324</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7_Msk      (0x1U &lt;&lt; CAN_F13R1_FB7_Pos)                     </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 3325</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB7          CAN_F13R1_FB7_Msk                               </span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c2421189d009e0b2630cf53f0caaf1"> 3327</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8_Msk      (0x1U &lt;&lt; CAN_F13R1_FB8_Pos)                     </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 3328</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB8          CAN_F13R1_FB8_Msk                               </span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa365ae887f59e0e1684a5ed96fb50042"> 3330</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9_Msk      (0x1U &lt;&lt; CAN_F13R1_FB9_Pos)                     </span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 3331</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB9          CAN_F13R1_FB9_Msk                               </span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2439f107e699d239c00b630979ba87e1"> 3333</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10_Msk     (0x1U &lt;&lt; CAN_F13R1_FB10_Pos)                    </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 3334</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB10         CAN_F13R1_FB10_Msk                              </span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9103107051eb07e5ae903489b76eb2c4"> 3336</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11_Msk     (0x1U &lt;&lt; CAN_F13R1_FB11_Pos)                    </span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 3337</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB11         CAN_F13R1_FB11_Msk                              </span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dabd107a2de9ccd6461da5926e4d4e4"> 3339</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12_Msk     (0x1U &lt;&lt; CAN_F13R1_FB12_Pos)                    </span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 3340</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB12         CAN_F13R1_FB12_Msk                              </span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1db0ef6756bc958994e6fc702ce75b81"> 3342</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13_Msk     (0x1U &lt;&lt; CAN_F13R1_FB13_Pos)                    </span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 3343</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB13         CAN_F13R1_FB13_Msk                              </span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e4fcd6edb251cf356694de9f3f42"> 3345</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14_Msk     (0x1U &lt;&lt; CAN_F13R1_FB14_Pos)                    </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 3346</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB14         CAN_F13R1_FB14_Msk                              </span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc8b54a2836661fdd482c004556cba1"> 3348</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15_Msk     (0x1U &lt;&lt; CAN_F13R1_FB15_Pos)                    </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 3349</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB15         CAN_F13R1_FB15_Msk                              </span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d570ecd25032c69017c3c117f0aebdf"> 3351</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16_Msk     (0x1U &lt;&lt; CAN_F13R1_FB16_Pos)                    </span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 3352</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB16         CAN_F13R1_FB16_Msk                              </span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2321a184dc8aa13baef70a5cb6193f"> 3354</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17_Msk     (0x1U &lt;&lt; CAN_F13R1_FB17_Pos)                    </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 3355</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB17         CAN_F13R1_FB17_Msk                              </span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c24ba203819e140dfddb8bc05c473"> 3357</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18_Msk     (0x1U &lt;&lt; CAN_F13R1_FB18_Pos)                    </span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 3358</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB18         CAN_F13R1_FB18_Msk                              </span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471095d382cce78017304b5db76f7a04"> 3360</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19_Msk     (0x1U &lt;&lt; CAN_F13R1_FB19_Pos)                    </span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 3361</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB19         CAN_F13R1_FB19_Msk                              </span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c097cf8909e3cc7825d9500a891be52"> 3363</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20_Msk     (0x1U &lt;&lt; CAN_F13R1_FB20_Pos)                    </span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 3364</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB20         CAN_F13R1_FB20_Msk                              </span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d0b622d476255e22d07d76831a75"> 3366</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21_Msk     (0x1U &lt;&lt; CAN_F13R1_FB21_Pos)                    </span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 3367</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB21         CAN_F13R1_FB21_Msk                              </span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50e71fdf75fcc3e59b95b855d3bf30a"> 3369</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22_Msk     (0x1U &lt;&lt; CAN_F13R1_FB22_Pos)                    </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 3370</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB22         CAN_F13R1_FB22_Msk                              </span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b6b1f5126bfa15739a086d6734cfd5"> 3372</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23_Msk     (0x1U &lt;&lt; CAN_F13R1_FB23_Pos)                    </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 3373</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB23         CAN_F13R1_FB23_Msk                              </span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710ae584f88078c05820eede3729b65c"> 3375</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24_Msk     (0x1U &lt;&lt; CAN_F13R1_FB24_Pos)                    </span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 3376</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB24         CAN_F13R1_FB24_Msk                              </span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f2580d7250fa56c7a1e25f9d282c942"> 3378</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25_Msk     (0x1U &lt;&lt; CAN_F13R1_FB25_Pos)                    </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 3379</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB25         CAN_F13R1_FB25_Msk                              </span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdd8f8b38bc3d56b97c8909c7dbb7560"> 3381</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26_Msk     (0x1U &lt;&lt; CAN_F13R1_FB26_Pos)                    </span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 3382</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB26         CAN_F13R1_FB26_Msk                              </span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc69c07f91f2c9d6b85c3f26532fad1f"> 3384</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27_Msk     (0x1U &lt;&lt; CAN_F13R1_FB27_Pos)                    </span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 3385</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB27         CAN_F13R1_FB27_Msk                              </span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd7a2e1000f7df336489982291d76d8"> 3387</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28_Msk     (0x1U &lt;&lt; CAN_F13R1_FB28_Pos)                    </span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 3388</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB28         CAN_F13R1_FB28_Msk                              </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed837627ac02698016cdf0439782fec"> 3390</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29_Msk     (0x1U &lt;&lt; CAN_F13R1_FB29_Pos)                    </span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 3391</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB29         CAN_F13R1_FB29_Msk                              </span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7f63726fd4dffa870717dbf3079be8"> 3393</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30_Msk     (0x1U &lt;&lt; CAN_F13R1_FB30_Pos)                    </span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 3394</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB30         CAN_F13R1_FB30_Msk                              </span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad950a42557716b1e66d0e675d4ed0388"> 3396</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31_Msk     (0x1U &lt;&lt; CAN_F13R1_FB31_Pos)                    </span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 3397</a></span>&#160;<span class="preprocessor">#define CAN_F13R1_FB31         CAN_F13R1_FB31_Msk                              </span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa061083b9a300dcb531acbb0ca426943"> 3401</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0_Msk       (0x1U &lt;&lt; CAN_F0R2_FB0_Pos)                      </span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 3402</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB0           CAN_F0R2_FB0_Msk                                </span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c94101334ccda880f2c3a2e9e35803"> 3404</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1_Msk       (0x1U &lt;&lt; CAN_F0R2_FB1_Pos)                      </span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 3405</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB1           CAN_F0R2_FB1_Msk                                </span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d454ef34d31e40aeecb2da25e5004d"> 3407</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2_Msk       (0x1U &lt;&lt; CAN_F0R2_FB2_Pos)                      </span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 3408</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB2           CAN_F0R2_FB2_Msk                                </span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526563dd72eb6023c8c6b70ed3eef49f"> 3410</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3_Msk       (0x1U &lt;&lt; CAN_F0R2_FB3_Pos)                      </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 3411</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB3           CAN_F0R2_FB3_Msk                                </span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2ad8285cf2dbc13f19cde26aa841ee"> 3413</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4_Msk       (0x1U &lt;&lt; CAN_F0R2_FB4_Pos)                      </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 3414</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB4           CAN_F0R2_FB4_Msk                                </span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae572f8b4bb3bfa4dca31b1d4b189c277"> 3416</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5_Msk       (0x1U &lt;&lt; CAN_F0R2_FB5_Pos)                      </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 3417</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB5           CAN_F0R2_FB5_Msk                                </span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d86d510a3fa0f7bb396b2535ff7412f"> 3419</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6_Msk       (0x1U &lt;&lt; CAN_F0R2_FB6_Pos)                      </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 3420</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB6           CAN_F0R2_FB6_Msk                                </span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931a307d0830015fa4494ed6a34e3fb5"> 3422</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7_Msk       (0x1U &lt;&lt; CAN_F0R2_FB7_Pos)                      </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 3423</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB7           CAN_F0R2_FB7_Msk                                </span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f123f65007d2d150da67e5114b8354f"> 3425</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8_Msk       (0x1U &lt;&lt; CAN_F0R2_FB8_Pos)                      </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 3426</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB8           CAN_F0R2_FB8_Msk                                </span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31eeb8ac004bb1a829c442474a019b05"> 3428</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9_Msk       (0x1U &lt;&lt; CAN_F0R2_FB9_Pos)                      </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 3429</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB9           CAN_F0R2_FB9_Msk                                </span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8eae7e6372cafdfbb97cee0d3a5906"> 3431</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10_Msk      (0x1U &lt;&lt; CAN_F0R2_FB10_Pos)                     </span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 3432</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB10          CAN_F0R2_FB10_Msk                               </span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c19ccbf1f927445c99e0075e4743f4"> 3434</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11_Msk      (0x1U &lt;&lt; CAN_F0R2_FB11_Pos)                     </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 3435</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB11          CAN_F0R2_FB11_Msk                               </span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6f3f414927987a2409f6a4fcee1950"> 3437</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12_Msk      (0x1U &lt;&lt; CAN_F0R2_FB12_Pos)                     </span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 3438</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB12          CAN_F0R2_FB12_Msk                               </span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f965255e5ae450386165052ebc91266"> 3440</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13_Msk      (0x1U &lt;&lt; CAN_F0R2_FB13_Pos)                     </span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 3441</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB13          CAN_F0R2_FB13_Msk                               </span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541cda96227f171eeaef984ec3f3bfde"> 3443</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14_Msk      (0x1U &lt;&lt; CAN_F0R2_FB14_Pos)                     </span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 3444</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB14          CAN_F0R2_FB14_Msk                               </span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec4acee70dd0bad3bcfb650e47f99b5"> 3446</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15_Msk      (0x1U &lt;&lt; CAN_F0R2_FB15_Pos)                     </span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 3447</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB15          CAN_F0R2_FB15_Msk                               </span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae046a3f26c0161e3c40dc1bc568db3b"> 3449</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16_Msk      (0x1U &lt;&lt; CAN_F0R2_FB16_Pos)                     </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 3450</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB16          CAN_F0R2_FB16_Msk                               </span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f28b2b9fdaaba93dd8268b5567a8ad"> 3452</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17_Msk      (0x1U &lt;&lt; CAN_F0R2_FB17_Pos)                     </span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 3453</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB17          CAN_F0R2_FB17_Msk                               </span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134eae58ad5e99cc09201e3f806390b2"> 3455</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18_Msk      (0x1U &lt;&lt; CAN_F0R2_FB18_Pos)                     </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 3456</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB18          CAN_F0R2_FB18_Msk                               </span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2288da969d823cf883f0a11d0e66db51"> 3458</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19_Msk      (0x1U &lt;&lt; CAN_F0R2_FB19_Pos)                     </span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 3459</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB19          CAN_F0R2_FB19_Msk                               </span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e695a429859e9c143330c5cf6ad3229"> 3461</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20_Msk      (0x1U &lt;&lt; CAN_F0R2_FB20_Pos)                     </span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 3462</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB20          CAN_F0R2_FB20_Msk                               </span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b4a66ffe52286fd25f6bb36fa2e6f21"> 3464</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21_Msk      (0x1U &lt;&lt; CAN_F0R2_FB21_Pos)                     </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 3465</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB21          CAN_F0R2_FB21_Msk                               </span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d02ac9f9a07b7c47059c84a2b0782ee"> 3467</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22_Msk      (0x1U &lt;&lt; CAN_F0R2_FB22_Pos)                     </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 3468</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB22          CAN_F0R2_FB22_Msk                               </span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd190536d4b825b086f682b40886f7f"> 3470</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23_Msk      (0x1U &lt;&lt; CAN_F0R2_FB23_Pos)                     </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 3471</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB23          CAN_F0R2_FB23_Msk                               </span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d6929299df0a13244f0e7958eb711a"> 3473</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24_Msk      (0x1U &lt;&lt; CAN_F0R2_FB24_Pos)                     </span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 3474</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB24          CAN_F0R2_FB24_Msk                               </span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6e6acb5b23357732909d4bec0eb95e"> 3476</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25_Msk      (0x1U &lt;&lt; CAN_F0R2_FB25_Pos)                     </span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 3477</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB25          CAN_F0R2_FB25_Msk                               </span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c77950c4ec1c45ab5c4c2936186d36"> 3479</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26_Msk      (0x1U &lt;&lt; CAN_F0R2_FB26_Pos)                     </span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 3480</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB26          CAN_F0R2_FB26_Msk                               </span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a37ea3a0bc9d4232ee89f18782ff53"> 3482</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27_Msk      (0x1U &lt;&lt; CAN_F0R2_FB27_Pos)                     </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 3483</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB27          CAN_F0R2_FB27_Msk                               </span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfb99d019f1abf788685338176fa8595"> 3485</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28_Msk      (0x1U &lt;&lt; CAN_F0R2_FB28_Pos)                     </span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 3486</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB28          CAN_F0R2_FB28_Msk                               </span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875a0587956149206e0df84242e5c38a"> 3488</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29_Msk      (0x1U &lt;&lt; CAN_F0R2_FB29_Pos)                     </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 3489</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB29          CAN_F0R2_FB29_Msk                               </span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee59bc46345bde430c9ecf20c8df7a2"> 3491</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30_Msk      (0x1U &lt;&lt; CAN_F0R2_FB30_Pos)                     </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 3492</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB30          CAN_F0R2_FB30_Msk                               </span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f146c0436009e8b77597db4f06dc88"> 3494</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31_Msk      (0x1U &lt;&lt; CAN_F0R2_FB31_Pos)                     </span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 3495</a></span>&#160;<span class="preprocessor">#define CAN_F0R2_FB31          CAN_F0R2_FB31_Msk                               </span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37390e12fa87a072599d57c581f82b1"> 3499</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0_Msk       (0x1U &lt;&lt; CAN_F1R2_FB0_Pos)                      </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 3500</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB0           CAN_F1R2_FB0_Msk                                </span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4652769a8b81aefaa5acbaddc83e47"> 3502</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1_Msk       (0x1U &lt;&lt; CAN_F1R2_FB1_Pos)                      </span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 3503</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB1           CAN_F1R2_FB1_Msk                                </span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga550988821dc17b71e58d745367d552fb"> 3505</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2_Msk       (0x1U &lt;&lt; CAN_F1R2_FB2_Pos)                      </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 3506</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB2           CAN_F1R2_FB2_Msk                                </span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52c7978074227730285d698cdcb15c7"> 3508</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3_Msk       (0x1U &lt;&lt; CAN_F1R2_FB3_Pos)                      </span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 3509</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB3           CAN_F1R2_FB3_Msk                                </span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab404d9e8cd80526beb5b83ea62236c40"> 3511</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4_Msk       (0x1U &lt;&lt; CAN_F1R2_FB4_Pos)                      </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 3512</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB4           CAN_F1R2_FB4_Msk                                </span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3210b70ca25333f077035c8178683b3c"> 3514</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5_Msk       (0x1U &lt;&lt; CAN_F1R2_FB5_Pos)                      </span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 3515</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB5           CAN_F1R2_FB5_Msk                                </span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840206e4408eeadf35ca5ce492121b7"> 3517</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6_Msk       (0x1U &lt;&lt; CAN_F1R2_FB6_Pos)                      </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 3518</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB6           CAN_F1R2_FB6_Msk                                </span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f9f5471e1a8abd2ca55fe5a4cf120f"> 3520</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7_Msk       (0x1U &lt;&lt; CAN_F1R2_FB7_Pos)                      </span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 3521</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB7           CAN_F1R2_FB7_Msk                                </span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade520b46b08abd462743828dfdb211e1"> 3523</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8_Msk       (0x1U &lt;&lt; CAN_F1R2_FB8_Pos)                      </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 3524</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB8           CAN_F1R2_FB8_Msk                                </span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e355feec329b328d200ea79a3c4e73"> 3526</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9_Msk       (0x1U &lt;&lt; CAN_F1R2_FB9_Pos)                      </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 3527</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB9           CAN_F1R2_FB9_Msk                                </span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fa9a6d11d4066ce8cbed7772e5c4c1"> 3529</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10_Msk      (0x1U &lt;&lt; CAN_F1R2_FB10_Pos)                     </span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 3530</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB10          CAN_F1R2_FB10_Msk                               </span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1aef88c920add1bcec693ba43f890cf"> 3532</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11_Msk      (0x1U &lt;&lt; CAN_F1R2_FB11_Pos)                     </span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 3533</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB11          CAN_F1R2_FB11_Msk                               </span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4486004019a70c1c41822611cfbc24a7"> 3535</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12_Msk      (0x1U &lt;&lt; CAN_F1R2_FB12_Pos)                     </span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 3536</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB12          CAN_F1R2_FB12_Msk                               </span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ef2954ebc503eaf6c44eb4ec9a593e"> 3538</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13_Msk      (0x1U &lt;&lt; CAN_F1R2_FB13_Pos)                     </span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 3539</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB13          CAN_F1R2_FB13_Msk                               </span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace28daab139f94dc2ed7e388fd1b9b59"> 3541</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14_Msk      (0x1U &lt;&lt; CAN_F1R2_FB14_Pos)                     </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 3542</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB14          CAN_F1R2_FB14_Msk                               </span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb0a0b5dd87d593fc1cf8b9269bf365"> 3544</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15_Msk      (0x1U &lt;&lt; CAN_F1R2_FB15_Pos)                     </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 3545</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB15          CAN_F1R2_FB15_Msk                               </span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427c05edd87c70fb5bfede3ece583106"> 3547</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16_Msk      (0x1U &lt;&lt; CAN_F1R2_FB16_Pos)                     </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 3548</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB16          CAN_F1R2_FB16_Msk                               </span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7423c9dd0740125ba2dc7a9068c449"> 3550</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17_Msk      (0x1U &lt;&lt; CAN_F1R2_FB17_Pos)                     </span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 3551</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB17          CAN_F1R2_FB17_Msk                               </span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcea3b8cd42bcc687c67e62a0ccf7471"> 3553</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18_Msk      (0x1U &lt;&lt; CAN_F1R2_FB18_Pos)                     </span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 3554</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB18          CAN_F1R2_FB18_Msk                               </span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3e119637508ebc998e04873befdea02"> 3556</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19_Msk      (0x1U &lt;&lt; CAN_F1R2_FB19_Pos)                     </span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 3557</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB19          CAN_F1R2_FB19_Msk                               </span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adb312018dfbe719072be0d6444b62a"> 3559</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20_Msk      (0x1U &lt;&lt; CAN_F1R2_FB20_Pos)                     </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 3560</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB20          CAN_F1R2_FB20_Msk                               </span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a75816e8e01c5c9a90d7b2afa4716f"> 3562</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21_Msk      (0x1U &lt;&lt; CAN_F1R2_FB21_Pos)                     </span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 3563</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB21          CAN_F1R2_FB21_Msk                               </span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace263ed2b1dcb26232c8be718c733490"> 3565</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22_Msk      (0x1U &lt;&lt; CAN_F1R2_FB22_Pos)                     </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 3566</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB22          CAN_F1R2_FB22_Msk                               </span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15089c114f7120bd834ecddd74795989"> 3568</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23_Msk      (0x1U &lt;&lt; CAN_F1R2_FB23_Pos)                     </span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 3569</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB23          CAN_F1R2_FB23_Msk                               </span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256936e5e1dc313a5846bcdb38746940"> 3571</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24_Msk      (0x1U &lt;&lt; CAN_F1R2_FB24_Pos)                     </span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 3572</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB24          CAN_F1R2_FB24_Msk                               </span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8861d429f3e5a4cf24015dd24d1035a2"> 3574</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25_Msk      (0x1U &lt;&lt; CAN_F1R2_FB25_Pos)                     </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 3575</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB25          CAN_F1R2_FB25_Msk                               </span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca03affd919dc4618d7e47f545714fe"> 3577</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26_Msk      (0x1U &lt;&lt; CAN_F1R2_FB26_Pos)                     </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 3578</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB26          CAN_F1R2_FB26_Msk                               </span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4685d281238d461eb78b7f846411f6f3"> 3580</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27_Msk      (0x1U &lt;&lt; CAN_F1R2_FB27_Pos)                     </span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 3581</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB27          CAN_F1R2_FB27_Msk                               </span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6e9dc7e9d061ce75e04aceae3cfd6b"> 3583</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28_Msk      (0x1U &lt;&lt; CAN_F1R2_FB28_Pos)                     </span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 3584</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB28          CAN_F1R2_FB28_Msk                               </span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fee7c49b899c8af5ae4b60d47461ea2"> 3586</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29_Msk      (0x1U &lt;&lt; CAN_F1R2_FB29_Pos)                     </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 3587</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB29          CAN_F1R2_FB29_Msk                               </span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87ec718cd11264085752c85b44e6ef3"> 3589</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30_Msk      (0x1U &lt;&lt; CAN_F1R2_FB30_Pos)                     </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 3590</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB30          CAN_F1R2_FB30_Msk                               </span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cebad85393ecc2a9214f9788b77c676"> 3592</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31_Msk      (0x1U &lt;&lt; CAN_F1R2_FB31_Pos)                     </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 3593</a></span>&#160;<span class="preprocessor">#define CAN_F1R2_FB31          CAN_F1R2_FB31_Msk                               </span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4399948716780ec8c4dd96270469843"> 3597</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0_Msk       (0x1U &lt;&lt; CAN_F2R2_FB0_Pos)                      </span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 3598</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB0           CAN_F2R2_FB0_Msk                                </span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad77d91c1c72f554e0e99650a3f47e737"> 3600</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1_Msk       (0x1U &lt;&lt; CAN_F2R2_FB1_Pos)                      </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 3601</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB1           CAN_F2R2_FB1_Msk                                </span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96dff14e0209cd48bf0c29dc53ede26b"> 3603</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2_Msk       (0x1U &lt;&lt; CAN_F2R2_FB2_Pos)                      </span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 3604</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB2           CAN_F2R2_FB2_Msk                                </span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3b7ec530ba7d4f3effd0c42ab49ca9"> 3606</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3_Msk       (0x1U &lt;&lt; CAN_F2R2_FB3_Pos)                      </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 3607</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB3           CAN_F2R2_FB3_Msk                                </span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcaf819adc61da902e94fc549c5eca7"> 3609</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4_Msk       (0x1U &lt;&lt; CAN_F2R2_FB4_Pos)                      </span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 3610</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB4           CAN_F2R2_FB4_Msk                                </span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb028302ad008b6326533727d4fb75b0"> 3612</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5_Msk       (0x1U &lt;&lt; CAN_F2R2_FB5_Pos)                      </span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 3613</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB5           CAN_F2R2_FB5_Msk                                </span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d23fc25f4bfb50a6f590e31e11c4838"> 3615</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6_Msk       (0x1U &lt;&lt; CAN_F2R2_FB6_Pos)                      </span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 3616</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB6           CAN_F2R2_FB6_Msk                                </span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c27ede1b3c0ad55b1d3ceeb774abbd"> 3618</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7_Msk       (0x1U &lt;&lt; CAN_F2R2_FB7_Pos)                      </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 3619</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB7           CAN_F2R2_FB7_Msk                                </span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace122156ecd18b6abea1a5f23e1cfce"> 3621</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8_Msk       (0x1U &lt;&lt; CAN_F2R2_FB8_Pos)                      </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 3622</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB8           CAN_F2R2_FB8_Msk                                </span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a5442d9fc437bc2acdf878279cf7c6"> 3624</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9_Msk       (0x1U &lt;&lt; CAN_F2R2_FB9_Pos)                      </span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 3625</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB9           CAN_F2R2_FB9_Msk                                </span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebf3a00b21dc2a665b2e8e7b99cefaae"> 3627</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10_Msk      (0x1U &lt;&lt; CAN_F2R2_FB10_Pos)                     </span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 3628</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB10          CAN_F2R2_FB10_Msk                               </span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb77bebe0b062fe55efc6304cf8840b4"> 3630</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11_Msk      (0x1U &lt;&lt; CAN_F2R2_FB11_Pos)                     </span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 3631</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB11          CAN_F2R2_FB11_Msk                               </span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd0cb91d888b98351e33516a4547e1"> 3633</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12_Msk      (0x1U &lt;&lt; CAN_F2R2_FB12_Pos)                     </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 3634</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB12          CAN_F2R2_FB12_Msk                               </span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6af8fc2890a6b457435f0ab29908e4"> 3636</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13_Msk      (0x1U &lt;&lt; CAN_F2R2_FB13_Pos)                     </span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 3637</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB13          CAN_F2R2_FB13_Msk                               </span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7f01b289ae8ae3eecedd8a29ddc1eb1"> 3639</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14_Msk      (0x1U &lt;&lt; CAN_F2R2_FB14_Pos)                     </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 3640</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB14          CAN_F2R2_FB14_Msk                               </span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c79b4445a4d0eb87b2121d58c73d9bc"> 3642</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15_Msk      (0x1U &lt;&lt; CAN_F2R2_FB15_Pos)                     </span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 3643</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB15          CAN_F2R2_FB15_Msk                               </span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7788f7206aca6e83ba0cd081af5b2"> 3645</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16_Msk      (0x1U &lt;&lt; CAN_F2R2_FB16_Pos)                     </span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 3646</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB16          CAN_F2R2_FB16_Msk                               </span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d302da92dc7ff48bfb3935a739c56f"> 3648</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17_Msk      (0x1U &lt;&lt; CAN_F2R2_FB17_Pos)                     </span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 3649</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB17          CAN_F2R2_FB17_Msk                               </span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ee8abd5207088cb6f59a3fd5af3b89a"> 3651</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18_Msk      (0x1U &lt;&lt; CAN_F2R2_FB18_Pos)                     </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 3652</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB18          CAN_F2R2_FB18_Msk                               </span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ad53d41a895d341e102901c2e4113b"> 3654</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19_Msk      (0x1U &lt;&lt; CAN_F2R2_FB19_Pos)                     </span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 3655</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB19          CAN_F2R2_FB19_Msk                               </span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b747f768a440c5e8fe08febc1d0683"> 3657</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20_Msk      (0x1U &lt;&lt; CAN_F2R2_FB20_Pos)                     </span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 3658</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB20          CAN_F2R2_FB20_Msk                               </span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc046157f775cb1a2c5b2b90aa15d745"> 3660</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21_Msk      (0x1U &lt;&lt; CAN_F2R2_FB21_Pos)                     </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 3661</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB21          CAN_F2R2_FB21_Msk                               </span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fdd1fa55e6729712aad51a2ce62834"> 3663</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22_Msk      (0x1U &lt;&lt; CAN_F2R2_FB22_Pos)                     </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 3664</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB22          CAN_F2R2_FB22_Msk                               </span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4508040a17ba6d514e9c5db40131a196"> 3666</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23_Msk      (0x1U &lt;&lt; CAN_F2R2_FB23_Pos)                     </span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 3667</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB23          CAN_F2R2_FB23_Msk                               </span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17fde946459dc3fc90da9e8809d6d05"> 3669</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24_Msk      (0x1U &lt;&lt; CAN_F2R2_FB24_Pos)                     </span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 3670</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB24          CAN_F2R2_FB24_Msk                               </span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03da1089ea38abbe1093471a67a971fa"> 3672</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25_Msk      (0x1U &lt;&lt; CAN_F2R2_FB25_Pos)                     </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 3673</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB25          CAN_F2R2_FB25_Msk                               </span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef46477e39c33367b4cc071c1e3fc69"> 3675</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26_Msk      (0x1U &lt;&lt; CAN_F2R2_FB26_Pos)                     </span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 3676</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB26          CAN_F2R2_FB26_Msk                               </span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833458f427d74480b7a400ace687432e"> 3678</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27_Msk      (0x1U &lt;&lt; CAN_F2R2_FB27_Pos)                     </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 3679</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB27          CAN_F2R2_FB27_Msk                               </span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc909d367700acef6e2bf8954fcbed1c"> 3681</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28_Msk      (0x1U &lt;&lt; CAN_F2R2_FB28_Pos)                     </span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 3682</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB28          CAN_F2R2_FB28_Msk                               </span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac030b2a517b48686820ece2c433e2f13"> 3684</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29_Msk      (0x1U &lt;&lt; CAN_F2R2_FB29_Pos)                     </span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 3685</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB29          CAN_F2R2_FB29_Msk                               </span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbf050f9c8c01df6dd11938eb663221"> 3687</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30_Msk      (0x1U &lt;&lt; CAN_F2R2_FB30_Pos)                     </span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 3688</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB30          CAN_F2R2_FB30_Msk                               </span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b5f7d56afc77679c64cc8559c9637c"> 3690</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31_Msk      (0x1U &lt;&lt; CAN_F2R2_FB31_Pos)                     </span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 3691</a></span>&#160;<span class="preprocessor">#define CAN_F2R2_FB31          CAN_F2R2_FB31_Msk                               </span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00bc043a80895a2364fdb9e51b3c110"> 3695</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0_Msk       (0x1U &lt;&lt; CAN_F3R2_FB0_Pos)                      </span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 3696</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB0           CAN_F3R2_FB0_Msk                                </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f4626256cd6e806d02f8ddd1abc6d6"> 3698</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1_Msk       (0x1U &lt;&lt; CAN_F3R2_FB1_Pos)                      </span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 3699</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB1           CAN_F3R2_FB1_Msk                                </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2e95083cd9cba8a5e1dea50a2647b5"> 3701</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2_Msk       (0x1U &lt;&lt; CAN_F3R2_FB2_Pos)                      </span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 3702</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB2           CAN_F3R2_FB2_Msk                                </span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1586ad1b9e7dc5ea9060b11c91c64df"> 3704</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3_Msk       (0x1U &lt;&lt; CAN_F3R2_FB3_Pos)                      </span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 3705</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB3           CAN_F3R2_FB3_Msk                                </span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e602cc571c125a4b0a37ef41a35944b"> 3707</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4_Msk       (0x1U &lt;&lt; CAN_F3R2_FB4_Pos)                      </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 3708</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB4           CAN_F3R2_FB4_Msk                                </span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8c785ed06bbd1d49756b36134e7acb"> 3710</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5_Msk       (0x1U &lt;&lt; CAN_F3R2_FB5_Pos)                      </span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 3711</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB5           CAN_F3R2_FB5_Msk                                </span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8497045acac1d2e6704dcefa92d3b0"> 3713</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6_Msk       (0x1U &lt;&lt; CAN_F3R2_FB6_Pos)                      </span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 3714</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB6           CAN_F3R2_FB6_Msk                                </span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655169f5704760518f05c635259c7177"> 3716</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7_Msk       (0x1U &lt;&lt; CAN_F3R2_FB7_Pos)                      </span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 3717</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB7           CAN_F3R2_FB7_Msk                                </span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad82eee295a8a2858712b7a8e78b2a0"> 3719</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8_Msk       (0x1U &lt;&lt; CAN_F3R2_FB8_Pos)                      </span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 3720</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB8           CAN_F3R2_FB8_Msk                                </span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13711889ff55a6b01f7141db5f702c7a"> 3722</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9_Msk       (0x1U &lt;&lt; CAN_F3R2_FB9_Pos)                      </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 3723</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB9           CAN_F3R2_FB9_Msk                                </span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdde33568809be7611190d6b1b81012"> 3725</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10_Msk      (0x1U &lt;&lt; CAN_F3R2_FB10_Pos)                     </span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 3726</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB10          CAN_F3R2_FB10_Msk                               </span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed31d50f1d71f70a49a880e2c743663"> 3728</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11_Msk      (0x1U &lt;&lt; CAN_F3R2_FB11_Pos)                     </span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 3729</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB11          CAN_F3R2_FB11_Msk                               </span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fcb0196d04b5e606b1c4a2287a3f36"> 3731</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12_Msk      (0x1U &lt;&lt; CAN_F3R2_FB12_Pos)                     </span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 3732</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB12          CAN_F3R2_FB12_Msk                               </span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7c0fc4c6e615f3274c846c5f63319bb"> 3734</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13_Msk      (0x1U &lt;&lt; CAN_F3R2_FB13_Pos)                     </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 3735</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB13          CAN_F3R2_FB13_Msk                               </span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7318a2aa45622bb3ff2067b295c89839"> 3737</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14_Msk      (0x1U &lt;&lt; CAN_F3R2_FB14_Pos)                     </span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 3738</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB14          CAN_F3R2_FB14_Msk                               </span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf5ab40d21a35f3bd2330139043b4c6"> 3740</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15_Msk      (0x1U &lt;&lt; CAN_F3R2_FB15_Pos)                     </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 3741</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB15          CAN_F3R2_FB15_Msk                               </span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae505ba19e3d139a3e51aa661927c2f79"> 3743</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16_Msk      (0x1U &lt;&lt; CAN_F3R2_FB16_Pos)                     </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 3744</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB16          CAN_F3R2_FB16_Msk                               </span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fcd762f60b60e56fe4bd937ac7950b"> 3746</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17_Msk      (0x1U &lt;&lt; CAN_F3R2_FB17_Pos)                     </span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 3747</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB17          CAN_F3R2_FB17_Msk                               </span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347cadef74e15229097c45f255cdeb8e"> 3749</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18_Msk      (0x1U &lt;&lt; CAN_F3R2_FB18_Pos)                     </span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 3750</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB18          CAN_F3R2_FB18_Msk                               </span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31404c72668cd4b409b16a1335a73dae"> 3752</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19_Msk      (0x1U &lt;&lt; CAN_F3R2_FB19_Pos)                     </span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 3753</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB19          CAN_F3R2_FB19_Msk                               </span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd69af5b3822a2a480bb9041a8011074"> 3755</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20_Msk      (0x1U &lt;&lt; CAN_F3R2_FB20_Pos)                     </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 3756</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB20          CAN_F3R2_FB20_Msk                               </span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102b108170e7865f895d7ca6c40f12e"> 3758</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21_Msk      (0x1U &lt;&lt; CAN_F3R2_FB21_Pos)                     </span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 3759</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB21          CAN_F3R2_FB21_Msk                               </span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a42411bd3d2c7a7dc3e41bd40777ae"> 3761</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22_Msk      (0x1U &lt;&lt; CAN_F3R2_FB22_Pos)                     </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 3762</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB22          CAN_F3R2_FB22_Msk                               </span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5cae3507194258095f48d348f1307b0"> 3764</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23_Msk      (0x1U &lt;&lt; CAN_F3R2_FB23_Pos)                     </span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 3765</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB23          CAN_F3R2_FB23_Msk                               </span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9218c367ef6f00e60b093f3f23a7a0b9"> 3767</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24_Msk      (0x1U &lt;&lt; CAN_F3R2_FB24_Pos)                     </span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 3768</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB24          CAN_F3R2_FB24_Msk                               </span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f46cde0b8517ab5b9625a614ea3d922"> 3770</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25_Msk      (0x1U &lt;&lt; CAN_F3R2_FB25_Pos)                     </span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 3771</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB25          CAN_F3R2_FB25_Msk                               </span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13acbfad9a6174945e4b814d2b3e5a8"> 3773</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26_Msk      (0x1U &lt;&lt; CAN_F3R2_FB26_Pos)                     </span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 3774</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB26          CAN_F3R2_FB26_Msk                               </span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6f5115c365c1103bfb0c2e447de450"> 3776</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27_Msk      (0x1U &lt;&lt; CAN_F3R2_FB27_Pos)                     </span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 3777</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB27          CAN_F3R2_FB27_Msk                               </span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969752803fe126111b3cd5149859c94e"> 3779</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28_Msk      (0x1U &lt;&lt; CAN_F3R2_FB28_Pos)                     </span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 3780</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB28          CAN_F3R2_FB28_Msk                               </span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e06415202aa98552793b9fa28ee9a7"> 3782</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29_Msk      (0x1U &lt;&lt; CAN_F3R2_FB29_Pos)                     </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 3783</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB29          CAN_F3R2_FB29_Msk                               </span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367133e3ee7501aef9513944565cea6f"> 3785</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30_Msk      (0x1U &lt;&lt; CAN_F3R2_FB30_Pos)                     </span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 3786</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB30          CAN_F3R2_FB30_Msk                               </span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994e84701ba2b7c21cdc7392a46e9d80"> 3788</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31_Msk      (0x1U &lt;&lt; CAN_F3R2_FB31_Pos)                     </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 3789</a></span>&#160;<span class="preprocessor">#define CAN_F3R2_FB31          CAN_F3R2_FB31_Msk                               </span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9048515e8f37041f6aff9999aff569"> 3793</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0_Msk       (0x1U &lt;&lt; CAN_F4R2_FB0_Pos)                      </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 3794</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB0           CAN_F4R2_FB0_Msk                                </span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b07509549c3a1b2559040dd01c9a0e"> 3796</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1_Msk       (0x1U &lt;&lt; CAN_F4R2_FB1_Pos)                      </span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 3797</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB1           CAN_F4R2_FB1_Msk                                </span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f84ea90801ae445733a36c8f10ec608"> 3799</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2_Msk       (0x1U &lt;&lt; CAN_F4R2_FB2_Pos)                      </span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 3800</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB2           CAN_F4R2_FB2_Msk                                </span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4fe680c0484c7757d15d939a50e8b1"> 3802</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3_Msk       (0x1U &lt;&lt; CAN_F4R2_FB3_Pos)                      </span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 3803</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB3           CAN_F4R2_FB3_Msk                                </span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91056080450f8e5f68b3120ed7b609fb"> 3805</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4_Msk       (0x1U &lt;&lt; CAN_F4R2_FB4_Pos)                      </span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 3806</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB4           CAN_F4R2_FB4_Msk                                </span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96484b04cb3e058e3f70b722713990dc"> 3808</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5_Msk       (0x1U &lt;&lt; CAN_F4R2_FB5_Pos)                      </span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 3809</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB5           CAN_F4R2_FB5_Msk                                </span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde7359de773b8b427dddca91f99a3c2"> 3811</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6_Msk       (0x1U &lt;&lt; CAN_F4R2_FB6_Pos)                      </span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 3812</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB6           CAN_F4R2_FB6_Msk                                </span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bfab19292dba8c2e7c6f6d366f1490"> 3814</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7_Msk       (0x1U &lt;&lt; CAN_F4R2_FB7_Pos)                      </span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 3815</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB7           CAN_F4R2_FB7_Msk                                </span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82667269e283535191eb3439f4ad6a2"> 3817</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8_Msk       (0x1U &lt;&lt; CAN_F4R2_FB8_Pos)                      </span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 3818</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB8           CAN_F4R2_FB8_Msk                                </span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae060ee50f1193b9e8a2b2ad84789eed7"> 3820</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9_Msk       (0x1U &lt;&lt; CAN_F4R2_FB9_Pos)                      </span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 3821</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB9           CAN_F4R2_FB9_Msk                                </span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152ad433d216935b86e5014dd69626e"> 3823</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10_Msk      (0x1U &lt;&lt; CAN_F4R2_FB10_Pos)                     </span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 3824</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB10          CAN_F4R2_FB10_Msk                               </span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc14b1315fea6d9b3948d9f00f07de7"> 3826</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11_Msk      (0x1U &lt;&lt; CAN_F4R2_FB11_Pos)                     </span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 3827</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB11          CAN_F4R2_FB11_Msk                               </span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d1eae74bfd099a0512f44a4bd928c9"> 3829</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12_Msk      (0x1U &lt;&lt; CAN_F4R2_FB12_Pos)                     </span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 3830</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB12          CAN_F4R2_FB12_Msk                               </span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9d3c7bbf0cf276350b00a04b43c37"> 3832</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13_Msk      (0x1U &lt;&lt; CAN_F4R2_FB13_Pos)                     </span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 3833</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB13          CAN_F4R2_FB13_Msk                               </span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31079d3271fc34363eed112cb9a3ed23"> 3835</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14_Msk      (0x1U &lt;&lt; CAN_F4R2_FB14_Pos)                     </span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 3836</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB14          CAN_F4R2_FB14_Msk                               </span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd57e61b87f3e1e9632ad2075732fa5a"> 3838</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15_Msk      (0x1U &lt;&lt; CAN_F4R2_FB15_Pos)                     </span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 3839</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB15          CAN_F4R2_FB15_Msk                               </span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24f6b4c83f05dfbd05e15c128ad6fbf"> 3841</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16_Msk      (0x1U &lt;&lt; CAN_F4R2_FB16_Pos)                     </span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 3842</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB16          CAN_F4R2_FB16_Msk                               </span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973be88ab5b27952acbdb24e0b817d78"> 3844</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17_Msk      (0x1U &lt;&lt; CAN_F4R2_FB17_Pos)                     </span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 3845</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB17          CAN_F4R2_FB17_Msk                               </span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85749ab4396b250aac41526571cecf3"> 3847</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18_Msk      (0x1U &lt;&lt; CAN_F4R2_FB18_Pos)                     </span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 3848</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB18          CAN_F4R2_FB18_Msk                               </span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74002038e0de0bebc00117c89343be6"> 3850</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19_Msk      (0x1U &lt;&lt; CAN_F4R2_FB19_Pos)                     </span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 3851</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB19          CAN_F4R2_FB19_Msk                               </span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga814015c75ef6ae829af165ba84aa7692"> 3853</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20_Msk      (0x1U &lt;&lt; CAN_F4R2_FB20_Pos)                     </span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 3854</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB20          CAN_F4R2_FB20_Msk                               </span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d83298755e6833a20617ab15f8712d"> 3856</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21_Msk      (0x1U &lt;&lt; CAN_F4R2_FB21_Pos)                     </span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 3857</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB21          CAN_F4R2_FB21_Msk                               </span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94ecf7d43f6a018320c3d25bc9b46c2"> 3859</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22_Msk      (0x1U &lt;&lt; CAN_F4R2_FB22_Pos)                     </span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 3860</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB22          CAN_F4R2_FB22_Msk                               </span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e657b91bf8789bccd4f52b8f865b2d"> 3862</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23_Msk      (0x1U &lt;&lt; CAN_F4R2_FB23_Pos)                     </span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 3863</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB23          CAN_F4R2_FB23_Msk                               </span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1696522c0eecd85f864be345e40a29ea"> 3865</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24_Msk      (0x1U &lt;&lt; CAN_F4R2_FB24_Pos)                     </span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 3866</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB24          CAN_F4R2_FB24_Msk                               </span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92bfc25c457c753a6e6635781a348471"> 3868</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25_Msk      (0x1U &lt;&lt; CAN_F4R2_FB25_Pos)                     </span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 3869</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB25          CAN_F4R2_FB25_Msk                               </span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b9b82299251b22f45b8ead71dc2675"> 3871</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26_Msk      (0x1U &lt;&lt; CAN_F4R2_FB26_Pos)                     </span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 3872</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB26          CAN_F4R2_FB26_Msk                               </span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9295be11108120ae840e8c0f12f0ed5"> 3874</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27_Msk      (0x1U &lt;&lt; CAN_F4R2_FB27_Pos)                     </span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 3875</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB27          CAN_F4R2_FB27_Msk                               </span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d7545d55253cd33e9bc8a186692071"> 3877</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28_Msk      (0x1U &lt;&lt; CAN_F4R2_FB28_Pos)                     </span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 3878</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB28          CAN_F4R2_FB28_Msk                               </span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db3158da58bb55ec0b8e038214bf57c"> 3880</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29_Msk      (0x1U &lt;&lt; CAN_F4R2_FB29_Pos)                     </span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 3881</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB29          CAN_F4R2_FB29_Msk                               </span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172377c09e98ed68359ffe7bb49f556c"> 3883</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30_Msk      (0x1U &lt;&lt; CAN_F4R2_FB30_Pos)                     </span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 3884</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB30          CAN_F4R2_FB30_Msk                               </span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9da9f03b531cb1019a2a401e9177d6"> 3886</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31_Msk      (0x1U &lt;&lt; CAN_F4R2_FB31_Pos)                     </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 3887</a></span>&#160;<span class="preprocessor">#define CAN_F4R2_FB31          CAN_F4R2_FB31_Msk                               </span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f1756425341377c80a011da4cfcb1"> 3891</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0_Msk       (0x1U &lt;&lt; CAN_F5R2_FB0_Pos)                      </span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 3892</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB0           CAN_F5R2_FB0_Msk                                </span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa669537bb8f8adf60f0d40d76f5d9fb9"> 3894</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1_Msk       (0x1U &lt;&lt; CAN_F5R2_FB1_Pos)                      </span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 3895</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB1           CAN_F5R2_FB1_Msk                                </span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa81eadbcd56cc52d9c0b7435ba5b40e9"> 3897</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2_Msk       (0x1U &lt;&lt; CAN_F5R2_FB2_Pos)                      </span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 3898</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB2           CAN_F5R2_FB2_Msk                                </span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4271ce693ee149054334055f32083514"> 3900</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3_Msk       (0x1U &lt;&lt; CAN_F5R2_FB3_Pos)                      </span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 3901</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB3           CAN_F5R2_FB3_Msk                                </span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dd49575e4657b373fd5cdc67067e0d"> 3903</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4_Msk       (0x1U &lt;&lt; CAN_F5R2_FB4_Pos)                      </span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 3904</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB4           CAN_F5R2_FB4_Msk                                </span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14329fcf8b7c680e02b7967e8cb98ea"> 3906</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5_Msk       (0x1U &lt;&lt; CAN_F5R2_FB5_Pos)                      </span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 3907</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB5           CAN_F5R2_FB5_Msk                                </span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119d967c2b9dff5291f892ed55650722"> 3909</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6_Msk       (0x1U &lt;&lt; CAN_F5R2_FB6_Pos)                      </span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 3910</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB6           CAN_F5R2_FB6_Msk                                </span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72af802de3283727835678b4d783b7e"> 3912</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7_Msk       (0x1U &lt;&lt; CAN_F5R2_FB7_Pos)                      </span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 3913</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB7           CAN_F5R2_FB7_Msk                                </span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa770d4e9ecd17918854fc97a3d96bdfd"> 3915</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8_Msk       (0x1U &lt;&lt; CAN_F5R2_FB8_Pos)                      </span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 3916</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB8           CAN_F5R2_FB8_Msk                                </span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d4e4451476d46716de06cef008beb1"> 3918</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9_Msk       (0x1U &lt;&lt; CAN_F5R2_FB9_Pos)                      </span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 3919</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB9           CAN_F5R2_FB9_Msk                                </span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860f7fadc560b00fe1878226c9a847be"> 3921</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10_Msk      (0x1U &lt;&lt; CAN_F5R2_FB10_Pos)                     </span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 3922</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB10          CAN_F5R2_FB10_Msk                               </span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cf1650e026cc5bb83c111dc8e9ce5e"> 3924</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11_Msk      (0x1U &lt;&lt; CAN_F5R2_FB11_Pos)                     </span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 3925</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB11          CAN_F5R2_FB11_Msk                               </span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed02925c42bc722b25c350bc00ec815f"> 3927</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12_Msk      (0x1U &lt;&lt; CAN_F5R2_FB12_Pos)                     </span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 3928</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB12          CAN_F5R2_FB12_Msk                               </span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a2dbe8f45f7a844a2dd0dcf07786d6"> 3930</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13_Msk      (0x1U &lt;&lt; CAN_F5R2_FB13_Pos)                     </span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 3931</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB13          CAN_F5R2_FB13_Msk                               </span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d471b7cf1edcabeba6eb8af6a2ca83"> 3933</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14_Msk      (0x1U &lt;&lt; CAN_F5R2_FB14_Pos)                     </span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 3934</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB14          CAN_F5R2_FB14_Msk                               </span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dde50a6686b9be1d26d3d855e85f7c"> 3936</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15_Msk      (0x1U &lt;&lt; CAN_F5R2_FB15_Pos)                     </span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 3937</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB15          CAN_F5R2_FB15_Msk                               </span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee326307cb31cf3cc82c36765a14f5f"> 3939</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16_Msk      (0x1U &lt;&lt; CAN_F5R2_FB16_Pos)                     </span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 3940</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB16          CAN_F5R2_FB16_Msk                               </span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d64f35fb861a436083a675a4d55087"> 3942</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17_Msk      (0x1U &lt;&lt; CAN_F5R2_FB17_Pos)                     </span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 3943</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB17          CAN_F5R2_FB17_Msk                               </span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae05e7364c82e1f610e927785ec039d6a"> 3945</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18_Msk      (0x1U &lt;&lt; CAN_F5R2_FB18_Pos)                     </span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 3946</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB18          CAN_F5R2_FB18_Msk                               </span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707fb2bec18e9152234fc5c58b5cbc9"> 3948</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19_Msk      (0x1U &lt;&lt; CAN_F5R2_FB19_Pos)                     </span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 3949</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB19          CAN_F5R2_FB19_Msk                               </span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543013c958dcfd0719772fcea3ec7442"> 3951</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20_Msk      (0x1U &lt;&lt; CAN_F5R2_FB20_Pos)                     </span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 3952</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB20          CAN_F5R2_FB20_Msk                               </span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab64136662c15ae221d5a0c1a5dd54b08"> 3954</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21_Msk      (0x1U &lt;&lt; CAN_F5R2_FB21_Pos)                     </span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 3955</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB21          CAN_F5R2_FB21_Msk                               </span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b1a77cc46c59213948b974f622090d"> 3957</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22_Msk      (0x1U &lt;&lt; CAN_F5R2_FB22_Pos)                     </span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 3958</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB22          CAN_F5R2_FB22_Msk                               </span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c053ca550685ca82a4068cb35dcf1e"> 3960</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23_Msk      (0x1U &lt;&lt; CAN_F5R2_FB23_Pos)                     </span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 3961</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB23          CAN_F5R2_FB23_Msk                               </span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95a78f8f2aa15cad8513b89355533e9c"> 3963</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24_Msk      (0x1U &lt;&lt; CAN_F5R2_FB24_Pos)                     </span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 3964</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB24          CAN_F5R2_FB24_Msk                               </span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008957461f388566b56639ecbc17cebb"> 3966</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25_Msk      (0x1U &lt;&lt; CAN_F5R2_FB25_Pos)                     </span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 3967</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB25          CAN_F5R2_FB25_Msk                               </span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933f9591f9dd20f70ba06053f261fac2"> 3969</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26_Msk      (0x1U &lt;&lt; CAN_F5R2_FB26_Pos)                     </span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 3970</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB26          CAN_F5R2_FB26_Msk                               </span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9d77aef830c128d7c7582c5b05799b"> 3972</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27_Msk      (0x1U &lt;&lt; CAN_F5R2_FB27_Pos)                     </span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 3973</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB27          CAN_F5R2_FB27_Msk                               </span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c9aaa77d535cf3323afecae54f2014"> 3975</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28_Msk      (0x1U &lt;&lt; CAN_F5R2_FB28_Pos)                     </span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 3976</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB28          CAN_F5R2_FB28_Msk                               </span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a0ff1fd4b5ea4e84e5ef7c11553ac6"> 3978</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29_Msk      (0x1U &lt;&lt; CAN_F5R2_FB29_Pos)                     </span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 3979</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB29          CAN_F5R2_FB29_Msk                               </span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d4abd59ef329e2a4cdacd80450b71e"> 3981</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30_Msk      (0x1U &lt;&lt; CAN_F5R2_FB30_Pos)                     </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 3982</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB30          CAN_F5R2_FB30_Msk                               </span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872287cb1dc75d841a74fef1df7d04c4"> 3984</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31_Msk      (0x1U &lt;&lt; CAN_F5R2_FB31_Pos)                     </span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 3985</a></span>&#160;<span class="preprocessor">#define CAN_F5R2_FB31          CAN_F5R2_FB31_Msk                               </span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f57610bbf8a5efd029417aae54d4bbb"> 3989</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0_Msk       (0x1U &lt;&lt; CAN_F6R2_FB0_Pos)                      </span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 3990</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB0           CAN_F6R2_FB0_Msk                                </span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b30db0682c6a7847de91680b2532808"> 3992</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1_Msk       (0x1U &lt;&lt; CAN_F6R2_FB1_Pos)                      </span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 3993</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB1           CAN_F6R2_FB1_Msk                                </span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa901630470057df2e214f14994a714aa"> 3995</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2_Msk       (0x1U &lt;&lt; CAN_F6R2_FB2_Pos)                      </span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 3996</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB2           CAN_F6R2_FB2_Msk                                </span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d1bbfb93db519a92310ca7074289e7"> 3998</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3_Msk       (0x1U &lt;&lt; CAN_F6R2_FB3_Pos)                      </span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 3999</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB3           CAN_F6R2_FB3_Msk                                </span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747c01d82b012765a96bf20ae2d1e614"> 4001</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4_Msk       (0x1U &lt;&lt; CAN_F6R2_FB4_Pos)                      </span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 4002</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB4           CAN_F6R2_FB4_Msk                                </span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731205c17b0265b0aed17e7335d665f1"> 4004</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5_Msk       (0x1U &lt;&lt; CAN_F6R2_FB5_Pos)                      </span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 4005</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB5           CAN_F6R2_FB5_Msk                                </span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab107baf898c53eca495a0cec40383c4a"> 4007</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6_Msk       (0x1U &lt;&lt; CAN_F6R2_FB6_Pos)                      </span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 4008</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB6           CAN_F6R2_FB6_Msk                                </span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec3cbdfadb57b83f4a10629f5ff93a6"> 4010</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7_Msk       (0x1U &lt;&lt; CAN_F6R2_FB7_Pos)                      </span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 4011</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB7           CAN_F6R2_FB7_Msk                                </span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb8cf6a22127fde7bbef7da331362fa"> 4013</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8_Msk       (0x1U &lt;&lt; CAN_F6R2_FB8_Pos)                      </span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 4014</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB8           CAN_F6R2_FB8_Msk                                </span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1625345e2205b59ee47e4522833a023f"> 4016</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9_Msk       (0x1U &lt;&lt; CAN_F6R2_FB9_Pos)                      </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 4017</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB9           CAN_F6R2_FB9_Msk                                </span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611"> 4019</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10_Msk      (0x1U &lt;&lt; CAN_F6R2_FB10_Pos)                     </span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 4020</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB10          CAN_F6R2_FB10_Msk                               </span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbaa9f91a1fc5474ecf6e149dbd309d"> 4022</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11_Msk      (0x1U &lt;&lt; CAN_F6R2_FB11_Pos)                     </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 4023</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB11          CAN_F6R2_FB11_Msk                               </span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7899cda2b27c9f78f33a3050f975a22"> 4025</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12_Msk      (0x1U &lt;&lt; CAN_F6R2_FB12_Pos)                     </span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 4026</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB12          CAN_F6R2_FB12_Msk                               </span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07a6c5c781e5f858d27a824a3228ad6"> 4028</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13_Msk      (0x1U &lt;&lt; CAN_F6R2_FB13_Pos)                     </span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 4029</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB13          CAN_F6R2_FB13_Msk                               </span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ad2ab34322414451520650bf405b8"> 4031</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14_Msk      (0x1U &lt;&lt; CAN_F6R2_FB14_Pos)                     </span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 4032</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB14          CAN_F6R2_FB14_Msk                               </span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8109424b373ae93010f98f0c7ad80e5c"> 4034</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15_Msk      (0x1U &lt;&lt; CAN_F6R2_FB15_Pos)                     </span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 4035</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB15          CAN_F6R2_FB15_Msk                               </span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a59865040cac5815a6a4099e72e0e4"> 4037</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16_Msk      (0x1U &lt;&lt; CAN_F6R2_FB16_Pos)                     </span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 4038</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB16          CAN_F6R2_FB16_Msk                               </span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1ca2f91f8ea1af952b18ebd27dc725"> 4040</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17_Msk      (0x1U &lt;&lt; CAN_F6R2_FB17_Pos)                     </span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 4041</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB17          CAN_F6R2_FB17_Msk                               </span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c4bcd69ad9af4bd97c63269e95278a"> 4043</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18_Msk      (0x1U &lt;&lt; CAN_F6R2_FB18_Pos)                     </span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 4044</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB18          CAN_F6R2_FB18_Msk                               </span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b19c8600e4c828eab5759dae7cf2fc5"> 4046</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19_Msk      (0x1U &lt;&lt; CAN_F6R2_FB19_Pos)                     </span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 4047</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB19          CAN_F6R2_FB19_Msk                               </span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e7a0134b94773f327e99d20877707b"> 4049</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20_Msk      (0x1U &lt;&lt; CAN_F6R2_FB20_Pos)                     </span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 4050</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB20          CAN_F6R2_FB20_Msk                               </span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049c4c90a51a7370af5575dd2ce43b25"> 4052</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21_Msk      (0x1U &lt;&lt; CAN_F6R2_FB21_Pos)                     </span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 4053</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB21          CAN_F6R2_FB21_Msk                               </span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70456f1faf630198eb6a6aa9d014465b"> 4055</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22_Msk      (0x1U &lt;&lt; CAN_F6R2_FB22_Pos)                     </span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 4056</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB22          CAN_F6R2_FB22_Msk                               </span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1523937cea2319fb9c692056b8599861"> 4058</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23_Msk      (0x1U &lt;&lt; CAN_F6R2_FB23_Pos)                     </span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 4059</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB23          CAN_F6R2_FB23_Msk                               </span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b080d0ae18594e56bc64fa67e298d6d"> 4061</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24_Msk      (0x1U &lt;&lt; CAN_F6R2_FB24_Pos)                     </span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 4062</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB24          CAN_F6R2_FB24_Msk                               </span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8abbda99bc68f0dcfe984ee985bd5d"> 4064</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25_Msk      (0x1U &lt;&lt; CAN_F6R2_FB25_Pos)                     </span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 4065</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB25          CAN_F6R2_FB25_Msk                               </span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5cf38e7dad669f04679189c848749f3"> 4067</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26_Msk      (0x1U &lt;&lt; CAN_F6R2_FB26_Pos)                     </span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 4068</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB26          CAN_F6R2_FB26_Msk                               </span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607397b46ace68583b5b13f6d6f23cb7"> 4070</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27_Msk      (0x1U &lt;&lt; CAN_F6R2_FB27_Pos)                     </span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 4071</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB27          CAN_F6R2_FB27_Msk                               </span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed265f9447716d0d3bc7dad1a295630c"> 4073</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28_Msk      (0x1U &lt;&lt; CAN_F6R2_FB28_Pos)                     </span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 4074</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB28          CAN_F6R2_FB28_Msk                               </span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e13bb0d4c0c6e131e3989c5a5d88b0"> 4076</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29_Msk      (0x1U &lt;&lt; CAN_F6R2_FB29_Pos)                     </span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 4077</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB29          CAN_F6R2_FB29_Msk                               </span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6901cea91b3ea9b40c0d40980f554"> 4079</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30_Msk      (0x1U &lt;&lt; CAN_F6R2_FB30_Pos)                     </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 4080</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB30          CAN_F6R2_FB30_Msk                               </span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf6098323e8ea2d82b3dd9b355977d6b"> 4082</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31_Msk      (0x1U &lt;&lt; CAN_F6R2_FB31_Pos)                     </span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 4083</a></span>&#160;<span class="preprocessor">#define CAN_F6R2_FB31          CAN_F6R2_FB31_Msk                               </span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e6ac71d87a53fb60da7f7d7bb4a31c"> 4087</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0_Msk       (0x1U &lt;&lt; CAN_F7R2_FB0_Pos)                      </span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 4088</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB0           CAN_F7R2_FB0_Msk                                </span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac046be844d45ddd93b750c2b3fdeffb5"> 4090</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1_Msk       (0x1U &lt;&lt; CAN_F7R2_FB1_Pos)                      </span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 4091</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB1           CAN_F7R2_FB1_Msk                                </span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae222910542a55154e8b02affd43c1bb1"> 4093</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2_Msk       (0x1U &lt;&lt; CAN_F7R2_FB2_Pos)                      </span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 4094</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB2           CAN_F7R2_FB2_Msk                                </span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47bc62b248184ab11796b147fd12fa4"> 4096</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3_Msk       (0x1U &lt;&lt; CAN_F7R2_FB3_Pos)                      </span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 4097</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB3           CAN_F7R2_FB3_Msk                                </span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6532dbd923dbc1ae43394d64065b01f9"> 4099</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4_Msk       (0x1U &lt;&lt; CAN_F7R2_FB4_Pos)                      </span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 4100</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB4           CAN_F7R2_FB4_Msk                                </span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791664168f6ee37eea4331bf0f17f878"> 4102</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5_Msk       (0x1U &lt;&lt; CAN_F7R2_FB5_Pos)                      </span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 4103</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB5           CAN_F7R2_FB5_Msk                                </span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f12b37158633c7274a01feacbf342c6"> 4105</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6_Msk       (0x1U &lt;&lt; CAN_F7R2_FB6_Pos)                      </span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 4106</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB6           CAN_F7R2_FB6_Msk                                </span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae323bdff49096a4afee6dec3d9d9aebd"> 4108</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7_Msk       (0x1U &lt;&lt; CAN_F7R2_FB7_Pos)                      </span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 4109</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB7           CAN_F7R2_FB7_Msk                                </span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ec8c5b0a88b30a17f9afb284bcc95c1"> 4111</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8_Msk       (0x1U &lt;&lt; CAN_F7R2_FB8_Pos)                      </span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 4112</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB8           CAN_F7R2_FB8_Msk                                </span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf18ed7d215a3e4a3ebbca297626877c"> 4114</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9_Msk       (0x1U &lt;&lt; CAN_F7R2_FB9_Pos)                      </span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 4115</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB9           CAN_F7R2_FB9_Msk                                </span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81766a9d745aeadd4ba0a34d3ded18e7"> 4117</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10_Msk      (0x1U &lt;&lt; CAN_F7R2_FB10_Pos)                     </span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 4118</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB10          CAN_F7R2_FB10_Msk                               </span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33730db505f710ba327f8c6c1f04da4f"> 4120</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11_Msk      (0x1U &lt;&lt; CAN_F7R2_FB11_Pos)                     </span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 4121</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB11          CAN_F7R2_FB11_Msk                               </span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c278c9bfd9314c34ac6da260c08403"> 4123</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12_Msk      (0x1U &lt;&lt; CAN_F7R2_FB12_Pos)                     </span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 4124</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB12          CAN_F7R2_FB12_Msk                               </span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fec0160eec943f81f05ad9d48ce9b2"> 4126</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13_Msk      (0x1U &lt;&lt; CAN_F7R2_FB13_Pos)                     </span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 4127</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB13          CAN_F7R2_FB13_Msk                               </span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906faed52246a867bbe9675b588c2fe0"> 4129</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14_Msk      (0x1U &lt;&lt; CAN_F7R2_FB14_Pos)                     </span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 4130</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB14          CAN_F7R2_FB14_Msk                               </span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf54c82654d230ba010300b9b879f606"> 4132</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15_Msk      (0x1U &lt;&lt; CAN_F7R2_FB15_Pos)                     </span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 4133</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB15          CAN_F7R2_FB15_Msk                               </span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23ba211219c2ece524f3867e2b1cc4e"> 4135</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16_Msk      (0x1U &lt;&lt; CAN_F7R2_FB16_Pos)                     </span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 4136</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB16          CAN_F7R2_FB16_Msk                               </span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga714ba087c8c662749a5e1db9f82af81d"> 4138</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17_Msk      (0x1U &lt;&lt; CAN_F7R2_FB17_Pos)                     </span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 4139</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB17          CAN_F7R2_FB17_Msk                               </span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228a38b1060b3ff498d35aed4e128917"> 4141</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18_Msk      (0x1U &lt;&lt; CAN_F7R2_FB18_Pos)                     </span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 4142</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB18          CAN_F7R2_FB18_Msk                               </span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4893f06f2a927a5e1a38e9faf3edb90"> 4144</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19_Msk      (0x1U &lt;&lt; CAN_F7R2_FB19_Pos)                     </span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 4145</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB19          CAN_F7R2_FB19_Msk                               </span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074bda7aca4edf2e11e8125a57cbc5a"> 4147</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20_Msk      (0x1U &lt;&lt; CAN_F7R2_FB20_Pos)                     </span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 4148</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB20          CAN_F7R2_FB20_Msk                               </span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8dacdf1e167c8a3f7509e4ddf5757e1"> 4150</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21_Msk      (0x1U &lt;&lt; CAN_F7R2_FB21_Pos)                     </span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 4151</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB21          CAN_F7R2_FB21_Msk                               </span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad37f85aab2fa384e5d0643b17eae8440"> 4153</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22_Msk      (0x1U &lt;&lt; CAN_F7R2_FB22_Pos)                     </span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 4154</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB22          CAN_F7R2_FB22_Msk                               </span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01aed48c87877406fcd8a0da994b8b6"> 4156</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23_Msk      (0x1U &lt;&lt; CAN_F7R2_FB23_Pos)                     </span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 4157</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB23          CAN_F7R2_FB23_Msk                               </span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3274b8fc32c7104c1ae6015fe725c63b"> 4159</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24_Msk      (0x1U &lt;&lt; CAN_F7R2_FB24_Pos)                     </span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 4160</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB24          CAN_F7R2_FB24_Msk                               </span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee9ad1b18fe010798526b61b23773b7"> 4162</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25_Msk      (0x1U &lt;&lt; CAN_F7R2_FB25_Pos)                     </span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 4163</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB25          CAN_F7R2_FB25_Msk                               </span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga649a2979cf8c968b94a82ade9eb7aa77"> 4165</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26_Msk      (0x1U &lt;&lt; CAN_F7R2_FB26_Pos)                     </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 4166</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB26          CAN_F7R2_FB26_Msk                               </span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005b8dfa3d1f6eb19c33deed337fab12"> 4168</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27_Msk      (0x1U &lt;&lt; CAN_F7R2_FB27_Pos)                     </span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 4169</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB27          CAN_F7R2_FB27_Msk                               </span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa906c94d6d83a7a5c1d8645e814fa3"> 4171</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28_Msk      (0x1U &lt;&lt; CAN_F7R2_FB28_Pos)                     </span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 4172</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB28          CAN_F7R2_FB28_Msk                               </span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1f2f87a2de3ef977b9f042559110f7"> 4174</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29_Msk      (0x1U &lt;&lt; CAN_F7R2_FB29_Pos)                     </span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 4175</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB29          CAN_F7R2_FB29_Msk                               </span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac67c413d3294aa6762edf76c05352d13"> 4177</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30_Msk      (0x1U &lt;&lt; CAN_F7R2_FB30_Pos)                     </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 4178</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB30          CAN_F7R2_FB30_Msk                               </span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0df32a1bad3f616506614c53de9a18"> 4180</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31_Msk      (0x1U &lt;&lt; CAN_F7R2_FB31_Pos)                     </span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 4181</a></span>&#160;<span class="preprocessor">#define CAN_F7R2_FB31          CAN_F7R2_FB31_Msk                               </span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5424a898996971be642271b0cb305d"> 4185</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0_Msk       (0x1U &lt;&lt; CAN_F8R2_FB0_Pos)                      </span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 4186</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB0           CAN_F8R2_FB0_Msk                                </span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4bdeb68c24f386e0181eb04937cf109"> 4188</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1_Msk       (0x1U &lt;&lt; CAN_F8R2_FB1_Pos)                      </span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 4189</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB1           CAN_F8R2_FB1_Msk                                </span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad180babb8dfebb2d725c57d12ee6c434"> 4191</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2_Msk       (0x1U &lt;&lt; CAN_F8R2_FB2_Pos)                      </span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 4192</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB2           CAN_F8R2_FB2_Msk                                </span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b411230765103ce07b48d181683a8ff"> 4194</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3_Msk       (0x1U &lt;&lt; CAN_F8R2_FB3_Pos)                      </span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 4195</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB3           CAN_F8R2_FB3_Msk                                </span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5f223e200cbe85d62785c1c1411780"> 4197</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4_Msk       (0x1U &lt;&lt; CAN_F8R2_FB4_Pos)                      </span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 4198</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB4           CAN_F8R2_FB4_Msk                                </span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715b276f569abd0659cef3d6041ca97f"> 4200</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5_Msk       (0x1U &lt;&lt; CAN_F8R2_FB5_Pos)                      </span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 4201</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB5           CAN_F8R2_FB5_Msk                                </span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc83f8b713c699af6c4a058d97a0212"> 4203</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6_Msk       (0x1U &lt;&lt; CAN_F8R2_FB6_Pos)                      </span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 4204</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB6           CAN_F8R2_FB6_Msk                                </span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b34be24a3201f24c3c5fb3e4518496a"> 4206</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7_Msk       (0x1U &lt;&lt; CAN_F8R2_FB7_Pos)                      </span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 4207</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB7           CAN_F8R2_FB7_Msk                                </span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246521830f06fc6e78fa76e3460c0c90"> 4209</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8_Msk       (0x1U &lt;&lt; CAN_F8R2_FB8_Pos)                      </span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 4210</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB8           CAN_F8R2_FB8_Msk                                </span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109bccb45d80c850a1753d91810b17e6"> 4212</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9_Msk       (0x1U &lt;&lt; CAN_F8R2_FB9_Pos)                      </span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 4213</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB9           CAN_F8R2_FB9_Msk                                </span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4781d01da4573f59d5bf3d87e3f55c3"> 4215</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10_Msk      (0x1U &lt;&lt; CAN_F8R2_FB10_Pos)                     </span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 4216</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB10          CAN_F8R2_FB10_Msk                               </span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34eab8d93d53237b1f29ca2989602250"> 4218</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11_Msk      (0x1U &lt;&lt; CAN_F8R2_FB11_Pos)                     </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 4219</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB11          CAN_F8R2_FB11_Msk                               </span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee44ebdb7cb153d4776813386c72d379"> 4221</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12_Msk      (0x1U &lt;&lt; CAN_F8R2_FB12_Pos)                     </span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 4222</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB12          CAN_F8R2_FB12_Msk                               </span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a533bc42a75cb20b6d2225af3259335"> 4224</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13_Msk      (0x1U &lt;&lt; CAN_F8R2_FB13_Pos)                     </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 4225</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB13          CAN_F8R2_FB13_Msk                               </span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d8dd791898a26610ad5c99e04c7b85"> 4227</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14_Msk      (0x1U &lt;&lt; CAN_F8R2_FB14_Pos)                     </span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 4228</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB14          CAN_F8R2_FB14_Msk                               </span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a10d9b3c535b4c04f30d1976a74003"> 4230</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15_Msk      (0x1U &lt;&lt; CAN_F8R2_FB15_Pos)                     </span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 4231</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB15          CAN_F8R2_FB15_Msk                               </span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a44278629e098fdeefef5c6e699a21"> 4233</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16_Msk      (0x1U &lt;&lt; CAN_F8R2_FB16_Pos)                     </span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 4234</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB16          CAN_F8R2_FB16_Msk                               </span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743f3fc9128154a5e10a49378b39dde0"> 4236</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17_Msk      (0x1U &lt;&lt; CAN_F8R2_FB17_Pos)                     </span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 4237</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB17          CAN_F8R2_FB17_Msk                               </span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355102db61d562b19aea995401360f5"> 4239</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18_Msk      (0x1U &lt;&lt; CAN_F8R2_FB18_Pos)                     </span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 4240</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB18          CAN_F8R2_FB18_Msk                               </span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd103af2e8859f67477580800625162"> 4242</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19_Msk      (0x1U &lt;&lt; CAN_F8R2_FB19_Pos)                     </span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 4243</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB19          CAN_F8R2_FB19_Msk                               </span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32a8af72eea61e6976bb97fdff7fe51"> 4245</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20_Msk      (0x1U &lt;&lt; CAN_F8R2_FB20_Pos)                     </span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 4246</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB20          CAN_F8R2_FB20_Msk                               </span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bb6e52fcfdf43778db13faf53a6591"> 4248</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21_Msk      (0x1U &lt;&lt; CAN_F8R2_FB21_Pos)                     </span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 4249</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB21          CAN_F8R2_FB21_Msk                               </span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5d496538d2bf3157c80523c0c5fb45"> 4251</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22_Msk      (0x1U &lt;&lt; CAN_F8R2_FB22_Pos)                     </span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 4252</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB22          CAN_F8R2_FB22_Msk                               </span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa768932cd5eef5a2ee54bfe8a0ac41ea"> 4254</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23_Msk      (0x1U &lt;&lt; CAN_F8R2_FB23_Pos)                     </span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 4255</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB23          CAN_F8R2_FB23_Msk                               </span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0989578ce3e5a1a533853538f3b649ff"> 4257</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24_Msk      (0x1U &lt;&lt; CAN_F8R2_FB24_Pos)                     </span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 4258</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB24          CAN_F8R2_FB24_Msk                               </span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a4af539b9ed1e260226c5a2f4c8242"> 4260</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25_Msk      (0x1U &lt;&lt; CAN_F8R2_FB25_Pos)                     </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 4261</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB25          CAN_F8R2_FB25_Msk                               </span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d064f4e04559c8ceeb38759b0332381"> 4263</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26_Msk      (0x1U &lt;&lt; CAN_F8R2_FB26_Pos)                     </span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 4264</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB26          CAN_F8R2_FB26_Msk                               </span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bcaf39d0176157117636c373492ded"> 4266</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27_Msk      (0x1U &lt;&lt; CAN_F8R2_FB27_Pos)                     </span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 4267</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB27          CAN_F8R2_FB27_Msk                               </span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b60416465405bc628ede32f1ca22221"> 4269</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28_Msk      (0x1U &lt;&lt; CAN_F8R2_FB28_Pos)                     </span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 4270</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB28          CAN_F8R2_FB28_Msk                               </span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62518d43230d7fe0907da3068092020"> 4272</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29_Msk      (0x1U &lt;&lt; CAN_F8R2_FB29_Pos)                     </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 4273</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB29          CAN_F8R2_FB29_Msk                               </span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cd28b7dd676bb4df664b0f4c886dba"> 4275</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30_Msk      (0x1U &lt;&lt; CAN_F8R2_FB30_Pos)                     </span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 4276</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB30          CAN_F8R2_FB30_Msk                               </span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdbb1cd26bdd6c1690ac3b208a27898"> 4278</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31_Msk      (0x1U &lt;&lt; CAN_F8R2_FB31_Pos)                     </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 4279</a></span>&#160;<span class="preprocessor">#define CAN_F8R2_FB31          CAN_F8R2_FB31_Msk                               </span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0_Pos       (0U)                                            </span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47309fd6134f2abe4e3b1b496093d9be"> 4283</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0_Msk       (0x1U &lt;&lt; CAN_F9R2_FB0_Pos)                      </span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 4284</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB0           CAN_F9R2_FB0_Msk                                </span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1_Pos       (1U)                                            </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe55444ba47900acdea02a8e64db98b"> 4286</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1_Msk       (0x1U &lt;&lt; CAN_F9R2_FB1_Pos)                      </span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 4287</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB1           CAN_F9R2_FB1_Msk                                </span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2_Pos       (2U)                                            </span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3aeaa699aed8591a458dbdb8fd3358"> 4289</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2_Msk       (0x1U &lt;&lt; CAN_F9R2_FB2_Pos)                      </span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 4290</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB2           CAN_F9R2_FB2_Msk                                </span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3_Pos       (3U)                                            </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9bf0ad567bc6a89528616adb3d30cc0"> 4292</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3_Msk       (0x1U &lt;&lt; CAN_F9R2_FB3_Pos)                      </span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 4293</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB3           CAN_F9R2_FB3_Msk                                </span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4_Pos       (4U)                                            </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5010d303de1ed187fcf3d663cc5b7b3a"> 4295</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4_Msk       (0x1U &lt;&lt; CAN_F9R2_FB4_Pos)                      </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 4296</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB4           CAN_F9R2_FB4_Msk                                </span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5_Pos       (5U)                                            </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga596e424fe2e4186174d148aeef611074"> 4298</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5_Msk       (0x1U &lt;&lt; CAN_F9R2_FB5_Pos)                      </span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 4299</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB5           CAN_F9R2_FB5_Msk                                </span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6_Pos       (6U)                                            </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652ee4940983c9766b517598ad270e1f"> 4301</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6_Msk       (0x1U &lt;&lt; CAN_F9R2_FB6_Pos)                      </span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 4302</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB6           CAN_F9R2_FB6_Msk                                </span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7_Pos       (7U)                                            </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed416d6141752c65110daae0c617859a"> 4304</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7_Msk       (0x1U &lt;&lt; CAN_F9R2_FB7_Pos)                      </span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 4305</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB7           CAN_F9R2_FB7_Msk                                </span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8_Pos       (8U)                                            </span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad301a470b47c85751c573fc3579d91a9"> 4307</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8_Msk       (0x1U &lt;&lt; CAN_F9R2_FB8_Pos)                      </span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 4308</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB8           CAN_F9R2_FB8_Msk                                </span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9_Pos       (9U)                                            </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa912a018c3cc0adcbeacd61b6e5871a6"> 4310</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9_Msk       (0x1U &lt;&lt; CAN_F9R2_FB9_Pos)                      </span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 4311</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB9           CAN_F9R2_FB9_Msk                                </span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10_Pos      (10U)                                           </span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f169b5d13d9d6d69d89d99c8451ebd"> 4313</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10_Msk      (0x1U &lt;&lt; CAN_F9R2_FB10_Pos)                     </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 4314</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB10          CAN_F9R2_FB10_Msk                               </span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11_Pos      (11U)                                           </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b87e7eba6f9fbe4a1e390599703e4ea"> 4316</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11_Msk      (0x1U &lt;&lt; CAN_F9R2_FB11_Pos)                     </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 4317</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB11          CAN_F9R2_FB11_Msk                               </span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12_Pos      (12U)                                           </span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b961aa158542f370fd755e37e3ebbf7"> 4319</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12_Msk      (0x1U &lt;&lt; CAN_F9R2_FB12_Pos)                     </span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 4320</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB12          CAN_F9R2_FB12_Msk                               </span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13_Pos      (13U)                                           </span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e88250b1d9d44f23df2ddc46397574"> 4322</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13_Msk      (0x1U &lt;&lt; CAN_F9R2_FB13_Pos)                     </span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 4323</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB13          CAN_F9R2_FB13_Msk                               </span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14_Pos      (14U)                                           </span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2659b21a47fe2b7475163ef583622c7"> 4325</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14_Msk      (0x1U &lt;&lt; CAN_F9R2_FB14_Pos)                     </span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 4326</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB14          CAN_F9R2_FB14_Msk                               </span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15_Pos      (15U)                                           </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e40bc2fcebd32d4d77b2b38c68dda"> 4328</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15_Msk      (0x1U &lt;&lt; CAN_F9R2_FB15_Pos)                     </span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 4329</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB15          CAN_F9R2_FB15_Msk                               </span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16_Pos      (16U)                                           </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae78b5a3198b22b6590676496caa801"> 4331</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16_Msk      (0x1U &lt;&lt; CAN_F9R2_FB16_Pos)                     </span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 4332</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB16          CAN_F9R2_FB16_Msk                               </span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17_Pos      (17U)                                           </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30db50cc21514e923c0bf91374491e91"> 4334</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17_Msk      (0x1U &lt;&lt; CAN_F9R2_FB17_Pos)                     </span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 4335</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB17          CAN_F9R2_FB17_Msk                               </span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18_Pos      (18U)                                           </span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07c3cc02fa2a02058063f3fed95f97c"> 4337</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18_Msk      (0x1U &lt;&lt; CAN_F9R2_FB18_Pos)                     </span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 4338</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB18          CAN_F9R2_FB18_Msk                               </span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19_Pos      (19U)                                           </span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280fd7273494894b41cf8b3e05a94423"> 4340</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19_Msk      (0x1U &lt;&lt; CAN_F9R2_FB19_Pos)                     </span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 4341</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB19          CAN_F9R2_FB19_Msk                               </span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20_Pos      (20U)                                           </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebf7e69a5cbb23be0d72df90d938455"> 4343</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20_Msk      (0x1U &lt;&lt; CAN_F9R2_FB20_Pos)                     </span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 4344</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB20          CAN_F9R2_FB20_Msk                               </span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21_Pos      (21U)                                           </span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e80a00a8a175f05ccec5b2465f707f"> 4346</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21_Msk      (0x1U &lt;&lt; CAN_F9R2_FB21_Pos)                     </span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 4347</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB21          CAN_F9R2_FB21_Msk                               </span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22_Pos      (22U)                                           </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2e762f3d91189614712c5f708c13ec"> 4349</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22_Msk      (0x1U &lt;&lt; CAN_F9R2_FB22_Pos)                     </span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 4350</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB22          CAN_F9R2_FB22_Msk                               </span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23_Pos      (23U)                                           </span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6411880c098bbbe9e746ae660f1d3643"> 4352</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23_Msk      (0x1U &lt;&lt; CAN_F9R2_FB23_Pos)                     </span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 4353</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB23          CAN_F9R2_FB23_Msk                               </span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24_Pos      (24U)                                           </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9112971db909b1bf0bd272c687ca44ba"> 4355</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24_Msk      (0x1U &lt;&lt; CAN_F9R2_FB24_Pos)                     </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 4356</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB24          CAN_F9R2_FB24_Msk                               </span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25_Pos      (25U)                                           </span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a276cb2e015ee7b075eec7a16686ac3"> 4358</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25_Msk      (0x1U &lt;&lt; CAN_F9R2_FB25_Pos)                     </span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 4359</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB25          CAN_F9R2_FB25_Msk                               </span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26_Pos      (26U)                                           </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664cbbe2443064efe7fb3129550c226b"> 4361</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26_Msk      (0x1U &lt;&lt; CAN_F9R2_FB26_Pos)                     </span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 4362</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB26          CAN_F9R2_FB26_Msk                               </span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27_Pos      (27U)                                           </span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21473aad3bbd0a024b0e714c9bbf4e47"> 4364</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27_Msk      (0x1U &lt;&lt; CAN_F9R2_FB27_Pos)                     </span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 4365</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB27          CAN_F9R2_FB27_Msk                               </span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28_Pos      (28U)                                           </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23124d9ac50f080e32aebae3449ee1a0"> 4367</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28_Msk      (0x1U &lt;&lt; CAN_F9R2_FB28_Pos)                     </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 4368</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB28          CAN_F9R2_FB28_Msk                               </span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29_Pos      (29U)                                           </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c149f89a9b7f6a847fc01fe55304dd2"> 4370</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29_Msk      (0x1U &lt;&lt; CAN_F9R2_FB29_Pos)                     </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 4371</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB29          CAN_F9R2_FB29_Msk                               </span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30_Pos      (30U)                                           </span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d278d95612c8049d4ade5a1a30fabe"> 4373</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30_Msk      (0x1U &lt;&lt; CAN_F9R2_FB30_Pos)                     </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 4374</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB30          CAN_F9R2_FB30_Msk                               </span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31_Pos      (31U)                                           </span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3863b24c5580c3f1dcf4dcfccb08796f"> 4376</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31_Msk      (0x1U &lt;&lt; CAN_F9R2_FB31_Pos)                     </span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 4377</a></span>&#160;<span class="preprocessor">#define CAN_F9R2_FB31          CAN_F9R2_FB31_Msk                               </span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac774a841f16adc00aaa2ec9fc7e19fcb"> 4381</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0_Msk      (0x1U &lt;&lt; CAN_F10R2_FB0_Pos)                     </span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 4382</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB0          CAN_F10R2_FB0_Msk                               </span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a4ed750a26abda88304eac5be92b6a5"> 4384</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1_Msk      (0x1U &lt;&lt; CAN_F10R2_FB1_Pos)                     </span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 4385</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB1          CAN_F10R2_FB1_Msk                               </span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf87f405ddb1abb90958df292c6fc0a4a"> 4387</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2_Msk      (0x1U &lt;&lt; CAN_F10R2_FB2_Pos)                     </span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 4388</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB2          CAN_F10R2_FB2_Msk                               </span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd1293748da16cb1139224b528082c4"> 4390</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3_Msk      (0x1U &lt;&lt; CAN_F10R2_FB3_Pos)                     </span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 4391</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB3          CAN_F10R2_FB3_Msk                               </span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445fedfbaf84b454483c73e6b72bedfe"> 4393</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4_Msk      (0x1U &lt;&lt; CAN_F10R2_FB4_Pos)                     </span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 4394</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB4          CAN_F10R2_FB4_Msk                               </span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b37e77455ba2d98eee41464c2fe039"> 4396</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5_Msk      (0x1U &lt;&lt; CAN_F10R2_FB5_Pos)                     </span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 4397</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB5          CAN_F10R2_FB5_Msk                               </span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f57e8c16bb81bb9291c5ebb4a04b1a"> 4399</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6_Msk      (0x1U &lt;&lt; CAN_F10R2_FB6_Pos)                     </span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 4400</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB6          CAN_F10R2_FB6_Msk                               </span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d86237a0fff09a8f49360d47f28d05"> 4402</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7_Msk      (0x1U &lt;&lt; CAN_F10R2_FB7_Pos)                     </span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 4403</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB7          CAN_F10R2_FB7_Msk                               </span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad459c18ab4e613bb142e5c1f78691bb8"> 4405</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8_Msk      (0x1U &lt;&lt; CAN_F10R2_FB8_Pos)                     </span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 4406</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB8          CAN_F10R2_FB8_Msk                               </span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ac6067a7226de096a846276a7770e9"> 4408</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9_Msk      (0x1U &lt;&lt; CAN_F10R2_FB9_Pos)                     </span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 4409</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB9          CAN_F10R2_FB9_Msk                               </span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb490d175c5c7ea273dc5a2ed089028"> 4411</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10_Msk     (0x1U &lt;&lt; CAN_F10R2_FB10_Pos)                    </span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 4412</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB10         CAN_F10R2_FB10_Msk                              </span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898eafb1c345981f1feaa3e1750f7c32"> 4414</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11_Msk     (0x1U &lt;&lt; CAN_F10R2_FB11_Pos)                    </span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 4415</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB11         CAN_F10R2_FB11_Msk                              </span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d87b23898f43c4c310c9e9098e78b9"> 4417</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12_Msk     (0x1U &lt;&lt; CAN_F10R2_FB12_Pos)                    </span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 4418</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB12         CAN_F10R2_FB12_Msk                              </span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7044a16f8b7a80cfaeaca7c1c8b244f"> 4420</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13_Msk     (0x1U &lt;&lt; CAN_F10R2_FB13_Pos)                    </span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 4421</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB13         CAN_F10R2_FB13_Msk                              </span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccaaa620579ebfb8e1d78f1c3a0960c8"> 4423</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14_Msk     (0x1U &lt;&lt; CAN_F10R2_FB14_Pos)                    </span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 4424</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB14         CAN_F10R2_FB14_Msk                              </span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44ba649751e52a75f36d5279ae51668"> 4426</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15_Msk     (0x1U &lt;&lt; CAN_F10R2_FB15_Pos)                    </span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 4427</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB15         CAN_F10R2_FB15_Msk                              </span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8427af5b1aa6b8275902848c766a6a"> 4429</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16_Msk     (0x1U &lt;&lt; CAN_F10R2_FB16_Pos)                    </span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 4430</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB16         CAN_F10R2_FB16_Msk                              </span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc510b54127fe09c9fc93d265f197fd"> 4432</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17_Msk     (0x1U &lt;&lt; CAN_F10R2_FB17_Pos)                    </span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 4433</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB17         CAN_F10R2_FB17_Msk                              </span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15818be97fc1df403386e5fa3791f02f"> 4435</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18_Msk     (0x1U &lt;&lt; CAN_F10R2_FB18_Pos)                    </span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 4436</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB18         CAN_F10R2_FB18_Msk                              </span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc7ed5a571a970931be36e0883c9821"> 4438</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19_Msk     (0x1U &lt;&lt; CAN_F10R2_FB19_Pos)                    </span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 4439</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB19         CAN_F10R2_FB19_Msk                              </span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31df60197cdd2e5914c14a7dd75e026b"> 4441</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20_Msk     (0x1U &lt;&lt; CAN_F10R2_FB20_Pos)                    </span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 4442</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB20         CAN_F10R2_FB20_Msk                              </span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19dd43ea7d9942f810f2d93169ff5ca6"> 4444</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21_Msk     (0x1U &lt;&lt; CAN_F10R2_FB21_Pos)                    </span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 4445</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB21         CAN_F10R2_FB21_Msk                              </span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace06a38396f56ff90887b648c8683acc"> 4447</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22_Msk     (0x1U &lt;&lt; CAN_F10R2_FB22_Pos)                    </span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 4448</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB22         CAN_F10R2_FB22_Msk                              </span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2806783fb4a13314098d247596f8ac9c"> 4450</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23_Msk     (0x1U &lt;&lt; CAN_F10R2_FB23_Pos)                    </span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 4451</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB23         CAN_F10R2_FB23_Msk                              </span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57d7ec2281a4b5a7ecd3db7a80110ba"> 4453</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24_Msk     (0x1U &lt;&lt; CAN_F10R2_FB24_Pos)                    </span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 4454</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB24         CAN_F10R2_FB24_Msk                              </span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b18d4f50852e67f214d2c885ab1d96b"> 4456</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25_Msk     (0x1U &lt;&lt; CAN_F10R2_FB25_Pos)                    </span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 4457</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB25         CAN_F10R2_FB25_Msk                              </span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac022d750541154d1c25ae0b342ff3c8d"> 4459</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26_Msk     (0x1U &lt;&lt; CAN_F10R2_FB26_Pos)                    </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 4460</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB26         CAN_F10R2_FB26_Msk                              </span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441739ed3bdd065bee7417d50afc96ab"> 4462</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27_Msk     (0x1U &lt;&lt; CAN_F10R2_FB27_Pos)                    </span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 4463</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB27         CAN_F10R2_FB27_Msk                              </span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906bacdcf21c6bffaa9d45fa6746f80e"> 4465</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28_Msk     (0x1U &lt;&lt; CAN_F10R2_FB28_Pos)                    </span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 4466</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB28         CAN_F10R2_FB28_Msk                              </span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe8c560adab03768e49cad994a71cccb"> 4468</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29_Msk     (0x1U &lt;&lt; CAN_F10R2_FB29_Pos)                    </span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 4469</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB29         CAN_F10R2_FB29_Msk                              </span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7ed61987ecdd8236e5236edc35946f"> 4471</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30_Msk     (0x1U &lt;&lt; CAN_F10R2_FB30_Pos)                    </span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 4472</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB30         CAN_F10R2_FB30_Msk                              </span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6278728b6cc74ad7d4bc41d6014839f3"> 4474</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31_Msk     (0x1U &lt;&lt; CAN_F10R2_FB31_Pos)                    </span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 4475</a></span>&#160;<span class="preprocessor">#define CAN_F10R2_FB31         CAN_F10R2_FB31_Msk                              </span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756b9a7f35ddb243019a737cc9c5d4aa"> 4479</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0_Msk      (0x1U &lt;&lt; CAN_F11R2_FB0_Pos)                     </span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 4480</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB0          CAN_F11R2_FB0_Msk                               </span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73175a30063e3781dd1b5ee2b9ff5c7c"> 4482</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1_Msk      (0x1U &lt;&lt; CAN_F11R2_FB1_Pos)                     </span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 4483</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB1          CAN_F11R2_FB1_Msk                               </span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43042d452e6efb4e24fecc0ef71f0b53"> 4485</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2_Msk      (0x1U &lt;&lt; CAN_F11R2_FB2_Pos)                     </span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 4486</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB2          CAN_F11R2_FB2_Msk                               </span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603a033a522647ec072b27204f411c27"> 4488</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3_Msk      (0x1U &lt;&lt; CAN_F11R2_FB3_Pos)                     </span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 4489</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB3          CAN_F11R2_FB3_Msk                               </span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f3cc6f8734688ffd55f0eae6d8a3e1"> 4491</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4_Msk      (0x1U &lt;&lt; CAN_F11R2_FB4_Pos)                     </span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 4492</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB4          CAN_F11R2_FB4_Msk                               </span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100d5a8929cac40dc2d8d6bfaf2effb0"> 4494</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5_Msk      (0x1U &lt;&lt; CAN_F11R2_FB5_Pos)                     </span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 4495</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB5          CAN_F11R2_FB5_Msk                               </span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2541f8510aa2f59dd2b2cfbf1bc99c1"> 4497</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6_Msk      (0x1U &lt;&lt; CAN_F11R2_FB6_Pos)                     </span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 4498</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB6          CAN_F11R2_FB6_Msk                               </span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2739365d7644847c2b2e9424b5361782"> 4500</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7_Msk      (0x1U &lt;&lt; CAN_F11R2_FB7_Pos)                     </span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 4501</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB7          CAN_F11R2_FB7_Msk                               </span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7159e2db436359c52f6db1dda067a7c2"> 4503</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8_Msk      (0x1U &lt;&lt; CAN_F11R2_FB8_Pos)                     </span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 4504</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB8          CAN_F11R2_FB8_Msk                               </span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d8d29dcf8047b47275915562036f6e"> 4506</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9_Msk      (0x1U &lt;&lt; CAN_F11R2_FB9_Pos)                     </span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 4507</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB9          CAN_F11R2_FB9_Msk                               </span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d867bbf2aeec0751fb8d9bc028a3e20"> 4509</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10_Msk     (0x1U &lt;&lt; CAN_F11R2_FB10_Pos)                    </span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 4510</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB10         CAN_F11R2_FB10_Msk                              </span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f02c0270c8560877a6849dc3ec12734"> 4512</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11_Msk     (0x1U &lt;&lt; CAN_F11R2_FB11_Pos)                    </span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 4513</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB11         CAN_F11R2_FB11_Msk                              </span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f27deb61d7cecd98a3707baeee44c33"> 4515</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12_Msk     (0x1U &lt;&lt; CAN_F11R2_FB12_Pos)                    </span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 4516</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB12         CAN_F11R2_FB12_Msk                              </span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e89abf41152c9c443eec298c3c4ee0a"> 4518</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13_Msk     (0x1U &lt;&lt; CAN_F11R2_FB13_Pos)                    </span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 4519</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB13         CAN_F11R2_FB13_Msk                              </span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf385990b78e0ad2903adf8ca5d31592d"> 4521</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14_Msk     (0x1U &lt;&lt; CAN_F11R2_FB14_Pos)                    </span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 4522</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB14         CAN_F11R2_FB14_Msk                              </span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac617eb6a2c9da89608e9a1fd20bedb05"> 4524</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15_Msk     (0x1U &lt;&lt; CAN_F11R2_FB15_Pos)                    </span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 4525</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB15         CAN_F11R2_FB15_Msk                              </span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f7a12de16318eca8c069f7a4a107ba4"> 4527</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16_Msk     (0x1U &lt;&lt; CAN_F11R2_FB16_Pos)                    </span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 4528</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB16         CAN_F11R2_FB16_Msk                              </span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6194082f1b79eacc5490d6c4571f2993"> 4530</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17_Msk     (0x1U &lt;&lt; CAN_F11R2_FB17_Pos)                    </span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 4531</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB17         CAN_F11R2_FB17_Msk                              </span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga578e9b0b0fc78522d232926aa5a474b4"> 4533</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18_Msk     (0x1U &lt;&lt; CAN_F11R2_FB18_Pos)                    </span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 4534</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB18         CAN_F11R2_FB18_Msk                              </span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa7935ffacb2eb500c03e6f297c9abf"> 4536</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19_Msk     (0x1U &lt;&lt; CAN_F11R2_FB19_Pos)                    </span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 4537</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB19         CAN_F11R2_FB19_Msk                              </span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecca1f88d1ccfd94c942c1dba195f566"> 4539</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20_Msk     (0x1U &lt;&lt; CAN_F11R2_FB20_Pos)                    </span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 4540</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB20         CAN_F11R2_FB20_Msk                              </span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b076a8a45e423f12d66b72888a62c1"> 4542</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21_Msk     (0x1U &lt;&lt; CAN_F11R2_FB21_Pos)                    </span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 4543</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB21         CAN_F11R2_FB21_Msk                              </span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a3601ecccef7d68dceacf69694f57c"> 4545</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22_Msk     (0x1U &lt;&lt; CAN_F11R2_FB22_Pos)                    </span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 4546</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB22         CAN_F11R2_FB22_Msk                              </span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9acb53490837c29f03538f37e92ab7b0"> 4548</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23_Msk     (0x1U &lt;&lt; CAN_F11R2_FB23_Pos)                    </span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 4549</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB23         CAN_F11R2_FB23_Msk                              </span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d08ee868e97a722b5e25b145581435"> 4551</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24_Msk     (0x1U &lt;&lt; CAN_F11R2_FB24_Pos)                    </span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 4552</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB24         CAN_F11R2_FB24_Msk                              </span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9aaac92b7b5c524dfd488651f66d1b"> 4554</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25_Msk     (0x1U &lt;&lt; CAN_F11R2_FB25_Pos)                    </span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 4555</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB25         CAN_F11R2_FB25_Msk                              </span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769efd27c8d450433589d3a59e4b49b7"> 4557</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26_Msk     (0x1U &lt;&lt; CAN_F11R2_FB26_Pos)                    </span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 4558</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB26         CAN_F11R2_FB26_Msk                              </span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38daca04f9249b41d451122bfcb63b2d"> 4560</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27_Msk     (0x1U &lt;&lt; CAN_F11R2_FB27_Pos)                    </span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 4561</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB27         CAN_F11R2_FB27_Msk                              </span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb214fcb4208a4d5db09465c5260d5e4"> 4563</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28_Msk     (0x1U &lt;&lt; CAN_F11R2_FB28_Pos)                    </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 4564</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB28         CAN_F11R2_FB28_Msk                              </span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d6ff5e482dc1d88d0f39a0e2329427"> 4566</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29_Msk     (0x1U &lt;&lt; CAN_F11R2_FB29_Pos)                    </span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 4567</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB29         CAN_F11R2_FB29_Msk                              </span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7be4778f941b5287fcc39a5ce3724e71"> 4569</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30_Msk     (0x1U &lt;&lt; CAN_F11R2_FB30_Pos)                    </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 4570</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB30         CAN_F11R2_FB30_Msk                              </span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f08f45859f87d045ab080dd511302bd"> 4572</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31_Msk     (0x1U &lt;&lt; CAN_F11R2_FB31_Pos)                    </span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 4573</a></span>&#160;<span class="preprocessor">#define CAN_F11R2_FB31         CAN_F11R2_FB31_Msk                              </span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8707c57f295a01f74ba15708f138c27"> 4577</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0_Msk      (0x1U &lt;&lt; CAN_F12R2_FB0_Pos)                     </span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 4578</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB0          CAN_F12R2_FB0_Msk                               </span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c445b90087e01550b4d69a41d01920b"> 4580</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1_Msk      (0x1U &lt;&lt; CAN_F12R2_FB1_Pos)                     </span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 4581</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB1          CAN_F12R2_FB1_Msk                               </span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07ef8899e2a3d28d760dfd1ecc26534"> 4583</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2_Msk      (0x1U &lt;&lt; CAN_F12R2_FB2_Pos)                     </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 4584</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB2          CAN_F12R2_FB2_Msk                               </span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5918b1d48e5c6e30363e5f5274428f6f"> 4586</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3_Msk      (0x1U &lt;&lt; CAN_F12R2_FB3_Pos)                     </span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 4587</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB3          CAN_F12R2_FB3_Msk                               </span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7278ef3ee9707ed890c9fe0e6100898e"> 4589</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4_Msk      (0x1U &lt;&lt; CAN_F12R2_FB4_Pos)                     </span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 4590</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB4          CAN_F12R2_FB4_Msk                               </span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db42645316b7d12f6761201dde5266e"> 4592</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5_Msk      (0x1U &lt;&lt; CAN_F12R2_FB5_Pos)                     </span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 4593</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB5          CAN_F12R2_FB5_Msk                               </span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105d22692de0996a549d7381117a9343"> 4595</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6_Msk      (0x1U &lt;&lt; CAN_F12R2_FB6_Pos)                     </span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 4596</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB6          CAN_F12R2_FB6_Msk                               </span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef9a09cde9defbbef26f0fdb18e2eab"> 4598</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7_Msk      (0x1U &lt;&lt; CAN_F12R2_FB7_Pos)                     </span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 4599</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB7          CAN_F12R2_FB7_Msk                               </span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997778eae60bd7c86e4ac5f512cf37d1"> 4601</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8_Msk      (0x1U &lt;&lt; CAN_F12R2_FB8_Pos)                     </span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 4602</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB8          CAN_F12R2_FB8_Msk                               </span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d597dd76bca430d66ce6cdc1dab0039"> 4604</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9_Msk      (0x1U &lt;&lt; CAN_F12R2_FB9_Pos)                     </span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 4605</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB9          CAN_F12R2_FB9_Msk                               </span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2fe14171ea2823a2cc42bd77f8285f5"> 4607</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10_Msk     (0x1U &lt;&lt; CAN_F12R2_FB10_Pos)                    </span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 4608</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB10         CAN_F12R2_FB10_Msk                              </span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf995048a494eef63803ad6d1ee208669"> 4610</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11_Msk     (0x1U &lt;&lt; CAN_F12R2_FB11_Pos)                    </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 4611</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB11         CAN_F12R2_FB11_Msk                              </span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1c705252d4dda9fc1e08a83bf44014"> 4613</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12_Msk     (0x1U &lt;&lt; CAN_F12R2_FB12_Pos)                    </span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 4614</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB12         CAN_F12R2_FB12_Msk                              </span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5720bd6028451390e7e09643a959eb"> 4616</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13_Msk     (0x1U &lt;&lt; CAN_F12R2_FB13_Pos)                    </span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 4617</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB13         CAN_F12R2_FB13_Msk                              </span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f9e9d46f1bebfa7abcb094e87536"> 4619</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14_Msk     (0x1U &lt;&lt; CAN_F12R2_FB14_Pos)                    </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 4620</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB14         CAN_F12R2_FB14_Msk                              </span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114ed600ca719c7df01b6e0ebd1b46e"> 4622</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15_Msk     (0x1U &lt;&lt; CAN_F12R2_FB15_Pos)                    </span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 4623</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB15         CAN_F12R2_FB15_Msk                              </span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b484b519e43973af447f5f39fa9ea6"> 4625</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16_Msk     (0x1U &lt;&lt; CAN_F12R2_FB16_Pos)                    </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 4626</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB16         CAN_F12R2_FB16_Msk                              </span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a2460e4afab4b8dc064ffc0342f4d9d"> 4628</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17_Msk     (0x1U &lt;&lt; CAN_F12R2_FB17_Pos)                    </span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 4629</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB17         CAN_F12R2_FB17_Msk                              </span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63f4ec2056e1d8cee09e7582dd0cc4f"> 4631</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18_Msk     (0x1U &lt;&lt; CAN_F12R2_FB18_Pos)                    </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 4632</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB18         CAN_F12R2_FB18_Msk                              </span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17513f0a12a63dd49ef869f7f69c89b0"> 4634</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19_Msk     (0x1U &lt;&lt; CAN_F12R2_FB19_Pos)                    </span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 4635</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB19         CAN_F12R2_FB19_Msk                              </span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98344bb2606581ffe2826c660c129f8b"> 4637</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20_Msk     (0x1U &lt;&lt; CAN_F12R2_FB20_Pos)                    </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 4638</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB20         CAN_F12R2_FB20_Msk                              </span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27369d641bde06fff00068460db1fad7"> 4640</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21_Msk     (0x1U &lt;&lt; CAN_F12R2_FB21_Pos)                    </span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 4641</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB21         CAN_F12R2_FB21_Msk                              </span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0293d477ec5d1c58228b05da05d5ab9a"> 4643</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22_Msk     (0x1U &lt;&lt; CAN_F12R2_FB22_Pos)                    </span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 4644</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB22         CAN_F12R2_FB22_Msk                              </span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bb02cff06985ebc935cd0c71033e309"> 4646</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23_Msk     (0x1U &lt;&lt; CAN_F12R2_FB23_Pos)                    </span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 4647</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB23         CAN_F12R2_FB23_Msk                              </span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5942038c40cb69a4523cf59d41addaf"> 4649</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24_Msk     (0x1U &lt;&lt; CAN_F12R2_FB24_Pos)                    </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 4650</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB24         CAN_F12R2_FB24_Msk                              </span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77c232170c49225690370bd7b94cc34"> 4652</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25_Msk     (0x1U &lt;&lt; CAN_F12R2_FB25_Pos)                    </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 4653</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB25         CAN_F12R2_FB25_Msk                              </span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051ec82cb86668c1907e9091bf7db162"> 4655</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26_Msk     (0x1U &lt;&lt; CAN_F12R2_FB26_Pos)                    </span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 4656</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB26         CAN_F12R2_FB26_Msk                              </span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1eb6cc6be0e68041cb7e72b9ef73e22"> 4658</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27_Msk     (0x1U &lt;&lt; CAN_F12R2_FB27_Pos)                    </span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 4659</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB27         CAN_F12R2_FB27_Msk                              </span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c63cc29f569c165a9b93cb0cb2d7557"> 4661</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28_Msk     (0x1U &lt;&lt; CAN_F12R2_FB28_Pos)                    </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 4662</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB28         CAN_F12R2_FB28_Msk                              </span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58b7118e577b7ea51f92ed3d6a86a56"> 4664</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29_Msk     (0x1U &lt;&lt; CAN_F12R2_FB29_Pos)                    </span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 4665</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB29         CAN_F12R2_FB29_Msk                              </span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe16c8a9c44110d181e931e96458cee"> 4667</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30_Msk     (0x1U &lt;&lt; CAN_F12R2_FB30_Pos)                    </span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 4668</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB30         CAN_F12R2_FB30_Msk                              </span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677ce6a45ad5da29fbe4b3674294c356"> 4670</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31_Msk     (0x1U &lt;&lt; CAN_F12R2_FB31_Pos)                    </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 4671</a></span>&#160;<span class="preprocessor">#define CAN_F12R2_FB31         CAN_F12R2_FB31_Msk                              </span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0_Pos      (0U)                                            </span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5829958d09421fd61fcf0b77d51d2da9"> 4675</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0_Msk      (0x1U &lt;&lt; CAN_F13R2_FB0_Pos)                     </span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 4676</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB0          CAN_F13R2_FB0_Msk                               </span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1_Pos      (1U)                                            </span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d158b5eebb1632e54e5be5d97c8ac26"> 4678</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1_Msk      (0x1U &lt;&lt; CAN_F13R2_FB1_Pos)                     </span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 4679</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB1          CAN_F13R2_FB1_Msk                               </span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2_Pos      (2U)                                            </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4433c9b9f1466001eaf2305aa5abcf88"> 4681</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2_Msk      (0x1U &lt;&lt; CAN_F13R2_FB2_Pos)                     </span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 4682</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB2          CAN_F13R2_FB2_Msk                               </span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3_Pos      (3U)                                            </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab05ac64cc9be63004a672f439a7ab70"> 4684</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3_Msk      (0x1U &lt;&lt; CAN_F13R2_FB3_Pos)                     </span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 4685</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB3          CAN_F13R2_FB3_Msk                               </span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4_Pos      (4U)                                            </span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b936b6b027a2936ab21bd3f46c830aa"> 4687</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4_Msk      (0x1U &lt;&lt; CAN_F13R2_FB4_Pos)                     </span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 4688</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB4          CAN_F13R2_FB4_Msk                               </span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5_Pos      (5U)                                            </span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4ab0ef27b2b9cc09019b73f3cffed1"> 4690</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5_Msk      (0x1U &lt;&lt; CAN_F13R2_FB5_Pos)                     </span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 4691</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB5          CAN_F13R2_FB5_Msk                               </span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6_Pos      (6U)                                            </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96e3c22df9a1af249c91056375c24dc"> 4693</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6_Msk      (0x1U &lt;&lt; CAN_F13R2_FB6_Pos)                     </span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 4694</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB6          CAN_F13R2_FB6_Msk                               </span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7_Pos      (7U)                                            </span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3accaea73cb0bb14c61c8327adff66"> 4696</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7_Msk      (0x1U &lt;&lt; CAN_F13R2_FB7_Pos)                     </span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 4697</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB7          CAN_F13R2_FB7_Msk                               </span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8_Pos      (8U)                                            </span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5134cad65b0825f53f4f4e78f0c8e11c"> 4699</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8_Msk      (0x1U &lt;&lt; CAN_F13R2_FB8_Pos)                     </span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 4700</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB8          CAN_F13R2_FB8_Msk                               </span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9_Pos      (9U)                                            </span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13c3a79fcb1bc2bb884dcda8e10ffd0"> 4702</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9_Msk      (0x1U &lt;&lt; CAN_F13R2_FB9_Pos)                     </span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 4703</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB9          CAN_F13R2_FB9_Msk                               </span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10_Pos     (10U)                                           </span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad8207a0741ab38136b3b5c3b1d3d91"> 4705</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10_Msk     (0x1U &lt;&lt; CAN_F13R2_FB10_Pos)                    </span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 4706</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB10         CAN_F13R2_FB10_Msk                              </span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11_Pos     (11U)                                           </span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001860328be3ee22113d0c10f4d3cf23"> 4708</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11_Msk     (0x1U &lt;&lt; CAN_F13R2_FB11_Pos)                    </span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 4709</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB11         CAN_F13R2_FB11_Msk                              </span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12_Pos     (12U)                                           </span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd232459994d381a778abd4aa43bbb70"> 4711</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12_Msk     (0x1U &lt;&lt; CAN_F13R2_FB12_Pos)                    </span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 4712</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB12         CAN_F13R2_FB12_Msk                              </span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13_Pos     (13U)                                           </span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078d3a3cfba178ef1d8b0499e04326e1"> 4714</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13_Msk     (0x1U &lt;&lt; CAN_F13R2_FB13_Pos)                    </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 4715</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB13         CAN_F13R2_FB13_Msk                              </span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14_Pos     (14U)                                           </span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b3e370df1a4ec6f8a69cd648a823cb"> 4717</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14_Msk     (0x1U &lt;&lt; CAN_F13R2_FB14_Pos)                    </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 4718</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB14         CAN_F13R2_FB14_Msk                              </span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15_Pos     (15U)                                           </span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760672a8bb29f0054fbef52bc3b71c0a"> 4720</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15_Msk     (0x1U &lt;&lt; CAN_F13R2_FB15_Pos)                    </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 4721</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB15         CAN_F13R2_FB15_Msk                              </span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16_Pos     (16U)                                           </span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce486f2da389ec7cf80e6d102b7bc56"> 4723</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16_Msk     (0x1U &lt;&lt; CAN_F13R2_FB16_Pos)                    </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 4724</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB16         CAN_F13R2_FB16_Msk                              </span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17_Pos     (17U)                                           </span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d552599612053845141e0db3c89ca86"> 4726</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17_Msk     (0x1U &lt;&lt; CAN_F13R2_FB17_Pos)                    </span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 4727</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB17         CAN_F13R2_FB17_Msk                              </span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18_Pos     (18U)                                           </span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fcf71e30ba700e1b975c6273a99de5"> 4729</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18_Msk     (0x1U &lt;&lt; CAN_F13R2_FB18_Pos)                    </span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 4730</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB18         CAN_F13R2_FB18_Msk                              </span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19_Pos     (19U)                                           </span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b5c1ede34327d024575f334f3895b7"> 4732</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19_Msk     (0x1U &lt;&lt; CAN_F13R2_FB19_Pos)                    </span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 4733</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB19         CAN_F13R2_FB19_Msk                              </span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20_Pos     (20U)                                           </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae823f61c39d0a97b05947308792e122"> 4735</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20_Msk     (0x1U &lt;&lt; CAN_F13R2_FB20_Pos)                    </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 4736</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB20         CAN_F13R2_FB20_Msk                              </span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21_Pos     (21U)                                           </span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea7b7f481ba0bc31d2909460e0bc54e"> 4738</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21_Msk     (0x1U &lt;&lt; CAN_F13R2_FB21_Pos)                    </span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 4739</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB21         CAN_F13R2_FB21_Msk                              </span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22_Pos     (22U)                                           </span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb2f382a4967515fa63a8454131fb9"> 4741</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22_Msk     (0x1U &lt;&lt; CAN_F13R2_FB22_Pos)                    </span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 4742</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB22         CAN_F13R2_FB22_Msk                              </span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23_Pos     (23U)                                           </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bee64a9c633df1a34f5435406103085"> 4744</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23_Msk     (0x1U &lt;&lt; CAN_F13R2_FB23_Pos)                    </span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 4745</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB23         CAN_F13R2_FB23_Msk                              </span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24_Pos     (24U)                                           </span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4176f0f14ef22173c436763a6c483e"> 4747</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24_Msk     (0x1U &lt;&lt; CAN_F13R2_FB24_Pos)                    </span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 4748</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB24         CAN_F13R2_FB24_Msk                              </span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25_Pos     (25U)                                           </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55a497a172eeaeb711d04f5cc81f411"> 4750</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25_Msk     (0x1U &lt;&lt; CAN_F13R2_FB25_Pos)                    </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 4751</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB25         CAN_F13R2_FB25_Msk                              </span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26_Pos     (26U)                                           </span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117bfac3184445e41ca1709495cd1603"> 4753</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26_Msk     (0x1U &lt;&lt; CAN_F13R2_FB26_Pos)                    </span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 4754</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB26         CAN_F13R2_FB26_Msk                              </span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27_Pos     (27U)                                           </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2716a8a28de7a05f7f448d6b581928fe"> 4756</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27_Msk     (0x1U &lt;&lt; CAN_F13R2_FB27_Pos)                    </span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 4757</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB27         CAN_F13R2_FB27_Msk                              </span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28_Pos     (28U)                                           </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9c86580fedab6d11c0e935e787fd31"> 4759</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28_Msk     (0x1U &lt;&lt; CAN_F13R2_FB28_Pos)                    </span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 4760</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB28         CAN_F13R2_FB28_Msk                              </span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29_Pos     (29U)                                           </span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed854c540fda686a9c51d21cf45cff3"> 4762</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29_Msk     (0x1U &lt;&lt; CAN_F13R2_FB29_Pos)                    </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 4763</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB29         CAN_F13R2_FB29_Msk                              </span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30_Pos     (30U)                                           </span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812a202cba22a21b94811b815cc57611"> 4765</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30_Msk     (0x1U &lt;&lt; CAN_F13R2_FB30_Pos)                    </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 4766</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB30         CAN_F13R2_FB30_Msk                              </span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31_Pos     (31U)                                           </span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eceafce3dabadee19db4afd0e0884d6"> 4768</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31_Msk     (0x1U &lt;&lt; CAN_F13R2_FB31_Pos)                    </span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 4769</a></span>&#160;<span class="preprocessor">#define CAN_F13R2_FB31         CAN_F13R2_FB31_Msk                              </span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment">/*                                 HDMI-CEC (CEC)                             */</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">/*******************  Bit definition for CEC_CR register  *********************/</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define CEC_CR_CECEN_Pos         (0U)                                          </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5c6f0a41cc8bed81f36cd4048a88700"> 4779</a></span>&#160;<span class="preprocessor">#define CEC_CR_CECEN_Msk         (0x1U &lt;&lt; CEC_CR_CECEN_Pos)                    </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07454cc787f44ad132784c9b582a687"> 4780</a></span>&#160;<span class="preprocessor">#define CEC_CR_CECEN             CEC_CR_CECEN_Msk                              </span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define CEC_CR_TXSOM_Pos         (1U)                                          </span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57051628e08f7a1969ab5d1b919fd0a0"> 4782</a></span>&#160;<span class="preprocessor">#define CEC_CR_TXSOM_Msk         (0x1U &lt;&lt; CEC_CR_TXSOM_Pos)                    </span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82eb7571b7a6c4b08ec2eb6be00d992"> 4783</a></span>&#160;<span class="preprocessor">#define CEC_CR_TXSOM             CEC_CR_TXSOM_Msk                              </span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define CEC_CR_TXEOM_Pos         (2U)                                          </span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94faa1f84695d3a936b790d0bd8d9974"> 4785</a></span>&#160;<span class="preprocessor">#define CEC_CR_TXEOM_Msk         (0x1U &lt;&lt; CEC_CR_TXEOM_Pos)                    </span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9dc5e4a7c6d8e980a05e17e1da39ea9"> 4786</a></span>&#160;<span class="preprocessor">#define CEC_CR_TXEOM             CEC_CR_TXEOM_Msk                              </span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_CFGR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define CEC_CFGR_SFT_Pos         (0U)                                          </span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf77ded006e0a076e9dfc277ce9be1b"> 4790</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_SFT_Msk         (0x7U &lt;&lt; CEC_CFGR_SFT_Pos)                    </span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fda3c859ea19941be7995dc9c737e4b"> 4791</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_SFT             CEC_CFGR_SFT_Msk                              </span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define CEC_CFGR_RXTOL_Pos       (3U)                                          </span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0ba5555ba8bb3c41312916bd57dc40"> 4793</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_RXTOL_Msk       (0x1U &lt;&lt; CEC_CFGR_RXTOL_Pos)                  </span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f2ff713a7f2fc5a4113b1bdb275db3"> 4794</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_RXTOL           CEC_CFGR_RXTOL_Msk                            </span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define CEC_CFGR_BRESTP_Pos      (4U)                                          </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ea765eaafdd9498246853d91b9e24fe"> 4796</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BRESTP_Msk      (0x1U &lt;&lt; CEC_CFGR_BRESTP_Pos)                 </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cab9c1757c7f27e80d5cd60542c6242"> 4797</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BRESTP          CEC_CFGR_BRESTP_Msk                           </span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor">#define CEC_CFGR_BREGEN_Pos      (5U)                                          </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga122479c98984db6e0704045bcc6a62b7"> 4799</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BREGEN_Msk      (0x1U &lt;&lt; CEC_CFGR_BREGEN_Pos)                 </span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc75911736a14a5af35c1972e38c0630"> 4800</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BREGEN          CEC_CFGR_BREGEN_Msk                           </span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define CEC_CFGR_LBPEGEN_Pos     (6U)                                          </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949403bdb8ddcc8ab939d5a2b02dff13"> 4802</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_LBPEGEN_Msk     (0x1U &lt;&lt; CEC_CFGR_LBPEGEN_Pos)                </span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea85d990bdd635458bbd7aee3504db0"> 4803</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_LBPEGEN         CEC_CFGR_LBPEGEN_Msk                          </span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define CEC_CFGR_BRDNOGEN_Pos    (7U)                                          </span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga448c7866d6e535fff872134dbf40283f"> 4805</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BRDNOGEN_Msk    (0x1U &lt;&lt; CEC_CFGR_BRDNOGEN_Pos)               </span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a6dc5400356ca22bfbcf50976ae7c6"> 4806</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_BRDNOGEN        CEC_CFGR_BRDNOGEN_Msk                         </span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#define CEC_CFGR_SFTOPT_Pos      (8U)                                          </span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ca4a22ee183df479dbb7963f0f54ec"> 4808</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_SFTOPT_Msk      (0x1U &lt;&lt; CEC_CFGR_SFTOPT_Pos)                 </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeede6a98c5742dec1da00c5a0f0e2eef"> 4809</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_SFTOPT          CEC_CFGR_SFTOPT_Msk                           </span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define CEC_CFGR_OAR_Pos         (16U)                                         </span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07736cde7a34835fe41ed272640905ac"> 4811</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_OAR_Msk         (0x7FFFU &lt;&lt; CEC_CFGR_OAR_Pos)                 </span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213f76c79bba2ae209f80e4a27bfe714"> 4812</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_OAR             CEC_CFGR_OAR_Msk                              </span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define CEC_CFGR_LSTN_Pos        (31U)                                         </span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64d6abeef15e65eaf4b93beaa4c5c36"> 4814</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_LSTN_Msk        (0x1U &lt;&lt; CEC_CFGR_LSTN_Pos)                   </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga864552964e386a7c563f836ed426c339"> 4815</a></span>&#160;<span class="preprocessor">#define CEC_CFGR_LSTN            CEC_CFGR_LSTN_Msk                             </span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_TXDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="preprocessor">#define CEC_TXDR_TXD_Pos         (0U)                                          </span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e2e5a30bf560e94a404f22e4d33b3cb"> 4819</a></span>&#160;<span class="preprocessor">#define CEC_TXDR_TXD_Msk         (0xFFU &lt;&lt; CEC_TXDR_TXD_Pos)                   </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaee6937031ef2aac70af5c6ead1fe64"> 4820</a></span>&#160;<span class="preprocessor">#define CEC_TXDR_TXD             CEC_TXDR_TXD_Msk                              </span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_RXDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define CEC_TXDR_RXD_Pos         (0U)                                          </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af8de21905d367931a95a1ef920cdaf"> 4824</a></span>&#160;<span class="preprocessor">#define CEC_TXDR_RXD_Msk         (0xFFU &lt;&lt; CEC_TXDR_RXD_Pos)                   </span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae24df8ebeb894544ad41f141916ada42"> 4825</a></span>&#160;<span class="preprocessor">#define CEC_TXDR_RXD             CEC_TXDR_RXD_Msk                              </span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_ISR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define CEC_ISR_RXBR_Pos         (0U)                                          </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc172ab7b97430c5771cff2e35570c4"> 4829</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXBR_Msk         (0x1U &lt;&lt; CEC_ISR_RXBR_Pos)                    </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8392ffce27c7e83421cbf020935ceefb"> 4830</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXBR             CEC_ISR_RXBR_Msk                              </span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define CEC_ISR_RXEND_Pos        (1U)                                          </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807eda1da7d1098201dd21ac9f7ccdaa"> 4832</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXEND_Msk        (0x1U &lt;&lt; CEC_ISR_RXEND_Pos)                   </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea7f53b864b19a3205bd19917bd3037"> 4833</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXEND            CEC_ISR_RXEND_Msk                             </span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define CEC_ISR_RXOVR_Pos        (2U)                                          </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751ac222b85a6633601c8f4a7b632b91"> 4835</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXOVR_Msk        (0x1U &lt;&lt; CEC_ISR_RXOVR_Pos)                   </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87abe06cd76beefee3da896c063813d4"> 4836</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXOVR            CEC_ISR_RXOVR_Msk                             </span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define CEC_ISR_BRE_Pos          (3U)                                          </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c04113fcaa66499b12b846765ed1d51"> 4838</a></span>&#160;<span class="preprocessor">#define CEC_ISR_BRE_Msk          (0x1U &lt;&lt; CEC_ISR_BRE_Pos)                     </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfcf0cdc619594d308868633a9bb34cc"> 4839</a></span>&#160;<span class="preprocessor">#define CEC_ISR_BRE              CEC_ISR_BRE_Msk                               </span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define CEC_ISR_SBPE_Pos         (4U)                                          </span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35cf0a82dbf68d6aca1c36d93b56c9"> 4841</a></span>&#160;<span class="preprocessor">#define CEC_ISR_SBPE_Msk         (0x1U &lt;&lt; CEC_ISR_SBPE_Pos)                    </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8878e81f0b2d9bafc030902c14aa5"> 4842</a></span>&#160;<span class="preprocessor">#define CEC_ISR_SBPE             CEC_ISR_SBPE_Msk                              </span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define CEC_ISR_LBPE_Pos         (5U)                                          </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc39a4d39eb86251dc639c345a8de61d"> 4844</a></span>&#160;<span class="preprocessor">#define CEC_ISR_LBPE_Msk         (0x1U &lt;&lt; CEC_ISR_LBPE_Pos)                    </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7f8deb9ed20b386b08d2c4356fd857"> 4845</a></span>&#160;<span class="preprocessor">#define CEC_ISR_LBPE             CEC_ISR_LBPE_Msk                              </span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define CEC_ISR_RXACKE_Pos       (6U)                                          </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533d66155ce2bb828f110237d08e5891"> 4847</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXACKE_Msk       (0x1U &lt;&lt; CEC_ISR_RXACKE_Pos)                  </span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbf3902511d8e44ce5b68e6dea017f3"> 4848</a></span>&#160;<span class="preprocessor">#define CEC_ISR_RXACKE           CEC_ISR_RXACKE_Msk                            </span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define CEC_ISR_ARBLST_Pos       (7U)                                          </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca4d1b6e92a4ff9b10eff39539c9f99"> 4850</a></span>&#160;<span class="preprocessor">#define CEC_ISR_ARBLST_Msk       (0x1U &lt;&lt; CEC_ISR_ARBLST_Pos)                  </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb233d5135afbab6a46bba0dbfeeef4"> 4851</a></span>&#160;<span class="preprocessor">#define CEC_ISR_ARBLST           CEC_ISR_ARBLST_Msk                            </span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define CEC_ISR_TXBR_Pos         (8U)                                          </span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef326ff82b8f40f9aa8cde8e2fab0bf"> 4853</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXBR_Msk         (0x1U &lt;&lt; CEC_ISR_TXBR_Pos)                    </span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8732e4e9aa818b694f9b65e13d9ccc62"> 4854</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXBR             CEC_ISR_TXBR_Msk                              </span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define CEC_ISR_TXEND_Pos        (9U)                                          </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65260b3392c7f88de9bb9e717da6df57"> 4856</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXEND_Msk        (0x1U &lt;&lt; CEC_ISR_TXEND_Pos)                   </span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga371572b0aa30cb782f5cc84357370222"> 4857</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXEND            CEC_ISR_TXEND_Msk                             </span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define CEC_ISR_TXUDR_Pos        (10U)                                         </span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad936aa7e22e479c7e611b95f6d510ce4"> 4859</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXUDR_Msk        (0x1U &lt;&lt; CEC_ISR_TXUDR_Pos)                   </span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf66fd9ec42869f8a61d1515a3551a7"> 4860</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXUDR            CEC_ISR_TXUDR_Msk                             </span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#define CEC_ISR_TXERR_Pos        (11U)                                         </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27cefd71a3abe1ead2f77a086576f3"> 4862</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXERR_Msk        (0x1U &lt;&lt; CEC_ISR_TXERR_Pos)                   </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66a06121fc545cb8ec5a1c2ada0a138"> 4863</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXERR            CEC_ISR_TXERR_Msk                             </span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define CEC_ISR_TXACKE_Pos       (12U)                                         </span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd50f3c32a7ecf04a2c510ae00f615a"> 4865</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXACKE_Msk       (0x1U &lt;&lt; CEC_ISR_TXACKE_Pos)                  </span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c198764299a5b22c5cb41cbc16e9b5"> 4866</a></span>&#160;<span class="preprocessor">#define CEC_ISR_TXACKE           CEC_ISR_TXACKE_Msk                            </span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_IER register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define CEC_IER_RXBRIE_Pos       (0U)                                          </span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5021cd808b6130663fb2036809003fef"> 4870</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXBRIE_Msk       (0x1U &lt;&lt; CEC_IER_RXBRIE_Pos)                  </span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9813cba2c5a4b58b07f9bbf6551ea00"> 4871</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXBRIE           CEC_IER_RXBRIE_Msk                            </span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define CEC_IER_RXENDIE_Pos      (1U)                                          </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb7a3ea51018932381e0a07049b89999"> 4873</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXENDIE_Msk      (0x1U &lt;&lt; CEC_IER_RXENDIE_Pos)                 </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c76604ef22d67a6ed9209ad2989070"> 4874</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXENDIE          CEC_IER_RXENDIE_Msk                           </span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define CEC_IER_RXOVRIE_Pos      (2U)                                          </span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1605f77e73ffc79f67c8f49a1738a2ce"> 4876</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXOVRIE_Msk      (0x1U &lt;&lt; CEC_IER_RXOVRIE_Pos)                 </span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7437e3b41768abceaa3b17bb1ed3c0"> 4877</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXOVRIE          CEC_IER_RXOVRIE_Msk                           </span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define CEC_IER_BREIE_Pos        (3U)                                          </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf98a0b6552138fcd703a785e3414e7a"> 4879</a></span>&#160;<span class="preprocessor">#define CEC_IER_BREIE_Msk        (0x1U &lt;&lt; CEC_IER_BREIE_Pos)                   </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86672dd7838e6a272ac7b90ee7a6f63"> 4880</a></span>&#160;<span class="preprocessor">#define CEC_IER_BREIE            CEC_IER_BREIE_Msk                             </span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define CEC_IER_SBPEIE_Pos       (4U)                                          </span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b3c95cc98f7bfe4c6eb5b474870035"> 4882</a></span>&#160;<span class="preprocessor">#define CEC_IER_SBPEIE_Msk       (0x1U &lt;&lt; CEC_IER_SBPEIE_Pos)                  </span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a690355b9ad58c6450aa1b074a9e00"> 4883</a></span>&#160;<span class="preprocessor">#define CEC_IER_SBPEIE           CEC_IER_SBPEIE_Msk                            </span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#define CEC_IER_LBPEIE_Pos       (5U)                                          </span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf86b68306a7594d4fc30b17494175b"> 4885</a></span>&#160;<span class="preprocessor">#define CEC_IER_LBPEIE_Msk       (0x1U &lt;&lt; CEC_IER_LBPEIE_Pos)                  </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad062f53e7de36f1d36629edbe6a0ac0a"> 4886</a></span>&#160;<span class="preprocessor">#define CEC_IER_LBPEIE           CEC_IER_LBPEIE_Msk                            </span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define CEC_IER_RXACKEIE_Pos     (6U)                                          </span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af5dfc5532b8c689c114ad00d74465a"> 4888</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXACKEIE_Msk     (0x1U &lt;&lt; CEC_IER_RXACKEIE_Pos)                </span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a47896655d7b828d14c2e02b1166cd"> 4889</a></span>&#160;<span class="preprocessor">#define CEC_IER_RXACKEIE         CEC_IER_RXACKEIE_Msk                          </span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define CEC_IER_ARBLSTIE_Pos     (7U)                                          </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32931d10f52fe31842711ca64ee268f1"> 4891</a></span>&#160;<span class="preprocessor">#define CEC_IER_ARBLSTIE_Msk     (0x1U &lt;&lt; CEC_IER_ARBLSTIE_Pos)                </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8be887f1e0529b2500342302ce6fa9ab"> 4892</a></span>&#160;<span class="preprocessor">#define CEC_IER_ARBLSTIE         CEC_IER_ARBLSTIE_Msk                          </span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define CEC_IER_TXBRIE_Pos       (8U)                                          </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e28dd5cb8ff1d0d897bd8d0e38c8dd7"> 4894</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXBRIE_Msk       (0x1U &lt;&lt; CEC_IER_TXBRIE_Pos)                  </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57e187c65212322673ccf7c4a221f7db"> 4895</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXBRIE           CEC_IER_TXBRIE_Msk                            </span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define CEC_IER_TXENDIE_Pos      (9U)                                          </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6388cbdeef240c2639e6228ea7a690"> 4897</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXENDIE_Msk      (0x1U &lt;&lt; CEC_IER_TXENDIE_Pos)                 </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e04209a3863d7dbab0f06f76bf282fd"> 4898</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXENDIE          CEC_IER_TXENDIE_Msk                           </span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define CEC_IER_TXUDRIE_Pos      (10U)                                         </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a038babf843c635c4e405c2353eecd"> 4900</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXUDRIE_Msk      (0x1U &lt;&lt; CEC_IER_TXUDRIE_Pos)                 </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997c4e3dafb4f37953f060590b17e4ef"> 4901</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXUDRIE          CEC_IER_TXUDRIE_Msk                           </span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define CEC_IER_TXERRIE_Pos      (11U)                                         </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eebddfb2c47381eeebbc8b680f9e2c"> 4903</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXERRIE_Msk      (0x1U &lt;&lt; CEC_IER_TXERRIE_Pos)                 </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga422be1fb8f29baf93ecdc5d2466f0592"> 4904</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXERRIE          CEC_IER_TXERRIE_Msk                           </span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define CEC_IER_TXACKEIE_Pos     (12U)                                         </span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga920d146577ef2a3fdc0b9e6ae40d1c5b"> 4906</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXACKEIE_Msk     (0x1U &lt;&lt; CEC_IER_TXACKEIE_Pos)                </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7999bc46c6dbd508261b3975803e799"> 4907</a></span>&#160;<span class="preprocessor">#define CEC_IER_TXACKEIE         CEC_IER_TXACKEIE_Msk                          </span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="comment">/*                      Analog Comparators (COMP)                             */</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="comment">/***********************  Bit definition for COMP_CSR register  ***************/</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="comment">/* COMP1 bits definition */</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1EN_Pos          (0U)                                     </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326b22b0b2edd73061dbae5b2bb19f1f"> 4917</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1EN_Msk          (0x1U &lt;&lt; COMP_CSR_COMP1EN_Pos)           </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga189a12739f9eb7eb29d96b62b2473c3c"> 4918</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1EN              COMP_CSR_COMP1EN_Msk                     </span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1SW1_Pos         (1U)                                     </span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94d05ef43297fc1c99a89ca64b328119"> 4920</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1SW1_Msk         (0x1U &lt;&lt; COMP_CSR_COMP1SW1_Pos)          </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258f29de9f52f18d94b5d15f73cebc75"> 4921</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1SW1             COMP_CSR_COMP1SW1_Msk                    </span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1MODE_Pos        (2U)                                     </span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525ff09c7dd6a5ff3d58d13d92acd0cd"> 4923</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1MODE_Msk        (0x3U &lt;&lt; COMP_CSR_COMP1MODE_Pos)         </span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777ceba7bc174da7957c8fa93e2677df"> 4924</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1MODE            COMP_CSR_COMP1MODE_Msk                   </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0ac36b9af161b8fe5c174c9ce2e4e7"> 4925</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1MODE_0          (0x1U &lt;&lt; COMP_CSR_COMP1MODE_Pos)         </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e35a1dd751721046a57a67e9733e17"> 4926</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1MODE_1          (0x2U &lt;&lt; COMP_CSR_COMP1MODE_Pos)         </span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL_Pos       (4U)                                     </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a7cd43e72cde609c6d861b851b8c39"> 4928</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL_Msk       (0x7U &lt;&lt; COMP_CSR_COMP1INSEL_Pos)        </span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa81476a488ea67413036c3f9f4c71924"> 4929</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL           COMP_CSR_COMP1INSEL_Msk                  </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a4a6dc37c71b792a672c9d352646b19"> 4930</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL_0         (0x1U &lt;&lt; COMP_CSR_COMP1INSEL_Pos)        </span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26040eb92ba6cf9879e8d7440508faca"> 4931</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL_1         (0x2U &lt;&lt; COMP_CSR_COMP1INSEL_Pos)        </span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga461ba512a5cdd69c7c2e04c29f3bd6e3"> 4932</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1INSEL_2         (0x4U &lt;&lt; COMP_CSR_COMP1INSEL_Pos)        </span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL_Pos      (8U)                                     </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd8feb0d2cd4128455d1fac2432baaa"> 4934</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL_Msk      (0x7U &lt;&lt; COMP_CSR_COMP1OUTSEL_Pos)       </span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce195c0db3b5d01ff6b662806d88d44"> 4935</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL          COMP_CSR_COMP1OUTSEL_Msk                 </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb4dff36fee24f67ac46f98620aa000"> 4936</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL_0        (0x1U &lt;&lt; COMP_CSR_COMP1OUTSEL_Pos)       </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90166d1216f22f02bba853d02af2d1b8"> 4937</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL_1        (0x2U &lt;&lt; COMP_CSR_COMP1OUTSEL_Pos)       </span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3103e27a41d30f95c8350b68421cc0"> 4938</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUTSEL_2        (0x4U &lt;&lt; COMP_CSR_COMP1OUTSEL_Pos)       </span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1POL_Pos         (11U)                                    </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab042130586a8563dedca7594a94ca8be"> 4940</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1POL_Msk         (0x1U &lt;&lt; COMP_CSR_COMP1POL_Pos)          </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584eca8dbda02dc6cecf0717ea4bdae2"> 4941</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1POL             COMP_CSR_COMP1POL_Msk                    </span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1HYST_Pos        (12U)                                    </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3330ac87a375c960eedd8c32fbc40a81"> 4943</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1HYST_Msk        (0x3U &lt;&lt; COMP_CSR_COMP1HYST_Pos)         </span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0d4addf5f2391eea3f3571dc5ebed9"> 4944</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1HYST            COMP_CSR_COMP1HYST_Msk                   </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb36314ca9460b3a8837c251599be3b8"> 4945</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1HYST_0          (0x1U &lt;&lt; COMP_CSR_COMP1HYST_Pos)         </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae36c775605fcc21131e30017cab5650e"> 4946</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1HYST_1          (0x2U &lt;&lt; COMP_CSR_COMP1HYST_Pos)         </span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUT_Pos         (14U)                                    </span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c14a12a25c9b5dc056c569f0473f4a8"> 4948</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUT_Msk         (0x1U &lt;&lt; COMP_CSR_COMP1OUT_Pos)          </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b6e52d90360093d8f5b416d9403e77"> 4949</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1OUT             COMP_CSR_COMP1OUT_Msk                    </span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LOCK_Pos        (15U)                                    </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fe325ce6c26f23bf002462ae373eab"> 4951</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LOCK_Msk        (0x1U &lt;&lt; COMP_CSR_COMP1LOCK_Pos)         </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea194683429416dd8e2855567d90508"> 4952</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP1LOCK            COMP_CSR_COMP1LOCK_Msk                   </span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor"></span><span class="comment">/* COMP2 bits definition */</span><span class="preprocessor"></span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2EN_Pos          (16U)                                    </span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeca75451fcb9ded40740ca63d2d302b"> 4955</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2EN_Msk          (0x1U &lt;&lt; COMP_CSR_COMP2EN_Pos)           </span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6c4a6c601e572cea18d4e14ede5651"> 4956</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2EN              COMP_CSR_COMP2EN_Msk                     </span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2MODE_Pos        (18U)                                    </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4117304c9b69fb5033cb889cf6c133"> 4958</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2MODE_Msk        (0x3U &lt;&lt; COMP_CSR_COMP2MODE_Pos)         </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7bcfd283f74466cf2e6674fad32724"> 4959</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2MODE            COMP_CSR_COMP2MODE_Msk                   </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42e567d04af196cf6feb93236c7d83c"> 4960</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2MODE_0          (0x1U &lt;&lt; COMP_CSR_COMP2MODE_Pos)         </span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7debabc9d774b5d8c59f20d6bc914c93"> 4961</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2MODE_1          (0x2U &lt;&lt; COMP_CSR_COMP2MODE_Pos)         </span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL_Pos       (20U)                                    </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga416cf07b91df71bdd02765ef73546251"> 4963</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL_Msk       (0x7U &lt;&lt; COMP_CSR_COMP2INSEL_Pos)        </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b8bc2d33892fd6513d05a2f96fec562"> 4964</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL           COMP_CSR_COMP2INSEL_Msk                  </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae28ecec4d15464adb9a79a60f21c285b"> 4965</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL_0         (0x1U &lt;&lt; COMP_CSR_COMP2INSEL_Pos)        </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d4c8fa0748a193a5ae3451820d12793"> 4966</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL_1         (0x2U &lt;&lt; COMP_CSR_COMP2INSEL_Pos)        </span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f24c574d20f16dc6b3f183336cfeb4"> 4967</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2INSEL_2         (0x4U &lt;&lt; COMP_CSR_COMP2INSEL_Pos)        </span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define COMP_CSR_WNDWEN_Pos           (23U)                                    </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917b9a9d359303c84e9283ea3bda2500"> 4969</a></span>&#160;<span class="preprocessor">#define COMP_CSR_WNDWEN_Msk           (0x1U &lt;&lt; COMP_CSR_WNDWEN_Pos)            </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5482fc96fe89aee16d2f52baf68f29b"> 4970</a></span>&#160;<span class="preprocessor">#define COMP_CSR_WNDWEN               COMP_CSR_WNDWEN_Msk                      </span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL_Pos      (24U)                                    </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8128175874d301210a6249542ce25436"> 4972</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL_Msk      (0x7U &lt;&lt; COMP_CSR_COMP2OUTSEL_Pos)       </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2750efa772c6b192bb7751152a41ae6d"> 4973</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL          COMP_CSR_COMP2OUTSEL_Msk                 </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9f768efd2f6d78ebab15f9a33fda85"> 4974</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL_0        (0x1U &lt;&lt; COMP_CSR_COMP2OUTSEL_Pos)       </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f28e269d3b365915bcd144bdfa4b79b"> 4975</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL_1        (0x2U &lt;&lt; COMP_CSR_COMP2OUTSEL_Pos)       </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d9f72805cadc86f8f93f0ae71b9b0b"> 4976</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUTSEL_2        (0x4U &lt;&lt; COMP_CSR_COMP2OUTSEL_Pos)       </span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2POL_Pos         (27U)                                    </span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc8c83ebce734d3c897cf3a6e377c6"> 4978</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2POL_Msk         (0x1U &lt;&lt; COMP_CSR_COMP2POL_Pos)          </span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga566719a9b0958ecfd08993cb251ae5c5"> 4979</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2POL             COMP_CSR_COMP2POL_Msk                    </span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2HYST_Pos        (28U)                                    </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a33efcf84c3c184ccf7fcb281b639d"> 4981</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2HYST_Msk        (0x3U &lt;&lt; COMP_CSR_COMP2HYST_Pos)         </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec5ad72b52f0e4e4d84ac355d847f0f"> 4982</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2HYST            COMP_CSR_COMP2HYST_Msk                   </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40bad455f0b6cbcc3d8540013244966"> 4983</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2HYST_0          (0x1U &lt;&lt; COMP_CSR_COMP2HYST_Pos)         </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69191201273a07b71f02148bc9441fc3"> 4984</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2HYST_1          (0x2U &lt;&lt; COMP_CSR_COMP2HYST_Pos)         </span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUT_Pos         (30U)                                    </span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa781578a7ffeca6148bed672ba4021e5"> 4986</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUT_Msk         (0x1U &lt;&lt; COMP_CSR_COMP2OUT_Pos)          </span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7cb04028099b6ee912472dc94415d00"> 4987</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2OUT             COMP_CSR_COMP2OUT_Msk                    </span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LOCK_Pos        (31U)                                    </span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8eb2e2961fcd0607f25316f42ff58d"> 4989</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LOCK_Msk        (0x1U &lt;&lt; COMP_CSR_COMP2LOCK_Pos)         </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1334c5917d1da9f71ef8363a150fdb2b"> 4990</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMP2LOCK            COMP_CSR_COMP2LOCK_Msk                   </span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor"></span><span class="comment">/* COMPx bits definition */</span><span class="preprocessor"></span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN_Pos          (0U)                                     </span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1766e18204b05be114cccaa3e8a137a"> 4993</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN_Msk          (0x1U &lt;&lt; COMP_CSR_COMPxEN_Pos)           </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56475caab652fe73308671a6a77be093"> 4994</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxEN              COMP_CSR_COMPxEN_Msk                     </span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxMODE_Pos        (2U)                                     </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ccbc17ce94657c401e3d9c6f41c8cbc"> 4996</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxMODE_Msk        (0x3U &lt;&lt; COMP_CSR_COMPxMODE_Pos)         </span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca9152e9cb276277b3fc73d5512b071"> 4997</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxMODE            COMP_CSR_COMPxMODE_Msk                   </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408bf1a7e65080487900f47527efd"> 4998</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxMODE_0          (0x1U &lt;&lt; COMP_CSR_COMPxMODE_Pos)         </span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaafa3a75e239f9705edc5b3149d9316e"> 4999</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxMODE_1          (0x2U &lt;&lt; COMP_CSR_COMPxMODE_Pos)         </span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_Pos       (4U)                                     </span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3072f41304221d71ec7298226351c5d5"> 5001</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_Msk       (0x7U &lt;&lt; COMP_CSR_COMPxINSEL_Pos)        </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5677bac995118577541d2dffb27e9394"> 5002</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL           COMP_CSR_COMPxINSEL_Msk                  </span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc530e69bacce1456936eaaf5f4e594b"> 5003</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_0         (0x1U &lt;&lt; COMP_CSR_COMPxINSEL_Pos)        </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586e48bf5545849689c3ff26a2f0a86e"> 5004</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_1         (0x2U &lt;&lt; COMP_CSR_COMPxINSEL_Pos)        </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949a4d6495f17673ea30fdb264a1681a"> 5005</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxINSEL_2         (0x4U &lt;&lt; COMP_CSR_COMPxINSEL_Pos)        </span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_Pos      (8U)                                     </span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c1d2444e007c3b77678384ab97e0ae"> 5007</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_Msk      (0x7U &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)       </span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0616cef280e58d33ca06ff51a09ed71a"> 5008</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL          COMP_CSR_COMPxOUTSEL_Msk                 </span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd4d92cc58c4012080d53e9ca89a8b1"> 5009</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_0        (0x1U &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)       </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f758a713daa97c360170ebd6fe4a279"> 5010</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_1        (0x2U &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)       </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46660410b9fb7f55ece6777572f49877"> 5011</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUTSEL_2        (0x4U &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)       </span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOL_Pos         (11U)                                    </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fa23d19bb9063f29a23a080c8e3761e"> 5013</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOL_Msk         (0x1U &lt;&lt; COMP_CSR_COMPxPOL_Pos)          </span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2a5e0838dcc6f9148abb79dfa05cb9"> 5014</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxPOL             COMP_CSR_COMPxPOL_Msk                    </span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxHYST_Pos        (12U)                                    </span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0760f877696db5faff6bbd92e8f0c46b"> 5016</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxHYST_Msk        (0x3U &lt;&lt; COMP_CSR_COMPxHYST_Pos)         </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e99d36b7a9e9b66c473200f490ad9e1"> 5017</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxHYST            COMP_CSR_COMPxHYST_Msk                   </span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b71681f33460c1964b1b123a49f67a"> 5018</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxHYST_0          (0x1U &lt;&lt; COMP_CSR_COMPxHYST_Pos)         </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3930e6fb36896287c713b6846b45425b"> 5019</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxHYST_1          (0x2U &lt;&lt; COMP_CSR_COMPxHYST_Pos)         </span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUT_Pos         (14U)                                    </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958c0ec7b4d900f6764e3e0566e7a1d4"> 5021</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUT_Msk         (0x1U &lt;&lt; COMP_CSR_COMPxOUT_Pos)          </span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a9869e3b9befff9c2ea84285fffd0b9"> 5022</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxOUT             COMP_CSR_COMPxOUT_Msk                    </span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK_Pos        (15U)                                    </span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7817389c43def112ee7278a130ee1a"> 5024</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK_Msk        (0x1U &lt;&lt; COMP_CSR_COMPxLOCK_Pos)         </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1"> 5025</a></span>&#160;<span class="preprocessor">#define COMP_CSR_COMPxLOCK            COMP_CSR_COMPxLOCK_Msk                   </span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;</div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="comment">* @brief Specific device feature definitions (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="comment">/* Support of Programmable Polynomial size and value feature */</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define CRC_PROG_POLYNOMIAL_SUPPORT</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;</div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos            (0U)                                          </span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 5042</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos)                </span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 5043</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                 </span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 5046</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR              ((uint8_t)0xFFU)                              </span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)                                          </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 5050</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1U &lt;&lt; CRC_CR_RESET_Pos)                    </span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 5051</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                              </span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_Pos      (3U)                                          </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857"> 5053</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_Msk      (0x3U &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 5054</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           </span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce"> 5055</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_0        (0x1U &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 5056</a></span>&#160;<span class="preprocessor">#define CRC_CR_POLYSIZE_1        (0x2U &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)                                          </span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 5058</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 5059</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             </span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 5060</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 5061</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)                                          </span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959"> 5063</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1U &lt;&lt; CRC_CR_REV_OUT_Pos)                  </span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 5064</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            </span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)                                          </span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 5068</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFU &lt;&lt; CRC_INIT_INIT_Pos)            </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 5069</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             </span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define CRC_POL_POL_Pos          (0U)                                          </span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c"> 5073</a></span>&#160;<span class="preprocessor">#define CRC_POL_POL_Msk          (0xFFFFFFFFU &lt;&lt; CRC_POL_POL_Pos)              </span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 5074</a></span>&#160;<span class="preprocessor">#define CRC_POL_POL              CRC_POL_POL_Msk                               </span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="comment">/*                          CRS Clock Recovery System                         */</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">/*******************  Bit definition for CRS_CR register  *********************/</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define CRS_CR_SYNCOKIE_Pos       (0U)                                         </span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6687d2235aee6208ee83ec71f1bdf30"> 5083</a></span>&#160;<span class="preprocessor">#define CRS_CR_SYNCOKIE_Msk       (0x1U &lt;&lt; CRS_CR_SYNCOKIE_Pos)                </span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define CRS_CR_SYNCOKIE           CRS_CR_SYNCOKIE_Msk                          </span><span class="comment">/* SYNC event OK interrupt enable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define CRS_CR_SYNCWARNIE_Pos     (1U)                                         </span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab86637ea9a46d23663912bc2e71283"> 5086</a></span>&#160;<span class="preprocessor">#define CRS_CR_SYNCWARNIE_Msk     (0x1U &lt;&lt; CRS_CR_SYNCWARNIE_Pos)              </span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define CRS_CR_SYNCWARNIE         CRS_CR_SYNCWARNIE_Msk                        </span><span class="comment">/* SYNC warning interrupt enable         */</span><span class="preprocessor"></span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define CRS_CR_ERRIE_Pos          (2U)                                         </span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3643f34d2c8309aa12a16eb328eacf8"> 5089</a></span>&#160;<span class="preprocessor">#define CRS_CR_ERRIE_Msk          (0x1U &lt;&lt; CRS_CR_ERRIE_Pos)                   </span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define CRS_CR_ERRIE              CRS_CR_ERRIE_Msk                             </span><span class="comment">/* SYNC error interrupt enable           */</span><span class="preprocessor"></span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define CRS_CR_ESYNCIE_Pos        (3U)                                         </span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7020a241ff6a9373ce1ac6659d3e51f"> 5092</a></span>&#160;<span class="preprocessor">#define CRS_CR_ESYNCIE_Msk        (0x1U &lt;&lt; CRS_CR_ESYNCIE_Pos)                 </span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define CRS_CR_ESYNCIE            CRS_CR_ESYNCIE_Msk                           </span><span class="comment">/* Expected SYNC(ESYNCF) interrupt Enable*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define CRS_CR_CEN_Pos            (5U)                                         </span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f433acb2c50755b1d533a1d0f931f1"> 5095</a></span>&#160;<span class="preprocessor">#define CRS_CR_CEN_Msk            (0x1U &lt;&lt; CRS_CR_CEN_Pos)                     </span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define CRS_CR_CEN                CRS_CR_CEN_Msk                               </span><span class="comment">/* Frequency error counter enable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Pos     (6U)                                         </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd1304e43307ea1f0340ad3a48ab18d"> 5098</a></span>&#160;<span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Msk     (0x1U &lt;&lt; CRS_CR_AUTOTRIMEN_Pos)              </span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define CRS_CR_AUTOTRIMEN         CRS_CR_AUTOTRIMEN_Msk                        </span><span class="comment">/* Automatic trimming enable             */</span><span class="preprocessor"></span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define CRS_CR_SWSYNC_Pos         (7U)                                         </span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a66457a1fdc77dd7839847ed240edd"> 5101</a></span>&#160;<span class="preprocessor">#define CRS_CR_SWSYNC_Msk         (0x1U &lt;&lt; CRS_CR_SWSYNC_Pos)                  </span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define CRS_CR_SWSYNC             CRS_CR_SWSYNC_Msk                            </span><span class="comment">/* A Software SYNC event is generated    */</span><span class="preprocessor"></span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define CRS_CR_TRIM_Pos           (8U)                                         </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d20d27668870ca66125aa3de5b18dfb"> 5104</a></span>&#160;<span class="preprocessor">#define CRS_CR_TRIM_Msk           (0x3FU &lt;&lt; CRS_CR_TRIM_Pos)                   </span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define CRS_CR_TRIM               CRS_CR_TRIM_Msk                              </span><span class="comment">/* HSI48 oscillator smooth trimming      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;</div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="comment">/*******************  Bit definition for CRS_CFGR register  *********************/</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define CRS_CFGR_RELOAD_Pos       (0U)                                         </span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c32c7f8486233dce5d3822e151a0735"> 5109</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_RELOAD_Msk       (0xFFFFU &lt;&lt; CRS_CFGR_RELOAD_Pos)             </span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define CRS_CFGR_RELOAD           CRS_CFGR_RELOAD_Msk                          </span><span class="comment">/* Counter reload value               */</span><span class="preprocessor"></span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define CRS_CFGR_FELIM_Pos        (16U)                                        </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e52d17a9bd1633cb72269a9a76f1d9"> 5112</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_FELIM_Msk        (0xFFU &lt;&lt; CRS_CFGR_FELIM_Pos)                </span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define CRS_CFGR_FELIM            CRS_CFGR_FELIM_Msk                           </span><span class="comment">/* Frequency error limit              */</span><span class="preprocessor"></span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;</div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_Pos      (24U)                                        </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3eb9195dc02a8cfbeb1d7ea2e09e8d9"> 5116</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_Msk      (0x7U &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV          CRS_CFGR_SYNCDIV_Msk                         </span><span class="comment">/* SYNC divider                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de"> 5118</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_0        (0x1U &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54"> 5119</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_1        (0x2U &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42"> 5120</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCDIV_2        (0x4U &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC_Pos      (28U)                                        </span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3dabb857d6e68374c542d1d2abe7ba6"> 5123</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC_Msk      (0x3U &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC          CRS_CFGR_SYNCSRC_Msk                         </span><span class="comment">/* SYNC signal source selection       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cd0182bf6bbb7088991ff04c612e20"> 5125</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC_0        (0x1U &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d2f4200ea8754386aab5947b40721d"> 5126</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCSRC_1        (0x2U &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCPOL_Pos      (31U)                                        </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga669fff4b2146c481e612c641f9b7d157"> 5129</a></span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCPOL_Msk      (0x1U &lt;&lt; CRS_CFGR_SYNCPOL_Pos)               </span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define CRS_CFGR_SYNCPOL          CRS_CFGR_SYNCPOL_Msk                         </span><span class="comment">/* SYNC polarity selection            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;  </div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="comment">/*******************  Bit definition for CRS_ISR register  *********************/</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCOKF_Pos       (0U)                                         </span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1700d1d21e42d6e2c1ccebaaa532fd4"> 5134</a></span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCOKF_Msk       (0x1U &lt;&lt; CRS_ISR_SYNCOKF_Pos)                </span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCOKF           CRS_ISR_SYNCOKF_Msk                          </span><span class="comment">/* SYNC event OK flag             */</span><span class="preprocessor"></span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCWARNF_Pos     (1U)                                         </span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5bab4a943dd56436fa284f16eae065"> 5137</a></span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCWARNF_Msk     (0x1U &lt;&lt; CRS_ISR_SYNCWARNF_Pos)              </span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCWARNF         CRS_ISR_SYNCWARNF_Msk                        </span><span class="comment">/* SYNC warning                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define CRS_ISR_ERRF_Pos          (2U)                                         </span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaa9ecbd7d32798d79ec221f7d434b2f"> 5140</a></span>&#160;<span class="preprocessor">#define CRS_ISR_ERRF_Msk          (0x1U &lt;&lt; CRS_ISR_ERRF_Pos)                   </span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define CRS_ISR_ERRF              CRS_ISR_ERRF_Msk                             </span><span class="comment">/* SYNC error flag                */</span><span class="preprocessor"></span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define CRS_ISR_ESYNCF_Pos        (3U)                                         </span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac003c4f10cbcb01a21b5b74d2a0a2747"> 5143</a></span>&#160;<span class="preprocessor">#define CRS_ISR_ESYNCF_Msk        (0x1U &lt;&lt; CRS_ISR_ESYNCF_Pos)                 </span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define CRS_ISR_ESYNCF            CRS_ISR_ESYNCF_Msk                           </span><span class="comment">/* Expected SYNC flag             */</span><span class="preprocessor"></span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCERR_Pos       (8U)                                         </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc683b5b8bbad43929bea1de7cf5e2de"> 5146</a></span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCERR_Msk       (0x1U &lt;&lt; CRS_ISR_SYNCERR_Pos)                </span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCERR           CRS_ISR_SYNCERR_Msk                          </span><span class="comment">/* SYNC error                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCMISS_Pos      (9U)                                         </span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab843d7aa1168df9df83d1c2ec43ada98"> 5149</a></span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCMISS_Msk      (0x1U &lt;&lt; CRS_ISR_SYNCMISS_Pos)               </span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define CRS_ISR_SYNCMISS          CRS_ISR_SYNCMISS_Msk                         </span><span class="comment">/* SYNC missed                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define CRS_ISR_TRIMOVF_Pos       (10U)                                        </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bf95f5466540ed9b60bb2673bbfd98"> 5152</a></span>&#160;<span class="preprocessor">#define CRS_ISR_TRIMOVF_Msk       (0x1U &lt;&lt; CRS_ISR_TRIMOVF_Pos)                </span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define CRS_ISR_TRIMOVF           CRS_ISR_TRIMOVF_Msk                          </span><span class="comment">/* Trimming overflow or underflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define CRS_ISR_FEDIR_Pos         (15U)                                        </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98392380324f255298ef5a0a37ddde80"> 5155</a></span>&#160;<span class="preprocessor">#define CRS_ISR_FEDIR_Msk         (0x1U &lt;&lt; CRS_ISR_FEDIR_Pos)                  </span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define CRS_ISR_FEDIR             CRS_ISR_FEDIR_Msk                            </span><span class="comment">/* Frequency error direction      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define CRS_ISR_FECAP_Pos         (16U)                                        </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbafe96eb97cd10ee5df017a3958b73"> 5158</a></span>&#160;<span class="preprocessor">#define CRS_ISR_FECAP_Msk         (0xFFFFU &lt;&lt; CRS_ISR_FECAP_Pos)               </span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define CRS_ISR_FECAP             CRS_ISR_FECAP_Msk                            </span><span class="comment">/* Frequency error capture        */</span><span class="preprocessor"></span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="comment">/*******************  Bit definition for CRS_ICR register  *********************/</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCOKC_Pos       (0U)                                         </span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53745cc683c8b0e1e296e0eb5629a0ff"> 5163</a></span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCOKC_Msk       (0x1U &lt;&lt; CRS_ICR_SYNCOKC_Pos)                </span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCOKC           CRS_ICR_SYNCOKC_Msk                          </span><span class="comment">/* SYNC event OK clear flag     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCWARNC_Pos     (1U)                                         </span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb26aae877992c6c09ead21145fd08d5"> 5166</a></span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCWARNC_Msk     (0x1U &lt;&lt; CRS_ICR_SYNCWARNC_Pos)              </span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define CRS_ICR_SYNCWARNC         CRS_ICR_SYNCWARNC_Msk                        </span><span class="comment">/* SYNC warning clear flag      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define CRS_ICR_ERRC_Pos          (2U)                                         </span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4def6621c455b0a5b3353cd4e3af021"> 5169</a></span>&#160;<span class="preprocessor">#define CRS_ICR_ERRC_Msk          (0x1U &lt;&lt; CRS_ICR_ERRC_Pos)                   </span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define CRS_ICR_ERRC              CRS_ICR_ERRC_Msk                             </span><span class="comment">/* Error clear flag        */</span><span class="preprocessor"></span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define CRS_ICR_ESYNCC_Pos        (3U)                                         </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddcb111c81613365f15ba3fb1974d2c5"> 5172</a></span>&#160;<span class="preprocessor">#define CRS_ICR_ESYNCC_Msk        (0x1U &lt;&lt; CRS_ICR_ESYNCC_Pos)                 </span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define CRS_ICR_ESYNCC            CRS_ICR_ESYNCC_Msk                           </span><span class="comment">/* Expected SYNC clear flag     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment">/*                 Digital to Analog Converter (DAC)                          */</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88aaf7e89ddcd648227fd514315c9838"> 5184</a></span>&#160;<span class="preprocessor">#define DAC_CHANNEL2_SUPPORT                       </span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)                                       </span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 5188</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1U &lt;&lt; DAC_CR_EN1_Pos)                   </span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 5189</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Pos            (1U)                                       </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 5191</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Msk            (0x1U &lt;&lt; DAC_CR_BOFF1_Pos)                 </span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 5192</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           </span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Pos             (2U)                                       </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 5194</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1U &lt;&lt; DAC_CR_TEN1_Pos)                  </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 5195</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Pos            (3U)                                       </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 5198</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0x7U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 5199</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 5200</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 5201</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 5202</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4U &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)                                       </span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 5205</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 5206</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 5207</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 5208</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2U &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)                                       </span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 5211</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFU &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 5212</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 5213</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 5214</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 5215</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 5216</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8U &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)                                      </span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 5219</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1U &lt;&lt; DAC_CR_DMAEN1_Pos)                </span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 5220</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)                                      </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 5222</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1U &lt;&lt; DAC_CR_DMAUDRIE1_Pos)             </span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 5223</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Pos              (16U)                                      </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 5226</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Msk              (0x1U &lt;&lt; DAC_CR_EN2_Pos)                   </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 5227</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             </span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Pos            (17U)                                      </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3"> 5229</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Msk            (0x1U &lt;&lt; DAC_CR_BOFF2_Pos)                 </span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 5230</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           </span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Pos             (18U)                                      </span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 5232</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Msk             (0x1U &lt;&lt; DAC_CR_TEN2_Pos)                  </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 5233</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            </span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Pos            (19U)                                      </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 5236</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Msk            (0x7U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 5237</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 5238</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_0              (0x1U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 5239</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_1              (0x2U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 5240</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_2              (0x4U &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Pos            (22U)                                      </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 5243</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Msk            (0x3U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 5244</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 5245</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 5246</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2U &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)                                      </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 5249</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFU &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 5250</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 5251</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 5252</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 5253</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 5254</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8U &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)                                      </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 5257</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1U &lt;&lt; DAC_CR_DMAEN2_Pos)                </span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 5258</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)                                      </span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 5260</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1U &lt;&lt; DAC_CR_DMAUDRIE2_Pos)             </span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 5261</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)                                       </span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 5265</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)          </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 5266</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)                                       </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 5268</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)          </span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 5269</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 5273</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)       </span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 5274</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 5278</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)       </span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 5279</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 5283</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)         </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 5284</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 5288</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)       </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 5289</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 5293</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)       </span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 5294</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 5298</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)         </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 5299</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)                                       </span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 5303</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)       </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 5304</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)                                      </span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 5306</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)       </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 5307</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)                                       </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 5311</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)       </span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 5312</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)                                      </span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 5314</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFU &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)       </span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 5315</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)                                       </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 5319</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)         </span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 5320</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)                                       </span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 5322</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFU &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)         </span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 5323</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)                                       </span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 5327</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFU &lt;&lt; DAC_DOR1_DACC1DOR_Pos)          </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 5328</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)                                       </span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 5332</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFU &lt;&lt; DAC_DOR2_DACC2DOR_Pos)          </span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 5333</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)                                      </span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 5337</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1U &lt;&lt; DAC_SR_DMAUDR1_Pos)               </span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 5338</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)                                      </span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 5340</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1U &lt;&lt; DAC_SR_DMAUDR2_Pos)               </span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 5341</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="comment">/*                           Debug MCU (DBGMCU)                               */</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)                      </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 5351</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 5352</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk  </span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)                     </span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 5355</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 5356</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk  </span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 5357</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_0                       (0x0001U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 5358</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_1                       (0x0002U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 5359</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_2                       (0x0004U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 5360</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_3                       (0x0008U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 5361</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_4                       (0x0010U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 5362</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_5                       (0x0020U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 5363</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_6                       (0x0040U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 5364</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_7                       (0x0080U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 5365</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_8                       (0x0100U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 5366</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_9                       (0x0200U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7"> 5367</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_10                      (0x0400U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 5368</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_11                      (0x0800U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91"> 5369</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_12                      (0x1000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac"> 5370</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_13                      (0x2000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607"> 5371</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_14                      (0x4000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 5372</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_15                      (0x8000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                       (1U)                      </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 5376</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                       (0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 5377</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk    </span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)                      </span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 5379</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 5380</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk </span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)                      </span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be"> 5384</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef"> 5385</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk </span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)                      </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8"> 5387</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec"> 5388</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos             (4U)                      </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1"> 5390</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) </span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7"> 5391</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP                 DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk </span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos             (5U)                      </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd"> 5393</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) </span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b"> 5394</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP                 DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk </span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos            (8U)                      </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeec836ee0ced45ad06aa4b025f13987e"> 5396</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) </span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871"> 5397</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP                DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk </span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)                     </span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 5399</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d"> 5400</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)                     </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 5402</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88"> 5403</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)                     </span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 5405</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 5406</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)                     </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604"> 5408</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e"> 5409</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos              (25U)                     </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da45df59266dab903f6c4d3e21b1bed"> 5411</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk              (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos) </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028ab68c446cc0573d7428cd486f3128"> 5412</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN_STOP                  DBGMCU_APB1_FZ_DBG_CAN_STOP_Msk </span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (11U)                     </span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169"> 5416</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) </span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e"> 5417</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk </span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos            (16U)                     </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc1d7473ca57ed9a838f9ba5e631ead"> 5419</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos) </span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2c98b99d85fbfdf94b9d81a1e408de"> 5420</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM15_STOP                DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk </span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos            (17U)                     </span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46191a9439df1148711e1621967e1e99"> 5422</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos) </span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d13128d2d698508c1b5f1a4d1fa48c"> 5423</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP                DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk </span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos            (18U)                     </span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e208179baf503990210bf56a4abb38"> 5425</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos) </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e155f1b61cdbe5d873eb00ecbe3265"> 5426</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP                DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk </span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="comment">/*                           DMA Controller (DMA)                             */</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)                                            </span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 5435</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1U &lt;&lt; DMA_ISR_GIF1_Pos)                      </span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 5436</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)                                            </span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 5438</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF1_Pos)                     </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 5439</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)                                            </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 5441</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF1_Pos)                     </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 5442</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)                                            </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 5444</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF1_Pos)                     </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 5445</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)                                            </span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 5447</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1U &lt;&lt; DMA_ISR_GIF2_Pos)                      </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 5448</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)                                            </span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 5450</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF2_Pos)                     </span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 5451</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)                                            </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 5453</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF2_Pos)                     </span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 5454</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)                                            </span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 5456</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF2_Pos)                     </span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 5457</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)                                            </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 5459</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1U &lt;&lt; DMA_ISR_GIF3_Pos)                      </span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 5460</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)                                            </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 5462</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF3_Pos)                     </span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 5463</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)                                           </span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 5465</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF3_Pos)                     </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 5466</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)                                           </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 5468</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF3_Pos)                     </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 5469</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)                                           </span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 5471</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1U &lt;&lt; DMA_ISR_GIF4_Pos)                      </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 5472</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)                                           </span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 5474</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF4_Pos)                     </span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 5475</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)                                           </span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 5477</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF4_Pos)                     </span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 5478</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)                                           </span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 5480</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF4_Pos)                     </span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 5481</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)                                           </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 5483</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1U &lt;&lt; DMA_ISR_GIF5_Pos)                      </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 5484</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)                                           </span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 5486</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF5_Pos)                     </span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 5487</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)                                           </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 5489</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF5_Pos)                     </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 5490</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)                                           </span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 5492</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF5_Pos)                     </span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 5493</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)                                           </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 5495</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1U &lt;&lt; DMA_ISR_GIF6_Pos)                      </span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 5496</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)                                           </span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 5498</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF6_Pos)                     </span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 5499</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)                                           </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 5501</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF6_Pos)                     </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 5502</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)                                           </span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 5504</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF6_Pos)                     </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 5505</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Pos       (24U)                                           </span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 5507</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Msk       (0x1U &lt;&lt; DMA_ISR_GIF7_Pos)                      </span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 5508</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                </span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Pos      (25U)                                           </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 5510</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF7_Pos)                     </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 5511</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               </span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Pos      (26U)                                           </span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 5513</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF7_Pos)                     </span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 5514</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               </span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Pos      (27U)                                           </span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 5516</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF7_Pos)                     </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 5517</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               </span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)                                            </span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 5521</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF1_Pos)                    </span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 5522</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)                                            </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 5524</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF1_Pos)                   </span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 5525</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)                                            </span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 5527</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF1_Pos)                   </span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 5528</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)                                            </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 5530</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF1_Pos)                   </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 5531</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)                                            </span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 5533</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF2_Pos)                    </span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 5534</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)                                            </span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 5536</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF2_Pos)                   </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 5537</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)                                            </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 5539</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF2_Pos)                   </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 5540</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)                                            </span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 5542</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF2_Pos)                   </span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 5543</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)                                            </span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 5545</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF3_Pos)                    </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 5546</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)                                            </span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 5548</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF3_Pos)                   </span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 5549</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)                                           </span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 5551</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF3_Pos)                   </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 5552</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)                                           </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 5554</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF3_Pos)                   </span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 5555</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)                                           </span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 5557</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF4_Pos)                    </span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 5558</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)                                           </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 5560</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF4_Pos)                   </span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 5561</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)                                           </span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 5563</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF4_Pos)                   </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 5564</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)                                           </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 5566</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF4_Pos)                   </span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 5567</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)                                           </span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 5569</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF5_Pos)                    </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 5570</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)                                           </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 5572</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF5_Pos)                   </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 5573</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)                                           </span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 5575</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF5_Pos)                   </span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 5576</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)                                           </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 5578</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF5_Pos)                   </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 5579</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Pos     (20U)                                           </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 5581</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF6_Pos)                    </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 5582</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              </span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos    (21U)                                           </span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 5584</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF6_Pos)                   </span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 5585</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             </span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos    (22U)                                           </span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 5587</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF6_Pos)                   </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 5588</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             </span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos    (23U)                                           </span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 5590</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF6_Pos)                   </span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 5591</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             </span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Pos     (24U)                                           </span></div><div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 5593</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF7_Pos)                    </span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 5594</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              </span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos    (25U)                                           </span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc"> 5596</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF7_Pos)                   </span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 5597</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             </span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos    (26U)                                           </span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 5599</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF7_Pos)                   </span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 5600</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             </span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos    (27U)                                           </span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 5602</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF7_Pos)                   </span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 5603</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             </span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)                                            </span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 5607</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1U &lt;&lt; DMA_CCR_EN_Pos)                        </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 5608</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)                                            </span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 5610</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1U &lt;&lt; DMA_CCR_TCIE_Pos)                      </span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 5611</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)                                            </span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 5613</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1U &lt;&lt; DMA_CCR_HTIE_Pos)                      </span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 5614</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)                                            </span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 5616</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1U &lt;&lt; DMA_CCR_TEIE_Pos)                      </span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 5617</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)                                            </span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 5619</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1U &lt;&lt; DMA_CCR_DIR_Pos)                       </span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 5620</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)                                            </span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 5622</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1U &lt;&lt; DMA_CCR_CIRC_Pos)                      </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 5623</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)                                            </span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 5625</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1U &lt;&lt; DMA_CCR_PINC_Pos)                      </span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 5626</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)                                            </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 5628</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1U &lt;&lt; DMA_CCR_MINC_Pos)                      </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 5629</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)                                            </span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 5632</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 5633</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 5634</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 5635</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)                                           </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 5638</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 5639</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 5640</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 5641</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)                                           </span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 5644</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 5645</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 5646</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_0           (0x1U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 5647</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_1           (0x2U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)                                           </span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 5650</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1U &lt;&lt; DMA_CCR_MEM2MEM_Pos)                   </span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 5651</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)                                            </span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 5655</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0xFFFFU &lt;&lt; DMA_CNDTR_NDT_Pos)                  </span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 5656</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)                                            </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 5660</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFU &lt;&lt; DMA_CPAR_PA_Pos)                </span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 5661</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)                                            </span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 5665</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFU &lt;&lt; DMA_CMAR_MA_Pos)                </span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 5666</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="comment">/*                 External Interrupt/Event Controller (EXTI)                 */</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos          (0U)                                         </span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 5675</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk          (0x1U &lt;&lt; EXTI_IMR_MR0_Pos)                   </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 5676</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             </span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos          (1U)                                         </span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 5678</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk          (0x1U &lt;&lt; EXTI_IMR_MR1_Pos)                   </span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 5679</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             </span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos          (2U)                                         </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 5681</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk          (0x1U &lt;&lt; EXTI_IMR_MR2_Pos)                   </span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 5682</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             </span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos          (3U)                                         </span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 5684</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk          (0x1U &lt;&lt; EXTI_IMR_MR3_Pos)                   </span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 5685</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             </span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos          (4U)                                         </span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 5687</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk          (0x1U &lt;&lt; EXTI_IMR_MR4_Pos)                   </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 5688</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             </span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos          (5U)                                         </span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 5690</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk          (0x1U &lt;&lt; EXTI_IMR_MR5_Pos)                   </span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 5691</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             </span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos          (6U)                                         </span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 5693</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk          (0x1U &lt;&lt; EXTI_IMR_MR6_Pos)                   </span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 5694</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             </span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos          (7U)                                         </span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 5696</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk          (0x1U &lt;&lt; EXTI_IMR_MR7_Pos)                   </span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 5697</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             </span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos          (8U)                                         </span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 5699</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk          (0x1U &lt;&lt; EXTI_IMR_MR8_Pos)                   </span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 5700</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             </span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos          (9U)                                         </span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 5702</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk          (0x1U &lt;&lt; EXTI_IMR_MR9_Pos)                   </span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 5703</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             </span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos         (10U)                                        </span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 5705</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk         (0x1U &lt;&lt; EXTI_IMR_MR10_Pos)                  </span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 5706</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            </span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos         (11U)                                        </span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 5708</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk         (0x1U &lt;&lt; EXTI_IMR_MR11_Pos)                  </span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 5709</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            </span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos         (12U)                                        </span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 5711</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk         (0x1U &lt;&lt; EXTI_IMR_MR12_Pos)                  </span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 5712</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            </span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos         (13U)                                        </span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 5714</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk         (0x1U &lt;&lt; EXTI_IMR_MR13_Pos)                  </span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 5715</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            </span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos         (14U)                                        </span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 5717</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk         (0x1U &lt;&lt; EXTI_IMR_MR14_Pos)                  </span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 5718</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            </span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos         (15U)                                        </span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 5720</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk         (0x1U &lt;&lt; EXTI_IMR_MR15_Pos)                  </span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 5721</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            </span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Pos         (16U)                                        </span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 5723</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Msk         (0x1U &lt;&lt; EXTI_IMR_MR16_Pos)                  </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 5724</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16             EXTI_IMR_MR16_Msk                            </span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos         (17U)                                        </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 5726</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk         (0x1U &lt;&lt; EXTI_IMR_MR17_Pos)                  </span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 5727</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            </span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Pos         (18U)                                        </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 5729</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Msk         (0x1U &lt;&lt; EXTI_IMR_MR18_Pos)                  </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 5730</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            </span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Pos         (19U)                                        </span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 5732</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Msk         (0x1U &lt;&lt; EXTI_IMR_MR19_Pos)                  </span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 5733</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            </span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Pos         (20U)                                        </span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd"> 5735</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Msk         (0x1U &lt;&lt; EXTI_IMR_MR20_Pos)                  </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 5736</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20             EXTI_IMR_MR20_Msk                            </span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21_Pos         (21U)                                        </span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf"> 5738</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21_Msk         (0x1U &lt;&lt; EXTI_IMR_MR21_Pos)                  </span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 5739</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21             EXTI_IMR_MR21_Msk                            </span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Pos         (22U)                                        </span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6"> 5741</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Msk         (0x1U &lt;&lt; EXTI_IMR_MR22_Pos)                  </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 5742</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22             EXTI_IMR_MR22_Msk                            </span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Pos         (23U)                                        </span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5"> 5744</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Msk         (0x1U &lt;&lt; EXTI_IMR_MR23_Pos)                  </span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 5745</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23             EXTI_IMR_MR23_Msk                            </span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR25_Pos         (25U)                                        </span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c1f4be0c124fb10c700364d290f934"> 5747</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR25_Msk         (0x1U &lt;&lt; EXTI_IMR_MR25_Pos)                  </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6a806640f6f51fdb6d63e370ff7957"> 5748</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR25             EXTI_IMR_MR25_Msk                            </span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR26_Pos         (26U)                                        </span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7def35521fd50a8edacb28cbe8b764de"> 5750</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR26_Msk         (0x1U &lt;&lt; EXTI_IMR_MR26_Pos)                  </span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cf7d41188cf9d836bf1a09775a5845"> 5751</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR26             EXTI_IMR_MR26_Msk                            </span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR27_Pos         (27U)                                        </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693bca794eaa85a073930f61986d5f8a"> 5753</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR27_Msk         (0x1U &lt;&lt; EXTI_IMR_MR27_Pos)                  </span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4902fcae4697fbdd00f7b1a8943f0a"> 5754</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR27             EXTI_IMR_MR27_Msk                            </span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR31_Pos         (31U)                                        </span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf74d8b78108649ae8798e38265edc1"> 5756</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR31_Msk         (0x1U &lt;&lt; EXTI_IMR_MR31_Pos)                  </span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c97e5864aaff7a055e8fa7821eca4a"> 5757</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR31             EXTI_IMR_MR31_Msk                            </span></div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0 EXTI_IMR_MR0</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1 EXTI_IMR_MR1</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2 EXTI_IMR_MR2</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3 EXTI_IMR_MR3</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4 EXTI_IMR_MR4</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5 EXTI_IMR_MR5</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6 EXTI_IMR_MR6</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7 EXTI_IMR_MR7</span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8 EXTI_IMR_MR8</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9 EXTI_IMR_MR9</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10 EXTI_IMR_MR10</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11 EXTI_IMR_MR11</span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12 EXTI_IMR_MR12</span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13 EXTI_IMR_MR13</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14 EXTI_IMR_MR14</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15 EXTI_IMR_MR15</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM16 EXTI_IMR_MR16</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17 EXTI_IMR_MR17</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18 EXTI_IMR_MR18</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM19 EXTI_IMR_MR19</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM20 EXTI_IMR_MR20</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM21 EXTI_IMR_MR21</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM22 EXTI_IMR_MR22</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM23 EXTI_IMR_MR23</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM25 EXTI_IMR_MR25</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM26 EXTI_IMR_MR26</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM27 EXTI_IMR_MR27</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM31 EXTI_IMR_MR31</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Pos           (0U)                                         </span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 5790</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Msk           (0x8EFFFFFFU &lt;&lt; EXTI_IMR_IM_Pos)             </span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 5791</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              </span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_EMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos          (0U)                                         </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 5796</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk          (0x1U &lt;&lt; EXTI_EMR_MR0_Pos)                   </span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 5797</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             </span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos          (1U)                                         </span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 5799</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk          (0x1U &lt;&lt; EXTI_EMR_MR1_Pos)                   </span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 5800</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             </span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos          (2U)                                         </span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 5802</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk          (0x1U &lt;&lt; EXTI_EMR_MR2_Pos)                   </span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 5803</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             </span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos          (3U)                                         </span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 5805</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk          (0x1U &lt;&lt; EXTI_EMR_MR3_Pos)                   </span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 5806</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             </span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos          (4U)                                         </span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 5808</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk          (0x1U &lt;&lt; EXTI_EMR_MR4_Pos)                   </span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 5809</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             </span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos          (5U)                                         </span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 5811</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk          (0x1U &lt;&lt; EXTI_EMR_MR5_Pos)                   </span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 5812</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             </span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos          (6U)                                         </span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 5814</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk          (0x1U &lt;&lt; EXTI_EMR_MR6_Pos)                   </span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 5815</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             </span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos          (7U)                                         </span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 5817</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk          (0x1U &lt;&lt; EXTI_EMR_MR7_Pos)                   </span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 5818</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             </span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos          (8U)                                         </span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 5820</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk          (0x1U &lt;&lt; EXTI_EMR_MR8_Pos)                   </span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 5821</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             </span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos          (9U)                                         </span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 5823</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk          (0x1U &lt;&lt; EXTI_EMR_MR9_Pos)                   </span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 5824</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             </span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos         (10U)                                        </span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 5826</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk         (0x1U &lt;&lt; EXTI_EMR_MR10_Pos)                  </span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 5827</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            </span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos         (11U)                                        </span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 5829</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk         (0x1U &lt;&lt; EXTI_EMR_MR11_Pos)                  </span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 5830</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            </span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos         (12U)                                        </span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 5832</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk         (0x1U &lt;&lt; EXTI_EMR_MR12_Pos)                  </span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 5833</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            </span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos         (13U)                                        </span></div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 5835</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk         (0x1U &lt;&lt; EXTI_EMR_MR13_Pos)                  </span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 5836</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            </span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos         (14U)                                        </span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 5838</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk         (0x1U &lt;&lt; EXTI_EMR_MR14_Pos)                  </span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 5839</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            </span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos         (15U)                                        </span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 5841</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk         (0x1U &lt;&lt; EXTI_EMR_MR15_Pos)                  </span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 5842</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            </span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Pos         (16U)                                        </span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 5844</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Msk         (0x1U &lt;&lt; EXTI_EMR_MR16_Pos)                  </span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 5845</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16             EXTI_EMR_MR16_Msk                            </span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos         (17U)                                        </span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 5847</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk         (0x1U &lt;&lt; EXTI_EMR_MR17_Pos)                  </span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 5848</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            </span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Pos         (18U)                                        </span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 5850</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Msk         (0x1U &lt;&lt; EXTI_EMR_MR18_Pos)                  </span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 5851</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            </span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Pos         (19U)                                        </span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 5853</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Msk         (0x1U &lt;&lt; EXTI_EMR_MR19_Pos)                  </span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 5854</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            </span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Pos         (20U)                                        </span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c"> 5856</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Msk         (0x1U &lt;&lt; EXTI_EMR_MR20_Pos)                  </span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 5857</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20             EXTI_EMR_MR20_Msk                            </span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21_Pos         (21U)                                        </span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532"> 5859</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21_Msk         (0x1U &lt;&lt; EXTI_EMR_MR21_Pos)                  </span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 5860</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21             EXTI_EMR_MR21_Msk                            </span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Pos         (22U)                                        </span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a"> 5862</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Msk         (0x1U &lt;&lt; EXTI_EMR_MR22_Pos)                  </span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 5863</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22             EXTI_EMR_MR22_Msk                            </span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Pos         (23U)                                        </span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6"> 5865</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Msk         (0x1U &lt;&lt; EXTI_EMR_MR23_Pos)                  </span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 5866</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23             EXTI_EMR_MR23_Msk                            </span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR25_Pos         (25U)                                        </span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab777181f4638576d1b93d38209ba9a0c"> 5868</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR25_Msk         (0x1U &lt;&lt; EXTI_EMR_MR25_Pos)                  </span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf83323666df3b07f137a295d12a23832"> 5869</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR25             EXTI_EMR_MR25_Msk                            </span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR26_Pos         (26U)                                        </span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada3aa52093576078e501100a2db09d67"> 5871</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR26_Msk         (0x1U &lt;&lt; EXTI_EMR_MR26_Pos)                  </span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f508ad154af77ed2aee99c52846177"> 5872</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR26             EXTI_EMR_MR26_Msk                            </span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR27_Pos         (27U)                                        </span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02f47f1f8630cc53870219b9c2f3f7e1"> 5874</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR27_Msk         (0x1U &lt;&lt; EXTI_EMR_MR27_Pos)                  </span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116ab64d133043c50842dd0b03fe34c4"> 5875</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR27             EXTI_EMR_MR27_Msk                            </span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR31_Pos         (31U)                                        </span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga516c417d5e7f11baf7482cd4b5ab82c1"> 5877</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR31_Msk         (0x1U &lt;&lt; EXTI_EMR_MR31_Pos)                  </span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4050cfa4dce98a182bea5a14a15024aa"> 5878</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR31             EXTI_EMR_MR31_Msk                            </span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0 EXTI_EMR_MR0</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1 EXTI_EMR_MR1</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2 EXTI_EMR_MR2</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3 EXTI_EMR_MR3</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4 EXTI_EMR_MR4</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5 EXTI_EMR_MR5</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6 EXTI_EMR_MR6</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7 EXTI_EMR_MR7</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8 EXTI_EMR_MR8</span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9 EXTI_EMR_MR9</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10 EXTI_EMR_MR10</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11 EXTI_EMR_MR11</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12 EXTI_EMR_MR12</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13 EXTI_EMR_MR13</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14 EXTI_EMR_MR14</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15 EXTI_EMR_MR15</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM16 EXTI_EMR_MR16</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17 EXTI_EMR_MR17</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18 EXTI_EMR_MR18</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM19 EXTI_EMR_MR19</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM20 EXTI_EMR_MR20</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM21 EXTI_EMR_MR21</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM22 EXTI_EMR_MR22</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM23 EXTI_EMR_MR23</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM25 EXTI_EMR_MR25</span></div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM26 EXTI_EMR_MR26</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM27 EXTI_EMR_MR27</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM31 EXTI_EMR_MR31</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;</div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_RTSR register  ******************/</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos         (0U)                                         </span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 5912</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR0_Pos)                  </span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 5913</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            </span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos         (1U)                                         </span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 5915</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR1_Pos)                  </span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 5916</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            </span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos         (2U)                                         </span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 5918</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR2_Pos)                  </span></div><div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 5919</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            </span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos         (3U)                                         </span></div><div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 5921</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR3_Pos)                  </span></div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 5922</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            </span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos         (4U)                                         </span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 5924</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR4_Pos)                  </span></div><div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 5925</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            </span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos         (5U)                                         </span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 5927</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR5_Pos)                  </span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 5928</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            </span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos         (6U)                                         </span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 5930</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR6_Pos)                  </span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 5931</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            </span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos         (7U)                                         </span></div><div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 5933</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR7_Pos)                  </span></div><div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 5934</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            </span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos         (8U)                                         </span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 5936</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR8_Pos)                  </span></div><div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 5937</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            </span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos         (9U)                                         </span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 5939</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR9_Pos)                  </span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 5940</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            </span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos        (10U)                                        </span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 5942</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR10_Pos)                 </span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 5943</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           </span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos        (11U)                                        </span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 5945</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR11_Pos)                 </span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 5946</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           </span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos        (12U)                                        </span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 5948</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR12_Pos)                 </span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 5949</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           </span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos        (13U)                                        </span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 5951</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR13_Pos)                 </span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 5952</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           </span></div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos        (14U)                                        </span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 5954</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR14_Pos)                 </span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 5955</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           </span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos        (15U)                                        </span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 5957</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR15_Pos)                 </span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 5958</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           </span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos        (16U)                                        </span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 5960</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR16_Pos)                 </span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 5961</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           </span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos        (17U)                                        </span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 5963</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR17_Pos)                 </span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 5964</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           </span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Pos        (19U)                                        </span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 5966</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR19_Pos)                 </span></div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 5967</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           </span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Pos        (20U)                                        </span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423"> 5969</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR20_Pos)                 </span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 5970</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20            EXTI_RTSR_TR20_Msk                           </span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21_Pos        (21U)                                        </span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210"> 5972</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR21_Pos)                 </span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 5973</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21            EXTI_RTSR_TR21_Msk                           </span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Pos        (22U)                                        </span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f"> 5975</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR22_Pos)                 </span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 5976</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22            EXTI_RTSR_TR22_Msk                           </span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR31_Pos        (31U)                                        </span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be17f147e3af03f82c06ca1f0b5ad5"> 5978</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR31_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR31_Pos)                 </span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53b4cc0473a44ac6f1d5fa44069876d"> 5979</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR31            EXTI_RTSR_TR31_Msk                           </span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT0 EXTI_RTSR_TR0</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT1 EXTI_RTSR_TR1</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT2 EXTI_RTSR_TR2</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT3 EXTI_RTSR_TR3</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT4 EXTI_RTSR_TR4</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT5 EXTI_RTSR_TR5</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT6 EXTI_RTSR_TR6</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT7 EXTI_RTSR_TR7</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT8 EXTI_RTSR_TR8</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT9 EXTI_RTSR_TR9</span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT10 EXTI_RTSR_TR10</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT11 EXTI_RTSR_TR11</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT12 EXTI_RTSR_TR12</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT13 EXTI_RTSR_TR13</span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT14 EXTI_RTSR_TR14</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT15 EXTI_RTSR_TR15</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT16 EXTI_RTSR_TR16</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT17 EXTI_RTSR_TR17</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT19 EXTI_RTSR_TR19</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT20 EXTI_RTSR_TR20</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT21 EXTI_RTSR_TR21</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT22 EXTI_RTSR_TR22</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT31 EXTI_RTSR_TR31</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;</div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_FTSR register *******************/</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos         (0U)                                         </span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 6008</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR0_Pos)                  </span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 6009</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            </span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos         (1U)                                         </span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 6011</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR1_Pos)                  </span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 6012</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            </span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos         (2U)                                         </span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 6014</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR2_Pos)                  </span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 6015</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            </span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos         (3U)                                         </span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 6017</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR3_Pos)                  </span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 6018</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            </span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos         (4U)                                         </span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 6020</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR4_Pos)                  </span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 6021</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            </span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos         (5U)                                         </span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 6023</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR5_Pos)                  </span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 6024</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            </span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos         (6U)                                         </span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 6026</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR6_Pos)                  </span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 6027</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            </span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos         (7U)                                         </span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 6029</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR7_Pos)                  </span></div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 6030</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            </span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos         (8U)                                         </span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 6032</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR8_Pos)                  </span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 6033</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            </span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos         (9U)                                         </span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 6035</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR9_Pos)                  </span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 6036</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            </span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos        (10U)                                        </span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 6038</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR10_Pos)                 </span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 6039</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           </span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos        (11U)                                        </span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 6041</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR11_Pos)                 </span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 6042</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           </span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos        (12U)                                        </span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 6044</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR12_Pos)                 </span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 6045</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           </span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos        (13U)                                        </span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 6047</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR13_Pos)                 </span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 6048</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           </span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos        (14U)                                        </span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 6050</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR14_Pos)                 </span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 6051</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           </span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos        (15U)                                        </span></div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 6053</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR15_Pos)                 </span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 6054</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           </span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos        (16U)                                        </span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 6056</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR16_Pos)                 </span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 6057</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           </span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos        (17U)                                        </span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 6059</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR17_Pos)                 </span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 6060</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           </span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Pos        (19U)                                        </span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 6062</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR19_Pos)                 </span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 6063</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           </span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Pos        (20U)                                        </span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36"> 6065</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR20_Pos)                 </span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 6066</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20            EXTI_FTSR_TR20_Msk                           </span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21_Pos        (21U)                                        </span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064"> 6068</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR21_Pos)                 </span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 6069</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21            EXTI_FTSR_TR21_Msk                           </span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Pos        (22U)                                        </span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a"> 6071</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR22_Pos)                 </span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 6072</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22            EXTI_FTSR_TR22_Msk                           </span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR31_Pos        (31U)                                        </span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca1dc6ff69204c9f0f9d9ffc6a41fdb"> 6074</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR31_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR31_Pos)                 </span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f977427ea8b217e15f44177e40e201"> 6075</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR31            EXTI_FTSR_TR31_Msk                           </span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT0 EXTI_FTSR_TR0</span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT1 EXTI_FTSR_TR1</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT2 EXTI_FTSR_TR2</span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT3 EXTI_FTSR_TR3</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT4 EXTI_FTSR_TR4</span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT5 EXTI_FTSR_TR5</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT6 EXTI_FTSR_TR6</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT7 EXTI_FTSR_TR7</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT8 EXTI_FTSR_TR8</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT9 EXTI_FTSR_TR9</span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT10 EXTI_FTSR_TR10</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT11 EXTI_FTSR_TR11</span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT12 EXTI_FTSR_TR12</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT13 EXTI_FTSR_TR13</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT14 EXTI_FTSR_TR14</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT15 EXTI_FTSR_TR15</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT16 EXTI_FTSR_TR16</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT17 EXTI_FTSR_TR17</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT19 EXTI_FTSR_TR19</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT20 EXTI_FTSR_TR20</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT21 EXTI_FTSR_TR21</span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT22 EXTI_FTSR_TR22</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT31 EXTI_FTSR_TR31</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="comment">/******************* Bit definition for EXTI_SWIER register *******************/</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos     (0U)                                         </span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 6104</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER0_Pos)              </span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 6105</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        </span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos     (1U)                                         </span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 6107</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER1_Pos)              </span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 6108</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        </span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos     (2U)                                         </span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 6110</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER2_Pos)              </span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 6111</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        </span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos     (3U)                                         </span></div><div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 6113</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER3_Pos)              </span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 6114</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        </span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos     (4U)                                         </span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 6116</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER4_Pos)              </span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 6117</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        </span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos     (5U)                                         </span></div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 6119</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER5_Pos)              </span></div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 6120</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        </span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos     (6U)                                         </span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 6122</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER6_Pos)              </span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 6123</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        </span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos     (7U)                                         </span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 6125</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER7_Pos)              </span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 6126</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        </span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos     (8U)                                         </span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 6128</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER8_Pos)              </span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 6129</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        </span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos     (9U)                                         </span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 6131</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER9_Pos)              </span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 6132</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        </span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos    (10U)                                        </span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 6134</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER10_Pos)             </span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 6135</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       </span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos    (11U)                                        </span></div><div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 6137</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER11_Pos)             </span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 6138</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       </span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos    (12U)                                        </span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 6140</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER12_Pos)             </span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 6141</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       </span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos    (13U)                                        </span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 6143</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER13_Pos)             </span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 6144</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       </span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos    (14U)                                        </span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 6146</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER14_Pos)             </span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 6147</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       </span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos    (15U)                                        </span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 6149</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER15_Pos)             </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 6150</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       </span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos    (16U)                                        </span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 6152</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER16_Pos)             </span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 6153</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       </span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos    (17U)                                        </span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 6155</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER17_Pos)             </span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 6156</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       </span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos    (19U)                                        </span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 6158</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER19_Pos)             </span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 6159</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       </span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Pos    (20U)                                        </span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445"> 6161</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER20_Pos)             </span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 6162</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20        EXTI_SWIER_SWIER20_Msk                       </span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21_Pos    (21U)                                        </span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977"> 6164</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER21_Pos)             </span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 6165</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21        EXTI_SWIER_SWIER21_Msk                       </span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Pos    (22U)                                        </span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3"> 6167</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER22_Pos)             </span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 6168</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22        EXTI_SWIER_SWIER22_Msk                       </span></div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER31_Pos    (31U)                                        </span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdef1c8f814fe8ade5825df8575311e"> 6170</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER31_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER31_Pos)             </span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8c41b662f1bf49d3447bba31a743f0"> 6171</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER31        EXTI_SWIER_SWIER31_Msk                       </span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4</span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5</span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7</span></div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI20 EXTI_SWIER_SWIER20</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI21 EXTI_SWIER_SWIER21</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI22 EXTI_SWIER_SWIER22</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI31 EXTI_SWIER_SWIER31</span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;</div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="comment">/******************  Bit definition for EXTI_PR register  *********************/</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos           (0U)                                         </span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 6200</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk           (0x1U &lt;&lt; EXTI_PR_PR0_Pos)                    </span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 6201</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              </span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos           (1U)                                         </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 6203</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk           (0x1U &lt;&lt; EXTI_PR_PR1_Pos)                    </span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 6204</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              </span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos           (2U)                                         </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 6206</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk           (0x1U &lt;&lt; EXTI_PR_PR2_Pos)                    </span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 6207</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              </span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos           (3U)                                         </span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 6209</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk           (0x1U &lt;&lt; EXTI_PR_PR3_Pos)                    </span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 6210</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              </span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos           (4U)                                         </span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 6212</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk           (0x1U &lt;&lt; EXTI_PR_PR4_Pos)                    </span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 6213</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              </span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos           (5U)                                         </span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 6215</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk           (0x1U &lt;&lt; EXTI_PR_PR5_Pos)                    </span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 6216</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              </span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos           (6U)                                         </span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 6218</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk           (0x1U &lt;&lt; EXTI_PR_PR6_Pos)                    </span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 6219</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              </span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos           (7U)                                         </span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 6221</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk           (0x1U &lt;&lt; EXTI_PR_PR7_Pos)                    </span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 6222</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              </span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos           (8U)                                         </span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 6224</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk           (0x1U &lt;&lt; EXTI_PR_PR8_Pos)                    </span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 6225</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              </span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos           (9U)                                         </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 6227</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk           (0x1U &lt;&lt; EXTI_PR_PR9_Pos)                    </span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 6228</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              </span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos          (10U)                                        </span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 6230</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk          (0x1U &lt;&lt; EXTI_PR_PR10_Pos)                   </span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 6231</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             </span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos          (11U)                                        </span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 6233</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk          (0x1U &lt;&lt; EXTI_PR_PR11_Pos)                   </span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 6234</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             </span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos          (12U)                                        </span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 6236</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk          (0x1U &lt;&lt; EXTI_PR_PR12_Pos)                   </span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 6237</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             </span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos          (13U)                                        </span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 6239</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk          (0x1U &lt;&lt; EXTI_PR_PR13_Pos)                   </span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 6240</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             </span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos          (14U)                                        </span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 6242</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk          (0x1U &lt;&lt; EXTI_PR_PR14_Pos)                   </span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 6243</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             </span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos          (15U)                                        </span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 6245</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk          (0x1U &lt;&lt; EXTI_PR_PR15_Pos)                   </span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 6246</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             </span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos          (16U)                                        </span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 6248</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk          (0x1U &lt;&lt; EXTI_PR_PR16_Pos)                   </span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 6249</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             </span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos          (17U)                                        </span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 6251</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk          (0x1U &lt;&lt; EXTI_PR_PR17_Pos)                   </span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 6252</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             </span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Pos          (19U)                                        </span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 6254</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Msk          (0x1U &lt;&lt; EXTI_PR_PR19_Pos)                   </span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 6255</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             </span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Pos          (20U)                                        </span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4"> 6257</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Msk          (0x1U &lt;&lt; EXTI_PR_PR20_Pos)                   </span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 6258</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20              EXTI_PR_PR20_Msk                             </span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define EXTI_PR_PR21_Pos          (21U)                                        </span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba"> 6260</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21_Msk          (0x1U &lt;&lt; EXTI_PR_PR21_Pos)                   </span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 6261</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21              EXTI_PR_PR21_Msk                             </span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Pos          (22U)                                        </span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a"> 6263</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Msk          (0x1U &lt;&lt; EXTI_PR_PR22_Pos)                   </span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 6264</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22              EXTI_PR_PR22_Msk                             </span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define EXTI_PR_PR31_Pos          (31U)                                        </span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1759ddac91d4a632b8545284bfbe0aa0"> 6266</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR31_Msk          (0x1U &lt;&lt; EXTI_PR_PR31_Pos)                   </span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ff56c6c8ed1f81368c58aff677bff0b"> 6267</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR31              EXTI_PR_PR31_Msk                             </span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF0 EXTI_PR_PR0</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF1 EXTI_PR_PR1</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF2 EXTI_PR_PR2</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF3 EXTI_PR_PR3</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF4 EXTI_PR_PR4</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF5 EXTI_PR_PR5</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF6 EXTI_PR_PR6</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF7 EXTI_PR_PR7</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF8 EXTI_PR_PR8</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF9 EXTI_PR_PR9</span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF10 EXTI_PR_PR10</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF11 EXTI_PR_PR11</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF12 EXTI_PR_PR12</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF13 EXTI_PR_PR13</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF14 EXTI_PR_PR14</span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF15 EXTI_PR_PR15</span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF16 EXTI_PR_PR16</span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF17 EXTI_PR_PR17</span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF19 EXTI_PR_PR19</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF20 EXTI_PR_PR20</span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF21 EXTI_PR_PR21</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF22 EXTI_PR_PR22</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF31 EXTI_PR_PR31</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;</div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos             (0U)                                 </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 6302</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk             (0x1U &lt;&lt; FLASH_ACR_LATENCY_Pos)      </span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 6303</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                 FLASH_ACR_LATENCY_Msk                </span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Pos              (4U)                                 </span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9"> 6306</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Msk              (0x1U &lt;&lt; FLASH_ACR_PRFTBE_Pos)       </span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86"> 6307</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE                  FLASH_ACR_PRFTBE_Msk                 </span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Pos              (5U)                                 </span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a"> 6309</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Msk              (0x1U &lt;&lt; FLASH_ACR_PRFTBS_Pos)       </span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445"> 6310</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS                  FLASH_ACR_PRFTBS_Msk                 </span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Pos              (0U)                                 </span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e"> 6314</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Msk              (0xFFFFFFFFU &lt;&lt; FLASH_KEYR_FKEYR_Pos) </span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556"> 6315</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR                  FLASH_KEYR_FKEYR_Msk                 </span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos         (0U)                                 </span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff"> 6319</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk         (0xFFFFFFFFU &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 6320</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR             FLASH_OPTKEYR_OPTKEYR_Msk            </span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  FLASH Keys  **********************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define FLASH_KEY1_Pos                    (0U)                                 </span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338"> 6324</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1_Msk                    (0x45670123U &lt;&lt; FLASH_KEY1_Pos)      </span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019"> 6325</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1                        FLASH_KEY1_Msk                       </span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">#define FLASH_KEY2_Pos                    (0U)                                 </span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd"> 6327</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2_Msk                    (0xCDEF89ABU &lt;&lt; FLASH_KEY2_Pos)      </span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7"> 6328</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2                        FLASH_KEY2_Msk                       </span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1_Pos                 (0U)                                 </span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1_Msk                 (0x45670123U &lt;&lt; FLASH_OPTKEY1_Pos)   </span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0cf4f4e013c23b519f056ee79602d61"> 6333</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1                     FLASH_OPTKEY1_Msk                    </span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f"> 6334</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2_Pos                 (0U)                                 </span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2_Msk                 (0xCDEF89ABU &lt;&lt; FLASH_OPTKEY2_Pos)   </span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771257103ce3be5b7190e42c51853cdd"> 6336</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2                     FLASH_OPTKEY2_Msk                    </span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos                  (0U)                                 </span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk                  (0x1U &lt;&lt; FLASH_SR_BSY_Pos)           </span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                      FLASH_SR_BSY_Msk                     </span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 6343</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Pos                (2U)                                 </span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 6344</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Msk                (0x1U &lt;&lt; FLASH_SR_PGERR_Pos)         </span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR                    FLASH_SR_PGERR_Msk                   </span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714"> 6346</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Pos             (4U)                                 </span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4"> 6347</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Msk             (0x1U &lt;&lt; FLASH_SR_WRPRTERR_Pos)      </span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR                 FLASH_SR_WRPRTERR_Msk                </span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7"> 6349</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos                  (5U)                                 </span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5"> 6350</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk                  (0x1U &lt;&lt; FLASH_SR_EOP_Pos)           </span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                      FLASH_SR_EOP_Msk                     </span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 6352</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_WRPERR                     FLASH_SR_WRPRTERR             </span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 6354</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Pos                   (0U)                                 </span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Msk                   (0x1U &lt;&lt; FLASH_CR_PG_Pos)            </span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor">#define FLASH_CR_PG                       FLASH_CR_PG_Msk                      </span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 6358</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Pos                  (1U)                                 </span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 6359</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Msk                  (0x1U &lt;&lt; FLASH_CR_PER_Pos)           </span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define FLASH_CR_PER                      FLASH_CR_PER_Msk                     </span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b"> 6361</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Pos                  (2U)                                 </span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 6362</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Msk                  (0x1U &lt;&lt; FLASH_CR_MER_Pos)           </span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define FLASH_CR_MER                      FLASH_CR_MER_Msk                     </span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 6364</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Pos                (4U)                                 </span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 6365</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Msk                (0x1U &lt;&lt; FLASH_CR_OPTPG_Pos)         </span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG                    FLASH_CR_OPTPG_Msk                   </span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195"> 6367</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Pos                (5U)                                 </span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 6368</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Msk                (0x1U &lt;&lt; FLASH_CR_OPTER_Pos)         </span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER                    FLASH_CR_OPTER_Msk                   </span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef"> 6370</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Pos                 (6U)                                 </span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 6371</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Msk                 (0x1U &lt;&lt; FLASH_CR_STRT_Pos)          </span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                     FLASH_CR_STRT_Msk                    </span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 6373</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Pos                 (7U)                                 </span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 6374</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Msk                 (0x1U &lt;&lt; FLASH_CR_LOCK_Pos)          </span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                     FLASH_CR_LOCK_Msk                    </span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 6376</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Pos               (9U)                                 </span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 6377</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Msk               (0x1U &lt;&lt; FLASH_CR_OPTWRE_Pos)        </span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE                   FLASH_CR_OPTWRE_Msk                  </span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390"> 6379</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Pos                (10U)                                </span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3"> 6380</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Msk                (0x1U &lt;&lt; FLASH_CR_ERRIE_Pos)         </span></div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE                    FLASH_CR_ERRIE_Msk                   </span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 6382</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Pos                (12U)                                </span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 6383</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Msk                (0x1U &lt;&lt; FLASH_CR_EOPIE_Pos)         </span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                    FLASH_CR_EOPIE_Msk                   </span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 6385</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Pos           (13U)                                </span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 6386</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Msk           (0x1U &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos)    </span></div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH               FLASH_CR_OBL_LAUNCH_Msk              </span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863"> 6389</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Pos                  (0U)                                 </span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Msk                  (0xFFFFFFFFU &lt;&lt; FLASH_AR_FAR_Pos)    </span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR                      FLASH_AR_FAR_Msk                     </span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4"> 6394</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Pos              (0U)                                 </span></div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Msk              (0x1U &lt;&lt; FLASH_OBR_OPTERR_Pos)       </span></div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR                  FLASH_OBR_OPTERR_Msk                 </span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"> 6398</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1_Pos              (1U)                                 </span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 6399</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1_Msk              (0x1U &lt;&lt; FLASH_OBR_RDPRT1_Pos)       </span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1                  FLASH_OBR_RDPRT1_Msk                 </span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa56f3a136d0c35c98d98ae5a6c6bb0dc"> 6401</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2_Pos              (2U)                                 </span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1987d73729b5b293d3f5dce12083700"> 6402</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2_Msk              (0x1U &lt;&lt; FLASH_OBR_RDPRT2_Pos)       </span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2                  FLASH_OBR_RDPRT2_Msk                 </span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082dadf65a17879022887aaf1b2d10e6"> 6405</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Pos                (8U)                                 </span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Msk                (0x77U &lt;&lt; FLASH_OBR_USER_Pos)        </span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define FLASH_OBR_USER                    FLASH_OBR_USER_Msk                   </span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1"> 6408</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Pos             (8U)                                 </span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 6409</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Msk             (0x1U &lt;&lt; FLASH_OBR_IWDG_SW_Pos)      </span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW                 FLASH_OBR_IWDG_SW_Msk                </span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e"> 6411</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Pos           (9U)                                 </span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 6412</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Msk           (0x1U &lt;&lt; FLASH_OBR_nRST_STOP_Pos)    </span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP               FLASH_OBR_nRST_STOP_Msk              </span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb"> 6414</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Pos          (10U)                                </span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 6415</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Msk          (0x1U &lt;&lt; FLASH_OBR_nRST_STDBY_Pos)   </span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY              FLASH_OBR_nRST_STDBY_Msk             </span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98"> 6417</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1_Pos              (12U)                                </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 6418</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1_Msk              (0x1U &lt;&lt; FLASH_OBR_nBOOT1_Pos)       </span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1                  FLASH_OBR_nBOOT1_Msk                 </span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2aa4ddcbebc64931028e5a3cf23cc"> 6420</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR_Pos        (13U)                                </span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae"> 6421</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR_Msk        (0x1U &lt;&lt; FLASH_OBR_VDDA_MONITOR_Pos) </span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR            FLASH_OBR_VDDA_MONITOR_Msk           </span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9521be1f729c3fcd0242cdcfb5ee09"> 6423</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK_Pos    (14U)                                </span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f"> 6424</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK_Msk    (0x1U &lt;&lt; FLASH_OBR_RAM_PARITY_CHECK_Pos) </span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK        FLASH_OBR_RAM_PARITY_CHECK_Msk       </span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e02206d647737909af16869f58ccef"> 6426</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Pos               (16U)                                </span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga480034fa68984d8e717e4648896d29a6"> 6427</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Msk               (0xFFU &lt;&lt; FLASH_OBR_DATA0_Pos)       </span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0                   FLASH_OBR_DATA0_Msk                  </span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8"> 6429</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Pos               (24U)                                </span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf"> 6430</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Msk               (0xFFU &lt;&lt; FLASH_OBR_DATA1_Pos)       </span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1                   FLASH_OBR_DATA1_Msk                  </span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9"> 6433</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old BOOT1 bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">#define FLASH_OBR_BOOT1                      FLASH_OBR_nBOOT1</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;</div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="comment">/* Old OBR_VDDA bit definition, maintained for legacy purpose */</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_ANALOG                FLASH_OBR_VDDA_MONITOR</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Pos                (0U)                                 </span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Msk                (0xFFFFU &lt;&lt; FLASH_WRPR_WRP_Pos)      </span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP                    FLASH_WRPR_WRP_Msk                   </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 6444</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;</div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="comment">/******************  Bit definition for OB_RDP register  **********************/</span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define OB_RDP_RDP_Pos       (0U)                                              </span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define OB_RDP_RDP_Msk       (0xFFU &lt;&lt; OB_RDP_RDP_Pos)                         </span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define OB_RDP_RDP           OB_RDP_RDP_Msk                                    </span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf"> 6450</a></span>&#160;<span class="preprocessor">#define OB_RDP_nRDP_Pos      (8U)                                              </span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c"> 6451</a></span>&#160;<span class="preprocessor">#define OB_RDP_nRDP_Msk      (0xFFU &lt;&lt; OB_RDP_nRDP_Pos)                        </span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define OB_RDP_nRDP          OB_RDP_nRDP_Msk                                   </span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd"> 6454</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_USER register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define OB_USER_USER_Pos     (16U)                                             </span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define OB_USER_USER_Msk     (0xFFU &lt;&lt; OB_USER_USER_Pos)                       </span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define OB_USER_USER         OB_USER_USER_Msk                                  </span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e"> 6458</a></span>&#160;<span class="preprocessor">#define OB_USER_nUSER_Pos    (24U)                                             </span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43"> 6459</a></span>&#160;<span class="preprocessor">#define OB_USER_nUSER_Msk    (0xFFU &lt;&lt; OB_USER_nUSER_Pos)                      </span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define OB_USER_nUSER        OB_USER_nUSER_Msk                                 </span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b"> 6462</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_WRP0 register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0_Pos     (0U)                                              </span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0_Msk     (0xFFU &lt;&lt; OB_WRP0_WRP0_Pos)                       </span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0         OB_WRP0_WRP0_Msk                                  </span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079"> 6466</a></span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0_Pos    (8U)                                              </span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99"> 6467</a></span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0_Msk    (0xFFU &lt;&lt; OB_WRP0_nWRP0_Pos)                      </span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0        OB_WRP0_nWRP0_Msk                                 </span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1"> 6470</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_WRP1 register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define OB_WRP1_WRP1_Pos     (16U)                                             </span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define OB_WRP1_WRP1_Msk     (0xFFU &lt;&lt; OB_WRP1_WRP1_Pos)                       </span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define OB_WRP1_WRP1         OB_WRP1_WRP1_Msk                                  </span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a"> 6474</a></span>&#160;<span class="preprocessor">#define OB_WRP1_nWRP1_Pos    (24U)                                             </span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f"> 6475</a></span>&#160;<span class="preprocessor">#define OB_WRP1_nWRP1_Msk    (0xFFU &lt;&lt; OB_WRP1_nWRP1_Pos)                      </span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define OB_WRP1_nWRP1        OB_WRP1_nWRP1_Msk                                 </span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327"> 6478</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_WRP2 register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define OB_WRP2_WRP2_Pos     (0U)                                              </span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define OB_WRP2_WRP2_Msk     (0xFFU &lt;&lt; OB_WRP2_WRP2_Pos)                       </span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define OB_WRP2_WRP2         OB_WRP2_WRP2_Msk                                  </span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36"> 6482</a></span>&#160;<span class="preprocessor">#define OB_WRP2_nWRP2_Pos    (8U)                                              </span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8"> 6483</a></span>&#160;<span class="preprocessor">#define OB_WRP2_nWRP2_Msk    (0xFFU &lt;&lt; OB_WRP2_nWRP2_Pos)                      </span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define OB_WRP2_nWRP2        OB_WRP2_nWRP2_Msk                                 </span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87"> 6486</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_WRP3 register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define OB_WRP3_WRP3_Pos     (16U)                                             </span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define OB_WRP3_WRP3_Msk     (0xFFU &lt;&lt; OB_WRP3_WRP3_Pos)                       </span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define OB_WRP3_WRP3         OB_WRP3_WRP3_Msk                                  </span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730"> 6490</a></span>&#160;<span class="preprocessor">#define OB_WRP3_nWRP3_Pos    (24U)                                             </span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19"> 6491</a></span>&#160;<span class="preprocessor">#define OB_WRP3_nWRP3_Msk    (0xFFU &lt;&lt; OB_WRP3_nWRP3_Pos)                      </span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor">#define OB_WRP3_nWRP3        OB_WRP3_nWRP3_Msk                                 </span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c"> 6494</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="comment">/*                       General Purpose IOs (GPIO)                           */</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Pos           (0U)                                   </span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER0_Pos)        </span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0               GPIO_MODER_MODER0_Msk                  </span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 6503</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0             (0x1U &lt;&lt; GPIO_MODER_MODER0_Pos)        </span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1             (0x2U &lt;&lt; GPIO_MODER_MODER0_Pos)        </span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 6505</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Pos           (2U)                                   </span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 6506</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER1_Pos)        </span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1               GPIO_MODER_MODER1_Msk                  </span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 6508</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0             (0x1U &lt;&lt; GPIO_MODER_MODER1_Pos)        </span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1             (0x2U &lt;&lt; GPIO_MODER_MODER1_Pos)        </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 6510</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Pos           (4U)                                   </span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 6511</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER2_Pos)        </span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2               GPIO_MODER_MODER2_Msk                  </span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 6513</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0             (0x1U &lt;&lt; GPIO_MODER_MODER2_Pos)        </span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1             (0x2U &lt;&lt; GPIO_MODER_MODER2_Pos)        </span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 6515</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Pos           (6U)                                   </span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 6516</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER3_Pos)        </span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3               GPIO_MODER_MODER3_Msk                  </span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 6518</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0             (0x1U &lt;&lt; GPIO_MODER_MODER3_Pos)        </span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1             (0x2U &lt;&lt; GPIO_MODER_MODER3_Pos)        </span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 6520</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Pos           (8U)                                   </span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 6521</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER4_Pos)        </span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4               GPIO_MODER_MODER4_Msk                  </span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 6523</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0             (0x1U &lt;&lt; GPIO_MODER_MODER4_Pos)        </span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1             (0x2U &lt;&lt; GPIO_MODER_MODER4_Pos)        </span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 6525</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Pos           (10U)                                  </span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 6526</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER5_Pos)        </span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5               GPIO_MODER_MODER5_Msk                  </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 6528</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0             (0x1U &lt;&lt; GPIO_MODER_MODER5_Pos)        </span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1             (0x2U &lt;&lt; GPIO_MODER_MODER5_Pos)        </span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 6530</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Pos           (12U)                                  </span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 6531</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER6_Pos)        </span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6               GPIO_MODER_MODER6_Msk                  </span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 6533</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0             (0x1U &lt;&lt; GPIO_MODER_MODER6_Pos)        </span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1             (0x2U &lt;&lt; GPIO_MODER_MODER6_Pos)        </span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 6535</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Pos           (14U)                                  </span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 6536</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER7_Pos)        </span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7               GPIO_MODER_MODER7_Msk                  </span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 6538</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0             (0x1U &lt;&lt; GPIO_MODER_MODER7_Pos)        </span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1             (0x2U &lt;&lt; GPIO_MODER_MODER7_Pos)        </span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 6540</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Pos           (16U)                                  </span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 6541</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER8_Pos)        </span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8               GPIO_MODER_MODER8_Msk                  </span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 6543</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0             (0x1U &lt;&lt; GPIO_MODER_MODER8_Pos)        </span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1             (0x2U &lt;&lt; GPIO_MODER_MODER8_Pos)        </span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 6545</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Pos           (18U)                                  </span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 6546</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER9_Pos)        </span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9               GPIO_MODER_MODER9_Msk                  </span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 6548</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0             (0x1U &lt;&lt; GPIO_MODER_MODER9_Pos)        </span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1             (0x2U &lt;&lt; GPIO_MODER_MODER9_Pos)        </span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 6550</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Pos          (20U)                                  </span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 6551</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER10_Pos)       </span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10              GPIO_MODER_MODER10_Msk                 </span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 6553</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0            (0x1U &lt;&lt; GPIO_MODER_MODER10_Pos)       </span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1            (0x2U &lt;&lt; GPIO_MODER_MODER10_Pos)       </span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 6555</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Pos          (22U)                                  </span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 6556</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER11_Pos)       </span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11              GPIO_MODER_MODER11_Msk                 </span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 6558</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0            (0x1U &lt;&lt; GPIO_MODER_MODER11_Pos)       </span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1            (0x2U &lt;&lt; GPIO_MODER_MODER11_Pos)       </span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 6560</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Pos          (24U)                                  </span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 6561</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER12_Pos)       </span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12              GPIO_MODER_MODER12_Msk                 </span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 6563</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0            (0x1U &lt;&lt; GPIO_MODER_MODER12_Pos)       </span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1            (0x2U &lt;&lt; GPIO_MODER_MODER12_Pos)       </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 6565</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Pos          (26U)                                  </span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 6566</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER13_Pos)       </span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13              GPIO_MODER_MODER13_Msk                 </span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 6568</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0            (0x1U &lt;&lt; GPIO_MODER_MODER13_Pos)       </span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1            (0x2U &lt;&lt; GPIO_MODER_MODER13_Pos)       </span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 6570</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Pos          (28U)                                  </span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 6571</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER14_Pos)       </span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14              GPIO_MODER_MODER14_Msk                 </span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 6573</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0            (0x1U &lt;&lt; GPIO_MODER_MODER14_Pos)       </span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1            (0x2U &lt;&lt; GPIO_MODER_MODER14_Pos)       </span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 6575</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Pos          (30U)                                  </span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 6576</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER15_Pos)       </span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15              GPIO_MODER_MODER15_Msk                 </span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 6578</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0            (0x1U &lt;&lt; GPIO_MODER_MODER15_Pos)       </span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1            (0x2U &lt;&lt; GPIO_MODER_MODER15_Pos)       </span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 6581</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_OTYPER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                (0x00000001U)                          </span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                (0x00000002U)                          </span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                (0x00000004U)                          </span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                (0x00000008U)                          </span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                (0x00000010U)                          </span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                (0x00000020U)                          </span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                (0x00000040U)                          </span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                (0x00000080U)                          </span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                (0x00000100U)                          </span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                (0x00000200U)                          </span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10               (0x00000400U)                          </span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11               (0x00000800U)                          </span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12               (0x00001000U)                          </span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13               (0x00002000U)                          </span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14               (0x00004000U)                          </span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15               (0x00008000U)                          </span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;</div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="comment">/****************  Bit definition for GPIO_OSPEEDR register  ******************/</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_Pos       (0U)                                   </span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)    </span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0           GPIO_OSPEEDR_OSPEEDR0_Msk              </span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d99cb61cdaa26f0afb480358f1b8abb"> 6603</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)    </span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)    </span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6"> 6605</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_Pos       (2U)                                   </span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6"> 6606</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)    </span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1           GPIO_OSPEEDR_OSPEEDR1_Msk              </span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0174516d0f29df04c11061a4524337e"> 6608</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)    </span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)    </span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96"> 6610</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_Pos       (4U)                                   </span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2"> 6611</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)    </span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2           GPIO_OSPEEDR_OSPEEDR2_Msk              </span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa659a5e4db1c2fe0a8731241373122"> 6613</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)    </span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)    </span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421"> 6615</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_Pos       (6U)                                   </span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4"> 6616</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)    </span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3           GPIO_OSPEEDR_OSPEEDR3_Msk              </span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ad1b671251e4e4793ebd499bc25d3"> 6618</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)    </span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)    </span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba"> 6620</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_Pos       (8U)                                   </span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61"> 6621</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)    </span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4           GPIO_OSPEEDR_OSPEEDR4_Msk              </span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e149664b22af6849ee53e8c7dd828c"> 6623</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)    </span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)    </span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0"> 6625</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_Pos       (10U)                                  </span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5"> 6626</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)    </span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5           GPIO_OSPEEDR_OSPEEDR5_Msk              </span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2ddf9bf246451b057f73b356f3caea"> 6628</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)    </span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)    </span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b"> 6630</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_Pos       (12U)                                  </span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0"> 6631</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)    </span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6           GPIO_OSPEEDR_OSPEEDR6_Msk              </span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26455d1b7e9b0dd798755a2005149c8d"> 6633</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)    </span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)    </span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd"> 6635</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_Pos       (14U)                                  </span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac"> 6636</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)    </span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7           GPIO_OSPEEDR_OSPEEDR7_Msk              </span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa321c7a3b240b327111fc9c0cef7e37b"> 6638</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)    </span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)    </span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd"> 6640</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_Pos       (16U)                                  </span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295"> 6641</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)    </span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8           GPIO_OSPEEDR_OSPEEDR8_Msk              </span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6692664776fd8a4d2222ffb890d04592"> 6643</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)    </span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)    </span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2"> 6645</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_Pos       (18U)                                  </span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86"> 6646</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)    </span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9           GPIO_OSPEEDR_OSPEEDR9_Msk              </span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13876cc5bde08c8380fd3ac73a103d81"> 6648</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)    </span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)    </span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c"> 6650</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_Pos      (20U)                                  </span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7"> 6651</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)   </span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10          GPIO_OSPEEDR_OSPEEDR10_Msk             </span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07091f437a3cb824e9de124e17398c84"> 6653</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)   </span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)   </span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd"> 6655</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_Pos      (22U)                                  </span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3"> 6656</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)   </span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11          GPIO_OSPEEDR_OSPEEDR11_Msk             </span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf839b4b37b993fd87890d5fc1158a451"> 6658</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)   </span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)   </span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e"> 6660</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_Pos      (24U)                                  </span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb"> 6661</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)   </span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12          GPIO_OSPEEDR_OSPEEDR12_Msk             </span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8193e997c7128b854ae5b89dc6923f2"> 6663</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)   </span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)   </span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c"> 6665</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_Pos      (26U)                                  </span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16"> 6666</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)   </span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13          GPIO_OSPEEDR_OSPEEDR13_Msk             </span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e2deb29b8b72c7dcb2b9e72c804088"> 6668</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)   </span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)   </span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6"> 6670</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_Pos      (28U)                                  </span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793"> 6671</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)   </span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14          GPIO_OSPEEDR_OSPEEDR14_Msk             </span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e55ade8781c9282c5f003b88f64454"> 6673</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)   </span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)   </span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6"> 6675</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_Pos      (30U)                                  </span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea"> 6676</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)   </span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15          GPIO_OSPEEDR_OSPEEDR15_Msk             </span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga437b5a7e48ac3e63ea0574179c9cc447"> 6678</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)   </span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)   </span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7"> 6681</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition for GPIO_OSPEEDR register maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0     GPIO_OSPEEDR_OSPEEDR0</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0   GPIO_OSPEEDR_OSPEEDR0_0</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1   GPIO_OSPEEDR_OSPEEDR0_1</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1     GPIO_OSPEEDR_OSPEEDR1</span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0   GPIO_OSPEEDR_OSPEEDR1_0</span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1   GPIO_OSPEEDR_OSPEEDR1_1</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2     GPIO_OSPEEDR_OSPEEDR2</span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0   GPIO_OSPEEDR_OSPEEDR2_0</span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1   GPIO_OSPEEDR_OSPEEDR2_1</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3     GPIO_OSPEEDR_OSPEEDR3</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0   GPIO_OSPEEDR_OSPEEDR3_0</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1   GPIO_OSPEEDR_OSPEEDR3_1</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4     GPIO_OSPEEDR_OSPEEDR4</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0   GPIO_OSPEEDR_OSPEEDR4_0</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1   GPIO_OSPEEDR_OSPEEDR4_1</span></div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5     GPIO_OSPEEDR_OSPEEDR5</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0   GPIO_OSPEEDR_OSPEEDR5_0</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1   GPIO_OSPEEDR_OSPEEDR5_1</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6     GPIO_OSPEEDR_OSPEEDR6</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0   GPIO_OSPEEDR_OSPEEDR6_0</span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1   GPIO_OSPEEDR_OSPEEDR6_1</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7     GPIO_OSPEEDR_OSPEEDR7</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0   GPIO_OSPEEDR_OSPEEDR7_0</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1   GPIO_OSPEEDR_OSPEEDR7_1</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8     GPIO_OSPEEDR_OSPEEDR8</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0   GPIO_OSPEEDR_OSPEEDR8_0</span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1   GPIO_OSPEEDR_OSPEEDR8_1</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9     GPIO_OSPEEDR_OSPEEDR9</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0   GPIO_OSPEEDR_OSPEEDR9_0</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1   GPIO_OSPEEDR_OSPEEDR9_1</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10    GPIO_OSPEEDR_OSPEEDR10</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0  GPIO_OSPEEDR_OSPEEDR10_0</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1  GPIO_OSPEEDR_OSPEEDR10_1</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11    GPIO_OSPEEDR_OSPEEDR11</span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0  GPIO_OSPEEDR_OSPEEDR11_0</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1  GPIO_OSPEEDR_OSPEEDR11_1</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12    GPIO_OSPEEDR_OSPEEDR12</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0  GPIO_OSPEEDR_OSPEEDR12_0</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1  GPIO_OSPEEDR_OSPEEDR12_1</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13    GPIO_OSPEEDR_OSPEEDR13</span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0  GPIO_OSPEEDR_OSPEEDR13_0</span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1  GPIO_OSPEEDR_OSPEEDR13_1</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14    GPIO_OSPEEDR_OSPEEDR14</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0  GPIO_OSPEEDR_OSPEEDR14_0</span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1  GPIO_OSPEEDR_OSPEEDR14_1</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15    GPIO_OSPEEDR_OSPEEDR15</span></div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0  GPIO_OSPEEDR_OSPEEDR15_0</span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1  GPIO_OSPEEDR_OSPEEDR15_1</span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;</div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_PUPDR register ******************/</span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Pos           (0U)                                   </span></div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)        </span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0               GPIO_PUPDR_PUPDR0_Msk                  </span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5"> 6735</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)        </span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)        </span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 6737</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Pos           (2U)                                   </span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 6738</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)        </span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1               GPIO_PUPDR_PUPDR1_Msk                  </span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41"> 6740</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)        </span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)        </span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 6742</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Pos           (4U)                                   </span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 6743</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)        </span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2               GPIO_PUPDR_PUPDR2_Msk                  </span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783"> 6745</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)        </span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)        </span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 6747</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Pos           (6U)                                   </span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 6748</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)        </span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3               GPIO_PUPDR_PUPDR3_Msk                  </span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638"> 6750</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)        </span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)        </span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 6752</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Pos           (8U)                                   </span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 6753</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)        </span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4               GPIO_PUPDR_PUPDR4_Msk                  </span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502"> 6755</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)        </span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)        </span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 6757</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Pos           (10U)                                  </span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 6758</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)        </span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5               GPIO_PUPDR_PUPDR5_Msk                  </span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434"> 6760</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)        </span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)        </span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 6762</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Pos           (12U)                                  </span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 6763</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)        </span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6               GPIO_PUPDR_PUPDR6_Msk                  </span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d"> 6765</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)        </span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)        </span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 6767</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Pos           (14U)                                  </span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 6768</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)        </span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7               GPIO_PUPDR_PUPDR7_Msk                  </span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0"> 6770</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)        </span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)        </span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 6772</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Pos           (16U)                                  </span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 6773</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)        </span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8               GPIO_PUPDR_PUPDR8_Msk                  </span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59"> 6775</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)        </span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)        </span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 6777</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Pos           (18U)                                  </span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 6778</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)        </span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9               GPIO_PUPDR_PUPDR9_Msk                  </span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19"> 6780</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)        </span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)        </span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 6782</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Pos          (20U)                                  </span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 6783</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)       </span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10              GPIO_PUPDR_PUPDR10_Msk                 </span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287"> 6785</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)       </span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)       </span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 6787</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Pos          (22U)                                  </span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 6788</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)       </span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11              GPIO_PUPDR_PUPDR11_Msk                 </span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5"> 6790</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)       </span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)       </span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 6792</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Pos          (24U)                                  </span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 6793</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)       </span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12              GPIO_PUPDR_PUPDR12_Msk                 </span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b"> 6795</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)       </span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)       </span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 6797</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Pos          (26U)                                  </span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 6798</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)       </span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13              GPIO_PUPDR_PUPDR13_Msk                 </span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6"> 6800</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)       </span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)       </span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 6802</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Pos          (28U)                                  </span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 6803</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)       </span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14              GPIO_PUPDR_PUPDR14_Msk                 </span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6"> 6805</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)       </span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)       </span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 6807</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Pos          (30U)                                  </span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 6808</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)       </span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15              GPIO_PUPDR_PUPDR15_Msk                 </span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1"> 6810</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)       </span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)       </span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 6813</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define GPIO_IDR_0                      (0x00000001U)                          </span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define GPIO_IDR_1                      (0x00000002U)                          </span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor">#define GPIO_IDR_2                      (0x00000004U)                          </span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define GPIO_IDR_3                      (0x00000008U)                          </span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define GPIO_IDR_4                      (0x00000010U)                          </span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define GPIO_IDR_5                      (0x00000020U)                          </span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define GPIO_IDR_6                      (0x00000040U)                          </span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define GPIO_IDR_7                      (0x00000080U)                          </span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define GPIO_IDR_8                      (0x00000100U)                          </span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#define GPIO_IDR_9                      (0x00000200U)                          </span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define GPIO_IDR_10                     (0x00000400U)                          </span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor">#define GPIO_IDR_11                     (0x00000800U)                          </span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor">#define GPIO_IDR_12                     (0x00001000U)                          </span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define GPIO_IDR_13                     (0x00002000U)                          </span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor">#define GPIO_IDR_14                     (0x00004000U)                          </span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define GPIO_IDR_15                     (0x00008000U)                          </span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;</div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="comment">/******************  Bit definition for GPIO_ODR register  ********************/</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define GPIO_ODR_0                      (0x00000001U)                          </span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define GPIO_ODR_1                      (0x00000002U)                          </span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define GPIO_ODR_2                      (0x00000004U)                          </span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define GPIO_ODR_3                      (0x00000008U)                          </span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define GPIO_ODR_4                      (0x00000010U)                          </span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor">#define GPIO_ODR_5                      (0x00000020U)                          </span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define GPIO_ODR_6                      (0x00000040U)                          </span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define GPIO_ODR_7                      (0x00000080U)                          </span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define GPIO_ODR_8                      (0x00000100U)                          </span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define GPIO_ODR_9                      (0x00000200U)                          </span></div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define GPIO_ODR_10                     (0x00000400U)                          </span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="preprocessor">#define GPIO_ODR_11                     (0x00000800U)                          </span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="preprocessor">#define GPIO_ODR_12                     (0x00001000U)                          </span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define GPIO_ODR_13                     (0x00002000U)                          </span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="preprocessor">#define GPIO_ODR_14                     (0x00004000U)                          </span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="preprocessor">#define GPIO_ODR_15                     (0x00008000U)                          </span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;</div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BSRR register  ********************/</span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                  (0x00000001U)                          </span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                  (0x00000002U)                          </span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                  (0x00000004U)                          </span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                  (0x00000008U)                          </span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                  (0x00000010U)                          </span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                  (0x00000020U)                          </span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                  (0x00000040U)                          </span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                  (0x00000080U)                          </span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                  (0x00000100U)                          </span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                  (0x00000200U)                          </span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                 (0x00000400U)                          </span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                 (0x00000800U)                          </span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                 (0x00001000U)                          </span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                 (0x00002000U)                          </span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                 (0x00004000U)                          </span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                 (0x00008000U)                          </span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                  (0x00010000U)                          </span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                  (0x00020000U)                          </span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                  (0x00040000U)                          </span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                  (0x00080000U)                          </span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                  (0x00100000U)                          </span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                  (0x00200000U)                          </span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                  (0x00400000U)                          </span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                  (0x00800000U)                          </span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                  (0x01000000U)                          </span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                  (0x02000000U)                          </span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                 (0x04000000U)                          </span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                 (0x08000000U)                          </span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                 (0x10000000U)                          </span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                 (0x20000000U)                          </span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                 (0x40000000U)                          </span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                 (0x80000000U)                          </span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;</div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos              (0U)                                   </span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos)           </span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                  GPIO_LCKR_LCK0_Msk                     </span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 6887</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos              (1U)                                   </span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos)           </span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                  GPIO_LCKR_LCK1_Msk                     </span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 6890</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos              (2U)                                   </span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos)           </span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                  GPIO_LCKR_LCK2_Msk                     </span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 6893</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos              (3U)                                   </span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos)           </span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                  GPIO_LCKR_LCK3_Msk                     </span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 6896</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos              (4U)                                   </span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos)           </span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                  GPIO_LCKR_LCK4_Msk                     </span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 6899</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos              (5U)                                   </span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos)           </span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                  GPIO_LCKR_LCK5_Msk                     </span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 6902</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos              (6U)                                   </span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos)           </span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                  GPIO_LCKR_LCK6_Msk                     </span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 6905</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos              (7U)                                   </span></div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos)           </span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                  GPIO_LCKR_LCK7_Msk                     </span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 6908</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos              (8U)                                   </span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos)           </span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                  GPIO_LCKR_LCK8_Msk                     </span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 6911</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos              (9U)                                   </span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos)           </span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                  GPIO_LCKR_LCK9_Msk                     </span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 6914</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos             (10U)                                  </span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos)          </span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                 GPIO_LCKR_LCK10_Msk                    </span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 6917</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos             (11U)                                  </span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos)          </span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                 GPIO_LCKR_LCK11_Msk                    </span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 6920</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos             (12U)                                  </span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos)          </span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                 GPIO_LCKR_LCK12_Msk                    </span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 6923</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos             (13U)                                  </span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos)          </span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                 GPIO_LCKR_LCK13_Msk                    </span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 6926</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos             (14U)                                  </span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos)          </span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                 GPIO_LCKR_LCK14_Msk                    </span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 6929</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos             (15U)                                  </span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos)          </span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                 GPIO_LCKR_LCK15_Msk                    </span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 6932</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos              (16U)                                  </span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos)           </span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                  GPIO_LCKR_LCKK_Msk                     </span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 6935</a></span>&#160;</div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register  ********************/</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Pos             (0U)                                   </span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL0_Pos)          </span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0                 GPIO_AFRL_AFRL0_Msk                    </span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f315a9807c36a14ec498f6348168345"> 6940</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Pos             (4U)                                   </span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL1_Pos)          </span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1                 GPIO_AFRL_AFRL1_Msk                    </span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5b659d9fb907a21c2d3afe5fb19f10"> 6943</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Pos             (8U)                                   </span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL2_Pos)          </span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2                 GPIO_AFRL_AFRL2_Msk                    </span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7636c00ff48f6ecebeea4564326e210"> 6946</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Pos             (12U)                                  </span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL3_Pos)          </span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3                 GPIO_AFRL_AFRL3_Msk                    </span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76cba0d408062489c28df042dcd30210"> 6949</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Pos             (16U)                                  </span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL4_Pos)          </span></div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4                 GPIO_AFRL_AFRL4_Msk                    </span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d16b4d7f2c4dd126fc8f6c94b47bd92"> 6952</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Pos             (20U)                                  </span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL5_Pos)          </span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5                 GPIO_AFRL_AFRL5_Msk                    </span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2afa964b91f1fe6945b482897e1b0d82"> 6955</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Pos             (24U)                                  </span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL6_Pos)          </span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6                 GPIO_AFRL_AFRL6_Msk                    </span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga329563a3d4a838301576e55ba129a60d"> 6958</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Pos             (28U)                                  </span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL7_Pos)          </span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7                 GPIO_AFRL_AFRL7_Msk                    </span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268f85d9983cfb7bdcdd92040ab8b2f7"> 6961</a></span>&#160;</div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register  ********************/</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Pos             (0U)                                   </span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH0_Pos)          </span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0                 GPIO_AFRH_AFRH0_Msk                    </span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ce41fe5d385ec28bb04dcc7a40f946"> 6966</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Pos             (4U)                                   </span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH1_Pos)          </span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1                 GPIO_AFRH_AFRH1_Msk                    </span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae312de282238e1fe17c1a1c44e0bf56f"> 6969</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Pos             (8U)                                   </span></div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH2_Pos)          </span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2                 GPIO_AFRH_AFRH2_Msk                    </span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5135a001e76392c0b606c76ef665fe"> 6972</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Pos             (12U)                                  </span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH3_Pos)          </span></div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3                 GPIO_AFRH_AFRH3_Msk                    </span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104c8bf9e1c968cad76a228785ed9c4e"> 6975</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Pos             (16U)                                  </span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH4_Pos)          </span></div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4                 GPIO_AFRH_AFRH4_Msk                    </span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b80f05acb0194c873ad020d2796ed4"> 6978</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Pos             (20U)                                  </span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH5_Pos)          </span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5                 GPIO_AFRH_AFRH5_Msk                    </span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe0ed08fe7fe25ee03a39b6e319fbd1"> 6981</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Pos             (24U)                                  </span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH6_Pos)          </span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6                 GPIO_AFRH_AFRH6_Msk                    </span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4298c4f07553fceb14ea59fdd7d453f6"> 6984</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Pos             (28U)                                  </span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH7_Pos)          </span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7                 GPIO_AFRH_AFRH7_Msk                    </span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042ad530db56232aa7f0116154e55e07"> 6987</a></span>&#160;</div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_0                   (0x00000001U)                          </span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_1                   (0x00000002U)                          </span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_2                   (0x00000004U)                          </span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_3                   (0x00000008U)                          </span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_4                   (0x00000010U)                          </span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_5                   (0x00000020U)                          </span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_6                   (0x00000040U)                          </span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_7                   (0x00000080U)                          </span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_8                   (0x00000100U)                          </span></div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_9                   (0x00000200U)                          </span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_10                  (0x00000400U)                          </span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_11                  (0x00000800U)                          </span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_12                  (0x00001000U)                          </span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_13                  (0x00002000U)                          </span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_14                  (0x00004000U)                          </span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_15                  (0x00008000U)                          </span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;</div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;</div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)                                      </span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1U &lt;&lt; I2C_CR1_PE_Pos)                  </span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 7016</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)                                      </span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 7017</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1U &lt;&lt; I2C_CR1_TXIE_Pos)                </span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74"> 7019</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)                                      </span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 7020</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1U &lt;&lt; I2C_CR1_RXIE_Pos)                </span></div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 7022</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)                                      </span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 7023</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1U &lt;&lt; I2C_CR1_ADDRIE_Pos)              </span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 7025</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)                                      </span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 7026</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1U &lt;&lt; I2C_CR1_NACKIE_Pos)              </span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 7028</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)                                      </span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 7029</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1U &lt;&lt; I2C_CR1_STOPIE_Pos)              </span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 7031</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)                                      </span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 7032</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1U &lt;&lt; I2C_CR1_TCIE_Pos)                </span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 7034</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)                                      </span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 7035</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1U &lt;&lt; I2C_CR1_ERRIE_Pos)               </span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 7037</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)                                      </span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 7038</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFU &lt;&lt; I2C_CR1_DNF_Pos)                 </span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 7040</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)                                     </span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6"> 7041</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1U &lt;&lt; I2C_CR1_ANFOFF_Pos)              </span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 7043</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos            (13U)                                     </span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 7044</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk            (0x1U &lt;&lt; I2C_CR1_SWRST_Pos)               </span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         </span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 7046</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)                                     </span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 7047</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1U &lt;&lt; I2C_CR1_TXDMAEN_Pos)             </span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 7049</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)                                     </span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650"> 7050</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1U &lt;&lt; I2C_CR1_RXDMAEN_Pos)             </span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 7052</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)                                     </span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 7053</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1U &lt;&lt; I2C_CR1_SBC_Pos)                 </span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 7055</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)                                     </span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2"> 7056</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos)           </span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 7058</a></span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN_Pos            (18U)                                     </span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 7059</a></span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN_Msk            (0x1U &lt;&lt; I2C_CR1_WUPEN_Pos)               </span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         </span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62"> 7061</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)                                     </span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75"> 7062</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1U &lt;&lt; I2C_CR1_GCEN_Pos)                </span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 7064</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)                                     </span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c"> 7065</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1U &lt;&lt; I2C_CR1_SMBHEN_Pos)              </span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 7067</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)                                     </span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 7068</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1U &lt;&lt; I2C_CR1_SMBDEN_Pos)              </span></div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 7070</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)                                     </span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263"> 7071</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1U &lt;&lt; I2C_CR1_ALERTEN_Pos)             </span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 7073</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)                                     </span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 7074</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1U &lt;&lt; I2C_CR1_PECEN_Pos)               </span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5"> 7077</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)                                      </span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFU &lt;&lt; I2C_CR2_SADD_Pos)              </span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 7081</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)                                     </span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 7082</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1U &lt;&lt; I2C_CR2_RD_WRN_Pos)              </span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61"> 7084</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)                                     </span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 7085</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1U &lt;&lt; I2C_CR2_ADD10_Pos)               </span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 7087</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)                                     </span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 7088</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1U &lt;&lt; I2C_CR2_HEAD10R_Pos)             </span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 7090</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START_Pos            (13U)                                     </span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 7091</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START_Msk            (0x1U &lt;&lt; I2C_CR2_START_Pos)               </span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 7093</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)                                     </span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 7094</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1U &lt;&lt; I2C_CR2_STOP_Pos)                </span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be"> 7096</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)                                     </span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 7097</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1U &lt;&lt; I2C_CR2_NACK_Pos)                </span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 7099</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)                                     </span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 7100</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFU &lt;&lt; I2C_CR2_NBYTES_Pos)             </span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc"> 7102</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)                                     </span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 7103</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1U &lt;&lt; I2C_CR2_RELOAD_Pos)              </span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 7105</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)                                     </span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 7106</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1U &lt;&lt; I2C_CR2_AUTOEND_Pos)             </span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57"> 7108</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)                                     </span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 7109</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1U &lt;&lt; I2C_CR2_PECBYTE_Pos)             </span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 7112</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)                                      </span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFU &lt;&lt; I2C_OAR1_OA1_Pos)              </span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731"> 7116</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)                                     </span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 7117</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1U &lt;&lt; I2C_OAR1_OA1MODE_Pos)            </span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 7119</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)                                     </span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 7120</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1U &lt;&lt; I2C_OAR1_OA1EN_Pos)              </span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 7123</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)                                      </span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FU &lt;&lt; I2C_OAR2_OA2_Pos)               </span></div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d"> 7127</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)                                      </span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 7128</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7U &lt;&lt; I2C_OAR2_OA2MSK_Pos)             </span></div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 7130</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0x00000000U)                             </span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 7131</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)                                      </span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 7132</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK01_Pos)          </span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 7134</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)                                      </span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 7135</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK02_Pos)          </span></div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 7137</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)                                      </span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c"> 7138</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3U &lt;&lt; I2C_OAR2_OA2MASK03_Pos)          </span></div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a"> 7140</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)                                     </span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473"> 7141</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK04_Pos)          </span></div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692"> 7143</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)                                      </span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 7144</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5U &lt;&lt; I2C_OAR2_OA2MASK05_Pos)          </span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280"> 7146</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)                                      </span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 7147</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3U &lt;&lt; I2C_OAR2_OA2MASK06_Pos)          </span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 7149</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)                                      </span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 7150</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7U &lt;&lt; I2C_OAR2_OA2MASK07_Pos)          </span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 7152</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)                                     </span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 7153</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1U &lt;&lt; I2C_OAR2_OA2EN_Pos)              </span></div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 7156</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)                                      </span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFU &lt;&lt; I2C_TIMINGR_SCLL_Pos)           </span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781"> 7160</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)                                      </span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 7161</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFU &lt;&lt; I2C_TIMINGR_SCLH_Pos)           </span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 7163</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)                                     </span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 7164</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFU &lt;&lt; I2C_TIMINGR_SDADEL_Pos)          </span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 7166</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)                                     </span></div><div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 7167</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFU &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)          </span></div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 7169</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)                                     </span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 7170</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFU &lt;&lt; I2C_TIMINGR_PRESC_Pos)           </span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7"> 7173</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)                                      </span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)     </span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075"> 7177</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)                                     </span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453"> 7178</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1U &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)          </span></div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 7180</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)                                     </span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 7181</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1U &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)       </span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 7183</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)                                     </span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 7184</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)     </span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 7186</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)                                     </span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 7187</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1U &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)         </span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 7190</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)                                      </span></div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1U &lt;&lt; I2C_ISR_TXE_Pos)                 </span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437"> 7194</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)                                      </span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351"> 7195</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1U &lt;&lt; I2C_ISR_TXIS_Pos)                </span></div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 7197</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)                                      </span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5"> 7198</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1U &lt;&lt; I2C_ISR_RXNE_Pos)                </span></div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 7200</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)                                      </span></div><div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 7201</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1U &lt;&lt; I2C_ISR_ADDR_Pos)                </span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 7203</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)                                      </span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 7204</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1U &lt;&lt; I2C_ISR_NACKF_Pos)               </span></div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 7206</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)                                      </span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 7207</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1U &lt;&lt; I2C_ISR_STOPF_Pos)               </span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 7209</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)                                      </span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7"> 7210</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1U &lt;&lt; I2C_ISR_TC_Pos)                  </span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb"> 7212</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)                                      </span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 7213</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1U &lt;&lt; I2C_ISR_TCR_Pos)                 </span></div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 7215</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)                                      </span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 7216</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1U &lt;&lt; I2C_ISR_BERR_Pos)                </span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 7218</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)                                      </span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 7219</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1U &lt;&lt; I2C_ISR_ARLO_Pos)                </span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 7221</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)                                     </span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 7222</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1U &lt;&lt; I2C_ISR_OVR_Pos)                 </span></div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 7224</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)                                     </span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914"> 7225</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1U &lt;&lt; I2C_ISR_PECERR_Pos)              </span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab"> 7227</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)                                     </span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 7228</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1U &lt;&lt; I2C_ISR_TIMEOUT_Pos)             </span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 7230</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)                                     </span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 7231</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1U &lt;&lt; I2C_ISR_ALERT_Pos)               </span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 7233</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)                                     </span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 7234</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1U &lt;&lt; I2C_ISR_BUSY_Pos)                </span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 7236</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)                                     </span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 7237</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1U &lt;&lt; I2C_ISR_DIR_Pos)                 </span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 7239</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)                                     </span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 7240</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FU &lt;&lt; I2C_ISR_ADDCODE_Pos)            </span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 7243</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)                                      </span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1U &lt;&lt; I2C_ICR_ADDRCF_Pos)              </span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 7247</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)                                      </span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92"> 7248</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1U &lt;&lt; I2C_ICR_NACKCF_Pos)              </span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 7250</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)                                      </span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472"> 7251</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1U &lt;&lt; I2C_ICR_STOPCF_Pos)              </span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 7253</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)                                      </span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 7254</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1U &lt;&lt; I2C_ICR_BERRCF_Pos)              </span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 7256</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)                                      </span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 7257</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1U &lt;&lt; I2C_ICR_ARLOCF_Pos)              </span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 7259</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)                                     </span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 7260</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1U &lt;&lt; I2C_ICR_OVRCF_Pos)               </span></div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 7262</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)                                     </span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 7263</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1U &lt;&lt; I2C_ICR_PECCF_Pos)               </span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 7265</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)                                     </span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 7266</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1U &lt;&lt; I2C_ICR_TIMOUTCF_Pos)            </span></div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69"> 7268</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)                                     </span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136"> 7269</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1U &lt;&lt; I2C_ICR_ALERTCF_Pos)             </span></div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 7272</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)                                      </span></div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFU &lt;&lt; I2C_PECR_PEC_Pos)               </span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89"> 7277</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)                                      </span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFU &lt;&lt; I2C_RXDR_RXDATA_Pos)            </span></div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 7282</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)                                      </span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFU &lt;&lt; I2C_TXDR_TXDATA_Pos)            </span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787"> 7287</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                        */</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  *******************/</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)                                              </span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos)                      </span></div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 7297</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)                                              </span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 7301</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0         (0x1U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 7302</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1         (0x2U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 7303</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2         (0x4U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 7305</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)                                              </span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFU &lt;&lt; IWDG_RLR_RL_Pos)                       </span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 7310</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)                                              </span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1U &lt;&lt; IWDG_SR_PVU_Pos)                         </span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 7314</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)                                              </span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 7315</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1U &lt;&lt; IWDG_SR_RVU_Pos)                         </span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 7317</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)                                              </span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 7318</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1U &lt;&lt; IWDG_SR_WVU_Pos)                         </span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 7321</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_KR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)                                              </span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFU &lt;&lt; IWDG_WINR_WIN_Pos)                     </span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d"> 7326</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="comment">/*                          Power Control (PWR)                              */</span></div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;</div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;</div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;</div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  *******************/</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Pos            (0U)                                        </span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Msk            (0x1U &lt;&lt; PWR_CR_LPDS_Pos)                   </span></div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS                PWR_CR_LPDS_Msk                             </span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8"> 7339</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos            (1U)                                        </span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 7340</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk            (0x1U &lt;&lt; PWR_CR_PDDS_Pos)                   </span></div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS                PWR_CR_PDDS_Msk                             </span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 7342</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos            (2U)                                        </span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 7343</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk            (0x1U &lt;&lt; PWR_CR_CWUF_Pos)                   </span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF                PWR_CR_CWUF_Msk                             </span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 7345</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos            (3U)                                        </span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 7346</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk            (0x1U &lt;&lt; PWR_CR_CSBF_Pos)                   </span></div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF                PWR_CR_CSBF_Msk                             </span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 7348</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos             (8U)                                        </span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 7349</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk             (0x1U &lt;&lt; PWR_CR_DBP_Pos)                    </span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define PWR_CR_DBP                 PWR_CR_DBP_Msk                              </span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 7352</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos            (0U)                                        </span></div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk            (0x1U &lt;&lt; PWR_CSR_WUF_Pos)                   </span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF                PWR_CSR_WUF_Msk                             </span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 7356</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos            (1U)                                        </span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 7357</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk            (0x1U &lt;&lt; PWR_CSR_SBF_Pos)                   </span></div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF                PWR_CSR_SBF_Msk                             </span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 7359</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF_Pos    (3U)                                        </span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 7360</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF_Msk    (0x1U &lt;&lt; PWR_CSR_VREFINTRDYF_Pos)           </span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF        PWR_CSR_VREFINTRDYF_Msk                     </span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba"> 7363</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Pos          (8U)                                        </span></div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP1_Pos)                 </span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1              PWR_CSR_EWUP1_Msk                           </span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7"> 7366</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Pos          (9U)                                        </span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 7367</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP2_Pos)                 </span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2              PWR_CSR_EWUP2_Msk                           </span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364"> 7369</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3_Pos          (10U)                                       </span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 7370</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP3_Pos)                 </span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3              PWR_CSR_EWUP3_Msk                           </span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8"> 7372</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP4_Pos          (11U)                                       </span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3"> 7373</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP4_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP4_Pos)                 </span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP4              PWR_CSR_EWUP4_Msk                           </span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0e9fe0b2b4ac1fafd630fb1bc6fcb2"> 7375</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP5_Pos          (12U)                                       </span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b48787e04aafe28600923a1787f0ec"> 7376</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP5_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP5_Pos)                 </span></div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP5              PWR_CSR_EWUP5_Msk                           </span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d17fe14614eebb6d6122b820753fad"> 7378</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP6_Pos          (13U)                                       </span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f09de82a098063a2d945e8b40caa5c"> 7379</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP6_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP6_Pos)                 </span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP6              PWR_CSR_EWUP6_Msk                           </span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d1b84869497aa92cecd35260328d21f"> 7381</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP7_Pos          (14U)                                       </span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70243db94d773466d0e86dfdf9728dab"> 7382</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP7_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP7_Pos)                 </span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP7              PWR_CSR_EWUP7_Msk                           </span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1d5f86ebf23cb1f7637ee4c2fbac24"> 7384</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP8_Pos          (15U)                                       </span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d653fa81645630cad2cb0869644ca11"> 7385</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP8_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP8_Pos)                 </span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP8              PWR_CSR_EWUP8_Msk                           </span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f4798d022c496f1bcab1d672838bc3"> 7388</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="comment">/*                         Reset and Clock Control                           */</span></div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define RCC_HSI48_SUPPORT           </span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor">#define RCC_PLLSRC_PREDIV1_SUPPORT  </span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fabd25becec9520a442c02751692c6"> 7399</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                         (0U)                          </span></div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                         (0x1U &lt;&lt; RCC_CR_HSION_Pos)    </span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define RCC_CR_HSION                             RCC_CR_HSION_Msk              </span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 7403</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                        (1U)                          </span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 7404</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                        (0x1U &lt;&lt; RCC_CR_HSIRDY_Pos)   </span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                            RCC_CR_HSIRDY_Msk             </span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 7407</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Pos                       (3U)                          </span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Msk                       (0x1FU &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM                           RCC_CR_HSITRIM_Msk            </span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add"> 7410</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_0                         (0x01U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 7411</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_1                         (0x02U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 7412</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_2                         (0x04U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 7413</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_3                         (0x08U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 7414</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_4                         (0x10U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 7416</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Pos                        (8U)                          </span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Msk                        (0xFFU &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL                            RCC_CR_HSICAL_Msk             </span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3"> 7419</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_0                          (0x01U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 7420</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_1                          (0x02U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 7421</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_2                          (0x04U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 7422</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_3                          (0x08U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 7423</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_4                          (0x10U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 7424</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_5                          (0x20U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 7425</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_6                          (0x40U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 7426</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_7                          (0x80U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 7428</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                         (16U)                         </span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                         (0x1U &lt;&lt; RCC_CR_HSEON_Pos)    </span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                             RCC_CR_HSEON_Msk              </span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 7431</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                        (17U)                         </span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 7432</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                        (0x1U &lt;&lt; RCC_CR_HSERDY_Pos)   </span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                            RCC_CR_HSERDY_Msk             </span></div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 7434</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                        (18U)                         </span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 7435</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                        (0x1U &lt;&lt; RCC_CR_HSEBYP_Pos)   </span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                            RCC_CR_HSEBYP_Msk             </span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 7437</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos                         (19U)                         </span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 7438</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk                         (0x1U &lt;&lt; RCC_CR_CSSON_Pos)    </span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                             RCC_CR_CSSON_Msk              </span></div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 7440</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                         (24U)                         </span></div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 7441</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                         (0x1U &lt;&lt; RCC_CR_PLLON_Pos)    </span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                             RCC_CR_PLLON_Msk              </span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 7443</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                        (25U)                         </span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 7444</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                        (0x1U &lt;&lt; RCC_CR_PLLRDY_Pos)   </span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                            RCC_CR_PLLRDY_Msk             </span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 7447</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;</div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                          (0U)                          </span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                          (0x3U &lt;&lt; RCC_CFGR_SW_Pos)     </span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 7451</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                              RCC_CFGR_SW_Msk               </span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 7452</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                            (0x1U &lt;&lt; RCC_CFGR_SW_Pos)     </span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 7453</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                            (0x2U &lt;&lt; RCC_CFGR_SW_Pos)     </span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 7455</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                          (0x00000000U)                 </span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                          (0x00000001U)                 </span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 7457</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                          (0x00000002U)                 </span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 7458</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI48                        (0x00000003U)                 </span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                         (2U)                          </span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                         (0x3U &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                             RCC_CFGR_SWS_Msk              </span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 7464</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                           (0x1U &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 7465</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                           (0x2U &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 7467</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                         (0x00000000U)                 </span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                         (0x00000004U)                 </span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 7469</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                         (0x00000008U)                 </span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 7470</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI48                       (0x0000000CU)                 </span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                        (4U)                          </span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                        (0xFU &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                            RCC_CFGR_HPRE_Msk             </span></div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 7476</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                          (0x1U &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 7477</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                          (0x2U &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 7478</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                          (0x4U &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 7479</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                          (0x8U &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 7481</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                       (0x00000000U)                 </span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                       (0x00000080U)                 </span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 7483</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                       (0x00000090U)                 </span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 7484</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                       (0x000000A0U)                 </span></div><div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 7485</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                      (0x000000B0U)                 </span></div><div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 7486</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                      (0x000000C0U)                 </span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 7487</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                     (0x000000D0U)                 </span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 7488</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                     (0x000000E0U)                 </span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 7489</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                     (0x000000F0U)                 </span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_Pos                        (8U)                          </span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_Msk                        (0x7U &lt;&lt; RCC_CFGR_PPRE_Pos)   </span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE                            RCC_CFGR_PPRE_Msk             </span></div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e"> 7495</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_0                          (0x1U &lt;&lt; RCC_CFGR_PPRE_Pos)   </span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9"> 7496</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_1                          (0x2U &lt;&lt; RCC_CFGR_PPRE_Pos)   </span></div><div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad"> 7497</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_2                          (0x4U &lt;&lt; RCC_CFGR_PPRE_Pos)   </span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8"> 7499</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV1                       (0x00000000U)                 </span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2_Pos                   (10U)                         </span></div><div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449"> 7501</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2_Msk                   (0x1U &lt;&lt; RCC_CFGR_PPRE_DIV2_Pos) </span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2                       RCC_CFGR_PPRE_DIV2_Msk        </span></div><div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff"> 7503</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4_Pos                   (8U)                          </span></div><div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888"> 7504</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4_Msk                   (0x5U &lt;&lt; RCC_CFGR_PPRE_DIV4_Pos) </span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4                       RCC_CFGR_PPRE_DIV4_Msk        </span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0"> 7506</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8_Pos                   (9U)                          </span></div><div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7"> 7507</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8_Msk                   (0x3U &lt;&lt; RCC_CFGR_PPRE_DIV8_Pos) </span></div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8                       RCC_CFGR_PPRE_DIV8_Msk        </span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107"> 7509</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16_Pos                  (8U)                          </span></div><div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2"> 7510</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16_Msk                  (0x7U &lt;&lt; RCC_CFGR_PPRE_DIV16_Pos) </span></div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16                      RCC_CFGR_PPRE_DIV16_Msk       </span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Pos                      (14U)                         </span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Msk                      (0x1U &lt;&lt; RCC_CFGR_ADCPRE_Pos) </span></div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE                          RCC_CFGR_ADCPRE_Msk           </span></div><div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb"> 7518</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV2                     (0x00000000U)                 </span></div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV4                     (0x00004000U)                 </span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402"> 7521</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos                      (15U)                         </span></div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk                      (0x3U &lt;&lt; RCC_CFGR_PLLSRC_Pos) </span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC                          RCC_CFGR_PLLSRC_Msk           </span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b"> 7524</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_DIV2                 (0x00000000U)                 </span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 7525</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_PREDIV               (0x00008000U)                 </span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850"> 7526</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_PREDIV               (0x00010000U)                 </span></div><div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a316c8ed6d420232db62254bd4d4d2"> 7527</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI48_PREDIV             (0x00018000U)                 </span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c7e06f4fb3061ec060ad9f23b02885e"> 7529</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Pos                    (17U)                         </span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Msk                    (0x1U &lt;&lt; RCC_CFGR_PLLXTPRE_Pos) </span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE                        RCC_CFGR_PLLXTPRE_Msk         </span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a"> 7532</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1        (0x00000000U)                 </span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a"> 7533</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2        (0x00020000U)                 </span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Pos                      (18U)                         </span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Msk                      (0xFU &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL                          RCC_CFGR_PLLMUL_Msk           </span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65"> 7539</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_0                        (0x1U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309"> 7540</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_1                        (0x2U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3"> 7541</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_2                        (0x4U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393"> 7542</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_3                        (0x8U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a"> 7544</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL2                         (0x00000000U)                 </span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL3                         (0x00040000U)                 </span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f"> 7546</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL4                         (0x00080000U)                 </span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b"> 7547</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL5                         (0x000C0000U)                 </span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae"> 7548</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL6                         (0x00100000U)                 </span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93"> 7549</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL7                         (0x00140000U)                 </span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7"> 7550</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL8                         (0x00180000U)                 </span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5"> 7551</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL9                         (0x001C0000U)                 </span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16"> 7552</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL10                        (0x00200000U)                 </span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918"> 7553</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL11                        (0x00240000U)                 </span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e"> 7554</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL12                        (0x00280000U)                 </span></div><div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8"> 7555</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL13                        (0x002C0000U)                 </span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392"> 7556</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL14                        (0x00300000U)                 </span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c"> 7557</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL15                        (0x00340000U)                 </span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96"> 7558</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL16                        (0x00380000U)                 </span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_Pos                      (22U)                         </span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_Msk                      (0x1U &lt;&lt; RCC_CFGR_USBPRE_Pos) </span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE                          RCC_CFGR_USBPRE_Msk           </span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Pos                         (24U)                         </span></div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Msk                         (0xFU &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO                             RCC_CFGR_MCO_Msk              </span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736"> 7569</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_0                           (0x1U &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde"> 7570</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_1                           (0x2U &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 7571</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_2                           (0x4U &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b"> 7572</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_3                           (0x08000000U)                 </span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59d17bb46b86da604ad501946045b244"> 7574</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLOCK                     (0x00000000U)                 </span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI14                       (0x01000000U)                 </span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 7576</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSI                         (0x02000000U)                 </span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a"> 7577</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSE                         (0x03000000U)                 </span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a"> 7578</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                      (0x04000000U)                 </span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd"> 7579</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI                         (0x05000000U)                 </span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 7580</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE                         (0x06000000U)                 </span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 7581</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL                         (0x07000000U)                 </span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 7582</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI48                       (0x08000000U)                 </span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9"> 7584</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                      (28U)                         </span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                      (0x7U &lt;&lt; RCC_CFGR_MCOPRE_Pos) </span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE                          RCC_CFGR_MCOPRE_Msk           </span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 7587</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                     (0x00000000U)                 </span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 7588</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                     (0x10000000U)                 </span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 7589</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                     (0x20000000U)                 </span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659"> 7590</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                     (0x30000000U)                 </span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 7591</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16                    (0x40000000U)                 </span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 7592</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV32                    (0x50000000U)                 </span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 7593</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV64                    (0x60000000U)                 </span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816"> 7594</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV128                   (0x70000000U)                 </span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70"> 7596</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV_Pos                    (31U)                         </span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV_Msk                    (0x1U &lt;&lt; RCC_CFGR_PLLNODIV_Pos) </span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV                        RCC_CFGR_PLLNODIV_Msk         </span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0"> 7600</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL                      RCC_CFGR_MCO</span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_0                    RCC_CFGR_MCO_0</span></div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_1                    RCC_CFGR_MCO_1</span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_2                    RCC_CFGR_MCO_2</span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_3                    RCC_CFGR_MCO_3</span></div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK              RCC_CFGR_MCO_NOCLOCK</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI14                RCC_CFGR_MCO_HSI14</span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI                  RCC_CFGR_MCO_LSI</span></div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE                  RCC_CFGR_MCO_LSE</span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCO_SYSCLK</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCO_HSI</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCO_HSE</span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_DIV2             RCC_CFGR_MCO_PLL</span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI48                RCC_CFGR_MCO_HSI48</span></div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;</div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                      (0U)                          </span></div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_LSIRDYF_Pos) </span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                          RCC_CIR_LSIRDYF_Msk           </span></div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 7620</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                      (1U)                          </span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 7621</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_LSERDYF_Pos) </span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                          RCC_CIR_LSERDYF_Msk           </span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 7623</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                      (2U)                          </span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 7624</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_HSIRDYF_Pos) </span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                          RCC_CIR_HSIRDYF_Msk           </span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 7626</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                      (3U)                          </span></div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 7627</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_HSERDYF_Pos) </span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                          RCC_CIR_HSERDYF_Msk           </span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 7629</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                      (4U)                          </span></div><div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 7630</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_PLLRDYF_Pos) </span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                          RCC_CIR_PLLRDYF_Msk           </span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 7632</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF_Pos                    (5U)                          </span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 7633</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF_Msk                    (0x1U &lt;&lt; RCC_CIR_HSI14RDYF_Pos) </span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF                        RCC_CIR_HSI14RDYF_Msk         </span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd"> 7635</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYF_Pos                    (6U)                          </span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6"> 7636</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYF_Msk                    (0x1U &lt;&lt; RCC_CIR_HSI48RDYF_Pos) </span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYF                        RCC_CIR_HSI48RDYF_Msk         </span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab78671dd07c3074a68eb2309a1259b80"> 7638</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos                         (7U)                          </span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64"> 7639</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk                         (0x1U &lt;&lt; RCC_CIR_CSSF_Pos)    </span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                             RCC_CIR_CSSF_Msk              </span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 7641</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos                     (8U)                          </span></div><div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 7642</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_LSIRDYIE_Pos) </span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                         RCC_CIR_LSIRDYIE_Msk          </span></div><div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 7644</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos                     (9U)                          </span></div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 7645</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_LSERDYIE_Pos) </span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                         RCC_CIR_LSERDYIE_Msk          </span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 7647</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos                     (10U)                         </span></div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 7648</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_HSIRDYIE_Pos) </span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                         RCC_CIR_HSIRDYIE_Msk          </span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 7650</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos                     (11U)                         </span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 7651</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_HSERDYIE_Pos) </span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                         RCC_CIR_HSERDYIE_Msk          </span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 7653</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos                     (12U)                         </span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 7654</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_PLLRDYIE_Pos) </span></div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                         RCC_CIR_PLLRDYIE_Msk          </span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 7656</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE_Pos                   (13U)                         </span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 7657</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE_Msk                   (0x1U &lt;&lt; RCC_CIR_HSI14RDYIE_Pos) </span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE                       RCC_CIR_HSI14RDYIE_Msk        </span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422"> 7659</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYIE_Pos                   (14U)                         </span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4"> 7660</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYIE_Msk                   (0x1U &lt;&lt; RCC_CIR_HSI48RDYIE_Pos) </span></div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYIE                       RCC_CIR_HSI48RDYIE_Msk        </span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc660691371161a8564be5ded33bf20d"> 7662</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                      (16U)                         </span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd"> 7663</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_LSIRDYC_Pos) </span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                          RCC_CIR_LSIRDYC_Msk           </span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 7665</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                      (17U)                         </span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 7666</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_LSERDYC_Pos) </span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                          RCC_CIR_LSERDYC_Msk           </span></div><div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 7668</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                      (18U)                         </span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 7669</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_HSIRDYC_Pos) </span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                          RCC_CIR_HSIRDYC_Msk           </span></div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 7671</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                      (19U)                         </span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 7672</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_HSERDYC_Pos) </span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                          RCC_CIR_HSERDYC_Msk           </span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 7674</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                      (20U)                         </span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 7675</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_PLLRDYC_Pos) </span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                          RCC_CIR_PLLRDYC_Msk           </span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 7677</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC_Pos                    (21U)                         </span></div><div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 7678</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC_Msk                    (0x1U &lt;&lt; RCC_CIR_HSI14RDYC_Pos) </span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC                        RCC_CIR_HSI14RDYC_Msk         </span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf"> 7680</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYC_Pos                    (22U)                         </span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12"> 7681</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYC_Msk                    (0x1U &lt;&lt; RCC_CIR_HSI48RDYC_Pos) </span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI48RDYC                        RCC_CIR_HSI48RDYC_Msk         </span></div><div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae54be1cb9f41b9bb7ca535b93dd6d7"> 7683</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos                         (23U)                         </span></div><div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6692a9bfd5dabbeb87782224cbe2544c"> 7684</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk                         (0x1U &lt;&lt; RCC_CIR_CSSC_Pos)    </span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                             RCC_CIR_CSSC_Msk              </span></div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 7687</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos               (0U)                          </span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk               (0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST                   RCC_APB2RSTR_SYSCFGRST_Msk    </span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 7691</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos                  (9U)                          </span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 7692</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk                  (0x1U &lt;&lt; RCC_APB2RSTR_ADCRST_Pos) </span></div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST                      RCC_APB2RSTR_ADCRST_Msk       </span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 7694</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos                 (11U)                         </span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 7695</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk                 (0x1U &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos) </span></div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                     RCC_APB2RSTR_TIM1RST_Msk      </span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 7697</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos                 (12U)                         </span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 7698</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk                 (0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos) </span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                     RCC_APB2RSTR_SPI1RST_Msk      </span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 7700</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos               (14U)                         </span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 7701</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk               (0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST                   RCC_APB2RSTR_USART1RST_Msk    </span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 7703</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM15RST_Pos                (16U)                         </span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 7704</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM15RST_Msk                (0x1U &lt;&lt; RCC_APB2RSTR_TIM15RST_Pos) </span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM15RST                    RCC_APB2RSTR_TIM15RST_Msk     </span></div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393"> 7706</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Pos                (17U)                         </span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf"> 7707</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Msk                (0x1U &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos) </span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST                    RCC_APB2RSTR_TIM16RST_Msk     </span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283"> 7709</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Pos                (18U)                         </span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2"> 7710</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Msk                (0x1U &lt;&lt; RCC_APB2RSTR_TIM17RST_Pos) </span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST                    RCC_APB2RSTR_TIM17RST_Msk     </span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be"> 7712</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST_Pos               (22U)                         </span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1"> 7713</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST_Msk               (0x1U &lt;&lt; RCC_APB2RSTR_DBGMCURST_Pos) </span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST                   RCC_APB2RSTR_DBGMCURST_Msk    </span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                RCC_APB2RSTR_ADCRST          </span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;</div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  ****************/</span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos                 (0U)                          </span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos) </span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST                     RCC_APB1RSTR_TIM2RST_Msk      </span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb"> 7723</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos                 (1U)                          </span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 7724</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos) </span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                     RCC_APB1RSTR_TIM3RST_Msk      </span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 7726</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos                 (4U)                          </span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 7727</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos) </span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST                     RCC_APB1RSTR_TIM6RST_Msk      </span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f"> 7729</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Pos                 (5U)                          </span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 7730</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos) </span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST                     RCC_APB1RSTR_TIM7RST_Msk      </span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748"> 7732</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Pos                (8U)                          </span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 7733</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Msk                (0x1U &lt;&lt; RCC_APB1RSTR_TIM14RST_Pos) </span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST                    RCC_APB1RSTR_TIM14RST_Msk     </span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a"> 7735</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos                 (11U)                         </span></div><div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002"> 7736</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos) </span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                     RCC_APB1RSTR_WWDGRST_Msk      </span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 7738</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos                 (14U)                         </span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 7739</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos) </span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST                     RCC_APB1RSTR_SPI2RST_Msk      </span></div><div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54"> 7741</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos               (17U)                         </span></div><div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 7742</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk               (0x1U &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST                   RCC_APB1RSTR_USART2RST_Msk    </span></div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 7744</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Pos               (18U)                         </span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 7745</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Msk               (0x1U &lt;&lt; RCC_APB1RSTR_USART3RST_Pos) </span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST                   RCC_APB1RSTR_USART3RST_Msk    </span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf"> 7747</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART4RST_Pos               (19U)                         </span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 7748</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART4RST_Msk               (0x1U &lt;&lt; RCC_APB1RSTR_USART4RST_Pos) </span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART4RST                   RCC_APB1RSTR_USART4RST_Msk    </span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18"> 7750</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos                 (21U)                         </span></div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc"> 7751</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos) </span></div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                     RCC_APB1RSTR_I2C1RST_Msk      </span></div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 7753</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos                 (22U)                         </span></div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 7754</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos) </span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST                     RCC_APB1RSTR_I2C2RST_Msk      </span></div><div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 7756</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST_Pos                  (23U)                         </span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 7757</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST_Msk                  (0x1U &lt;&lt; RCC_APB1RSTR_USBRST_Pos) </span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST                      RCC_APB1RSTR_USBRST_Msk       </span></div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c"> 7759</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CANRST_Pos                  (25U)                         </span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f"> 7760</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CANRST_Msk                  (0x1U &lt;&lt; RCC_APB1RSTR_CANRST_Pos) </span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CANRST                      RCC_APB1RSTR_CANRST_Msk       </span></div><div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab422b2515167c820c8985f2355ef69a2"> 7762</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CRSRST_Pos                  (27U)                         </span></div><div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9931aa7274a24666d5f7c45f77849e"> 7763</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CRSRST_Msk                  (0x1U &lt;&lt; RCC_APB1RSTR_CRSRST_Pos) </span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CRSRST                      RCC_APB1RSTR_CRSRST_Msk       </span></div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2"> 7765</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos                  (28U)                         </span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30"> 7766</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk                  (0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos) </span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                      RCC_APB1RSTR_PWRRST_Msk       </span></div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 7768</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Pos                  (29U)                         </span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 7769</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Msk                  (0x1U &lt;&lt; RCC_APB1RSTR_DACRST_Pos) </span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST                      RCC_APB1RSTR_DACRST_Msk       </span></div><div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995"> 7771</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CECRST_Pos                  (30U)                         </span></div><div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 7772</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CECRST_Msk                  (0x1U &lt;&lt; RCC_APB1RSTR_CECRST_Pos) </span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CECRST                      RCC_APB1RSTR_CECRST_Msk       </span></div><div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cfc209641d50b28c27155d99f3cf7b2"> 7775</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN_Pos                     (0U)                          </span></div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN_Msk                     (0x1U &lt;&lt; RCC_AHBENR_DMAEN_Pos) </span></div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN                         RCC_AHBENR_DMAEN_Msk          </span></div><div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112"> 7779</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Pos                    (2U)                          </span></div><div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6"> 7780</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Msk                    (0x1U &lt;&lt; RCC_AHBENR_SRAMEN_Pos) </span></div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN                        RCC_AHBENR_SRAMEN_Msk         </span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff"> 7782</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Pos                   (4U)                          </span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 7783</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_FLITFEN_Pos) </span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN                       RCC_AHBENR_FLITFEN_Msk        </span></div><div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9"> 7785</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos                     (6U)                          </span></div><div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 7786</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk                     (0x1U &lt;&lt; RCC_AHBENR_CRCEN_Pos) </span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                         RCC_AHBENR_CRCEN_Msk          </span></div><div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 7788</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Pos                   (17U)                         </span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 7789</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOAEN_Pos) </span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN                       RCC_AHBENR_GPIOAEN_Msk        </span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb"> 7791</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Pos                   (18U)                         </span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619"> 7792</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOBEN_Pos) </span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN                       RCC_AHBENR_GPIOBEN_Msk        </span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d"> 7794</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Pos                   (19U)                         </span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec"> 7795</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOCEN_Pos) </span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN                       RCC_AHBENR_GPIOCEN_Msk        </span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d"> 7797</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Pos                   (20U)                         </span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b"> 7798</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIODEN_Pos) </span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN                       RCC_AHBENR_GPIODEN_Msk        </span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5"> 7800</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOEEN_Pos                   (21U)                         </span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890"> 7801</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOEEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOEEN_Pos) </span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOEEN                       RCC_AHBENR_GPIOEEN_Msk        </span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab19a312f151c921ce9bf420d99c96b9d"> 7803</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Pos                   (22U)                         </span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7"> 7804</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOFEN_Pos) </span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN                       RCC_AHBENR_GPIOFEN_Msk        </span></div><div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15"> 7806</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN_Pos                     (24U)                         </span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39"> 7807</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN_Msk                     (0x1U &lt;&lt; RCC_AHBENR_TSCEN_Pos) </span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSCEN                         RCC_AHBENR_TSCEN_Msk          </span></div><div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c"> 7810</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   RCC_AHBENR_DMAEN        </span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor">#define  RCC_AHBENR_TSEN                     RCC_AHBENR_TSCEN        </span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a"> 7814</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2ENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN_Pos             (0U)                          </span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_SYSCFGCOMPEN_Pos) </span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN                 RCC_APB2ENR_SYSCFGCOMPEN_Msk  </span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83"> 7818</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN_Pos                    (9U)                          </span></div><div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f"> 7819</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN_Msk                    (0x1U &lt;&lt; RCC_APB2ENR_ADCEN_Pos) </span></div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN                        RCC_APB2ENR_ADCEN_Msk         </span></div><div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88"> 7821</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos                   (11U)                         </span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261"> 7822</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk                   (0x1U &lt;&lt; RCC_APB2ENR_TIM1EN_Pos) </span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                       RCC_APB2ENR_TIM1EN_Msk        </span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 7824</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos                   (12U)                         </span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 7825</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk                   (0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos) </span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                       RCC_APB2ENR_SPI1EN_Msk        </span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 7827</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos                 (14U)                         </span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 7828</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk                 (0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos) </span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                     RCC_APB2ENR_USART1EN_Msk      </span></div><div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 7830</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM15EN_Pos                  (16U)                         </span></div><div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 7831</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM15EN_Msk                  (0x1U &lt;&lt; RCC_APB2ENR_TIM15EN_Pos) </span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM15EN                      RCC_APB2ENR_TIM15EN_Msk       </span></div><div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada"> 7833</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Pos                  (17U)                         </span></div><div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858"> 7834</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Msk                  (0x1U &lt;&lt; RCC_APB2ENR_TIM16EN_Pos) </span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN                      RCC_APB2ENR_TIM16EN_Msk       </span></div><div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4"> 7836</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Pos                  (18U)                         </span></div><div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910"> 7837</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Msk                  (0x1U &lt;&lt; RCC_APB2ENR_TIM17EN_Pos) </span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN                      RCC_APB2ENR_TIM17EN_Msk       </span></div><div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d"> 7839</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN_Pos                 (22U)                         </span></div><div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c"> 7840</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN_Msk                 (0x1U &lt;&lt; RCC_APB2ENR_DBGMCUEN_Pos) </span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN                     RCC_APB2ENR_DBGMCUEN_Msk      </span></div><div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8"> 7843</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                RCC_APB2ENR_SYSCFGCOMPEN        </span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  RCC_APB2ENR_ADCEN               </span></div><div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 7847</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos                   (0U)                          </span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_TIM2EN_Pos) </span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN                       RCC_APB1ENR_TIM2EN_Msk        </span></div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a"> 7851</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos                   (1U)                          </span></div><div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 7852</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos) </span></div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                       RCC_APB1ENR_TIM3EN_Msk        </span></div><div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 7854</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos                   (4U)                          </span></div><div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 7855</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_TIM6EN_Pos) </span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN                       RCC_APB1ENR_TIM6EN_Msk        </span></div><div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e"> 7857</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Pos                   (5U)                          </span></div><div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 7858</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_TIM7EN_Pos) </span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN                       RCC_APB1ENR_TIM7EN_Msk        </span></div><div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721"> 7860</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Pos                  (8U)                          </span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 7861</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Msk                  (0x1U &lt;&lt; RCC_APB1ENR_TIM14EN_Pos) </span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN                      RCC_APB1ENR_TIM14EN_Msk       </span></div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951"> 7863</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos                   (11U)                         </span></div><div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799"> 7864</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos) </span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                       RCC_APB1ENR_WWDGEN_Msk        </span></div><div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 7866</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos                   (14U)                         </span></div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 7867</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_SPI2EN_Pos) </span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN                       RCC_APB1ENR_SPI2EN_Msk        </span></div><div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 7869</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos                 (17U)                         </span></div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 7870</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk                 (0x1U &lt;&lt; RCC_APB1ENR_USART2EN_Pos) </span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN                     RCC_APB1ENR_USART2EN_Msk      </span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf"> 7872</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Pos                 (18U)                         </span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 7873</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Msk                 (0x1U &lt;&lt; RCC_APB1ENR_USART3EN_Pos) </span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN                     RCC_APB1ENR_USART3EN_Msk      </span></div><div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2"> 7875</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART4EN_Pos                 (19U)                         </span></div><div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 7876</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART4EN_Msk                 (0x1U &lt;&lt; RCC_APB1ENR_USART4EN_Pos) </span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART4EN                     RCC_APB1ENR_USART4EN_Msk      </span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24"> 7878</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos                   (21U)                         </span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb"> 7879</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos) </span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                       RCC_APB1ENR_I2C1EN_Msk        </span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 7881</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos                   (22U)                         </span></div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 7882</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_I2C2EN_Pos) </span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN                       RCC_APB1ENR_I2C2EN_Msk        </span></div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 7884</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN_Pos                    (23U)                         </span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 7885</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN_Msk                    (0x1U &lt;&lt; RCC_APB1ENR_USBEN_Pos) </span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN                        RCC_APB1ENR_USBEN_Msk         </span></div><div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d"> 7887</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CANEN_Pos                    (25U)                         </span></div><div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f"> 7888</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CANEN_Msk                    (0x1U &lt;&lt; RCC_APB1ENR_CANEN_Pos) </span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CANEN                        RCC_APB1ENR_CANEN_Msk         </span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280aad99e606335a176070b82829426c"> 7890</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CRSEN_Pos                    (27U)                         </span></div><div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad447a7fe0f4949f283ea5617eb0535f7"> 7891</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CRSEN_Msk                    (0x1U &lt;&lt; RCC_APB1ENR_CRSEN_Pos) </span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CRSEN                        RCC_APB1ENR_CRSEN_Msk         </span></div><div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e"> 7893</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos                    (28U)                         </span></div><div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf"> 7894</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk                    (0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos) </span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                        RCC_APB1ENR_PWREN_Msk         </span></div><div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 7896</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Pos                    (29U)                         </span></div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 7897</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Msk                    (0x1U &lt;&lt; RCC_APB1ENR_DACEN_Pos) </span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN                        RCC_APB1ENR_DACEN_Msk         </span></div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d"> 7899</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CECEN_Pos                    (30U)                         </span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 7900</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CECEN_Msk                    (0x1U &lt;&lt; RCC_APB1ENR_CECEN_Pos) </span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_CECEN                        RCC_APB1ENR_CECEN_Msk         </span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962dd269da11e9986f48f6c5708993a8"> 7903</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_BDCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Pos                       (0U)                          </span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Msk                       (0x1U &lt;&lt; RCC_BDCR_LSEON_Pos)  </span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                           RCC_BDCR_LSEON_Msk            </span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 7907</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                      (1U)                          </span></div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 7908</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                      (0x1U &lt;&lt; RCC_BDCR_LSERDY_Pos) </span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                          RCC_BDCR_LSERDY_Msk           </span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 7910</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                      (2U)                          </span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 7911</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                      (0x1U &lt;&lt; RCC_BDCR_LSEBYP_Pos) </span></div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                          RCC_BDCR_LSEBYP_Msk           </span></div><div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 7914</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_Pos                      (3U)                          </span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_Msk                      (0x3U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV                          RCC_BDCR_LSEDRV_Msk           </span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6"> 7917</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_0                        (0x1U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c"> 7918</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_1                        (0x2U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e"> 7920</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                      (8U)                          </span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                      (0x3U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL                          RCC_BDCR_RTCSEL_Msk           </span></div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 7923</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_0                        (0x1U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 7924</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_1                        (0x2U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_NOCLOCK                  (0x00000000U)                 </span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSE                      (0x00000100U)                 </span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c"> 7929</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSI                      (0x00000200U)                 </span></div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205"> 7930</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_HSE                      (0x00000300U)                 </span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e"> 7932</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                       (15U)                         </span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                       (0x1U &lt;&lt; RCC_BDCR_RTCEN_Pos)  </span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                           RCC_BDCR_RTCEN_Msk            </span></div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 7935</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Pos                       (16U)                         </span></div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 7936</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Msk                       (0x1U &lt;&lt; RCC_BDCR_BDRST_Pos)  </span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                           RCC_BDCR_BDRST_Msk            </span></div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 7939</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                        (0U)                          </span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                        (0x1U &lt;&lt; RCC_CSR_LSION_Pos)   </span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                            RCC_CSR_LSION_Msk             </span></div><div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 7943</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                       (1U)                          </span></div><div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 7944</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                       (0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos)  </span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                           RCC_CSR_LSIRDY_Msk            </span></div><div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 7946</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                         (24U)                         </span></div><div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 7947</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                         (0x1U &lt;&lt; RCC_CSR_RMVF_Pos)    </span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                             RCC_CSR_RMVF_Msk              </span></div><div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 7949</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos                      (25U)                         </span></div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 7950</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk                      (0x1U &lt;&lt; RCC_CSR_OBLRSTF_Pos) </span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF                          RCC_CSR_OBLRSTF_Msk           </span></div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 7952</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                      (26U)                         </span></div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 7953</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                      (0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos) </span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                          RCC_CSR_PINRSTF_Msk           </span></div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 7955</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                      (27U)                         </span></div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 7956</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                      (0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos) </span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                          RCC_CSR_PORRSTF_Msk           </span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 7958</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                      (28U)                         </span></div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 7959</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                      (0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos) </span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                          RCC_CSR_SFTRSTF_Msk           </span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 7961</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                     (29U)                         </span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 7962</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                     (0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos) </span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                         RCC_CSR_IWDGRSTF_Msk          </span></div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 7964</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                     (30U)                         </span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 7965</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                     (0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos) </span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                         RCC_CSR_WWDGRSTF_Msk          </span></div><div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 7967</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                     (31U)                         </span></div><div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 7968</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                     (0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos) </span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                         RCC_CSR_LPWRRSTF_Msk          </span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 7971</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define  RCC_CSR_OBL                         RCC_CSR_OBLRSTF        </span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5"> 7974</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_AHBRSTR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Pos                 (17U)                         </span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOARST_Pos) </span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST                     RCC_AHBRSTR_GPIOARST_Msk      </span></div><div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29"> 7978</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Pos                 (18U)                         </span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407"> 7979</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOBRST_Pos) </span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST                     RCC_AHBRSTR_GPIOBRST_Msk      </span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88"> 7981</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Pos                 (19U)                         </span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035"> 7982</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOCRST_Pos) </span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST                     RCC_AHBRSTR_GPIOCRST_Msk      </span></div><div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1"> 7984</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Pos                 (20U)                         </span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa"> 7985</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIODRST_Pos) </span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST                     RCC_AHBRSTR_GPIODRST_Msk      </span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe"> 7987</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOERST_Pos                 (21U)                         </span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77"> 7988</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOERST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOERST_Pos) </span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOERST                     RCC_AHBRSTR_GPIOERST_Msk      </span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f79d6e64b60bf83eea1996a68e837d8"> 7990</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Pos                 (22U)                         </span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611"> 7991</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOFRST_Pos) </span></div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST                     RCC_AHBRSTR_GPIOFRST_Msk      </span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6"> 7993</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST_Pos                   (24U)                         </span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86"> 7994</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST_Msk                   (0x1U &lt;&lt; RCC_AHBRSTR_TSCRST_Pos) </span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_TSCRST                       RCC_AHBRSTR_TSCRST_Msk        </span></div><div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7"> 7997</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor">#define  RCC_AHBRSTR_TSRST                   RCC_AHBRSTR_TSCRST         </span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc559f3b723f20f822a9997e5f5ff75f"> 8000</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;</div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_Pos                     (0U)                          </span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_Msk                     (0xFU &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3"> 8004</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV                         RCC_CFGR2_PREDIV_Msk          </span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b"> 8005</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_0                       (0x1U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074"> 8006</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_1                       (0x2U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372"> 8007</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_2                       (0x4U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df"> 8008</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_3                       (0x8U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72"> 8010</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV1                    (0x00000000U)                 </span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV2                    (0x00000001U)                 </span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a"> 8012</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV3                    (0x00000002U)                 </span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1"> 8013</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV4                    (0x00000003U)                 </span></div><div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26"> 8014</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV5                    (0x00000004U)                 </span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681"> 8015</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV6                    (0x00000005U)                 </span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0"> 8016</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV7                    (0x00000006U)                 </span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6"> 8017</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV8                    (0x00000007U)                 </span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185"> 8018</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV9                    (0x00000008U)                 </span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b"> 8019</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV10                   (0x00000009U)                 </span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f"> 8020</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV11                   (0x0000000AU)                 </span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445"> 8021</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV12                   (0x0000000BU)                 </span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69"> 8022</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV13                   (0x0000000CU)                 </span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0"> 8023</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV14                   (0x0000000DU)                 </span></div><div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45"> 8024</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV15                   (0x0000000EU)                 </span></div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc"> 8025</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV16                   (0x0000000FU)                 </span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e"> 8027</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR3 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;</div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_Pos                   (0U)                          </span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_Msk                   (0x3U &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div><div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763"> 8031</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW                       RCC_CFGR3_USART1SW_Msk        </span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8"> 8032</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_0                     (0x1U &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407"> 8033</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_1                     (0x2U &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0"> 8035</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_PCLK                  (0x00000000U)                 </span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_SYSCLK                (0x00000001U)                 </span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08"> 8037</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_LSE                   (0x00000002U)                 </span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2"> 8038</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_HSI                   (0x00000003U)                 </span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_Pos                     (4U)                          </span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_Msk                     (0x1U &lt;&lt; RCC_CFGR3_I2C1SW_Pos) </span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW                         RCC_CFGR3_I2C1SW_Msk          </span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070"> 8045</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_HSI                     (0x00000000U)                 </span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK_Pos              (4U)                          </span></div><div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc"> 8047</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK_Msk              (0x1U &lt;&lt; RCC_CFGR3_I2C1SW_SYSCLK_Pos) </span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK                  RCC_CFGR3_I2C1SW_SYSCLK_Msk   </span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define RCC_CFGR3_CECSW_Pos                      (6U)                          </span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor">#define RCC_CFGR3_CECSW_Msk                      (0x1U &lt;&lt; RCC_CFGR3_CECSW_Pos) </span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="preprocessor">#define RCC_CFGR3_CECSW                          RCC_CFGR3_CECSW_Msk           </span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85"> 8055</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_CECSW_HSI_DIV244               (0x00000000U)                 </span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define RCC_CFGR3_CECSW_LSE_Pos                  (6U)                          </span></div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d913344eeb2e43d2e2b5496094e117a"> 8057</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_CECSW_LSE_Msk                  (0x1U &lt;&lt; RCC_CFGR3_CECSW_LSE_Pos) </span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="preprocessor">#define RCC_CFGR3_CECSW_LSE                      RCC_CFGR3_CECSW_LSE_Msk       </span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USBSW_Pos                      (7U)                          </span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USBSW_Msk                      (0x1U &lt;&lt; RCC_CFGR3_USBSW_Pos) </span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USBSW                          RCC_CFGR3_USBSW_Msk           </span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503920c61d15d8950905089bea2957cf"> 8065</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USBSW_HSI48                    (0x00000000U)                 </span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USBSW_PLLCLK_Pos               (7U)                          </span></div><div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492ba88fcbab4758d2d0adb0f0ed211a"> 8067</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USBSW_PLLCLK_Msk               (0x1U &lt;&lt; RCC_CFGR3_USBSW_PLLCLK_Pos) </span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USBSW_PLLCLK                   RCC_CFGR3_USBSW_PLLCLK_Msk    </span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_Pos                   (16U)                         </span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_Msk                   (0x3U &lt;&lt; RCC_CFGR3_USART2SW_Pos) </span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW                       RCC_CFGR3_USART2SW_Msk        </span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6137f7c5d0664b7e330813ed63294045"> 8074</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_0                     (0x1U &lt;&lt; RCC_CFGR3_USART2SW_Pos) </span></div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990dfdd4bb37aac15b451332946d036a"> 8075</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_1                     (0x2U &lt;&lt; RCC_CFGR3_USART2SW_Pos) </span></div><div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cd2eae24dae1b804dc1d6767d8a113"> 8077</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_PCLK                  (0x00000000U)                 </span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_SYSCLK                (0x00010000U)                 </span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6c591013de0f3ea2951fcacaca2cb0"> 8079</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_LSE                   (0x00020000U)                 </span></div><div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c"> 8080</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART2SW_HSI                   (0x00030000U)                 </span></div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22816802a0c183ebb42f2b93d0cb500"> 8082</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON_Pos                      (0U)                          </span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON_Msk                      (0x1U &lt;&lt; RCC_CR2_HSI14ON_Pos) </span></div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON                          RCC_CR2_HSI14ON_Msk           </span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517"> 8086</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY_Pos                     (1U)                          </span></div><div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e"> 8087</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY_Msk                     (0x1U &lt;&lt; RCC_CR2_HSI14RDY_Pos) </span></div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY                         RCC_CR2_HSI14RDY_Msk          </span></div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2"> 8089</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS_Pos                     (2U)                          </span></div><div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04"> 8090</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS_Msk                     (0x1U &lt;&lt; RCC_CR2_HSI14DIS_Pos) </span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS                         RCC_CR2_HSI14DIS_Msk          </span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276"> 8092</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM_Pos                    (3U)                          </span></div><div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4"> 8093</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM_Msk                    (0x1FU &lt;&lt; RCC_CR2_HSI14TRIM_Pos) </span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM                        RCC_CR2_HSI14TRIM_Msk         </span></div><div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436"> 8095</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL_Pos                     (8U)                          </span></div><div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a"> 8096</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL_Msk                     (0xFFU &lt;&lt; RCC_CR2_HSI14CAL_Pos) </span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL                         RCC_CR2_HSI14CAL_Msk          </span></div><div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006"> 8098</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48ON_Pos                      (16U)                         </span></div><div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb"> 8099</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48ON_Msk                      (0x1U &lt;&lt; RCC_CR2_HSI48ON_Pos) </span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48ON                          RCC_CR2_HSI48ON_Msk           </span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13b8977ab62969c51ea9c4b8b3b02fe0"> 8101</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48RDY_Pos                     (17U)                         </span></div><div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21"> 8102</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48RDY_Msk                     (0x1U &lt;&lt; RCC_CR2_HSI48RDY_Pos) </span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48RDY                         RCC_CR2_HSI48RDY_Msk          </span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98758a77a5e540c646318786757ba1a0"> 8104</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48CAL_Pos                     (24U)                         </span></div><div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e"> 8105</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48CAL_Msk                     (0xFFU &lt;&lt; RCC_CR2_HSI48CAL_Pos) </span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI48CAL                         RCC_CR2_HSI48CAL_Msk          </span></div><div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f"> 8108</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                           */</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="preprocessor">#define RTC_TAMPER1_SUPPORT  </span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="preprocessor">#define RTC_TAMPER2_SUPPORT  </span></div><div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b"> 8118</a></span>&#160;<span class="preprocessor">#define RTC_TAMPER3_SUPPORT  </span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e"> 8119</a></span>&#160;<span class="preprocessor">#define RTC_BACKUP_SUPPORT   </span></div><div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386"> 8120</a></span>&#160;<span class="preprocessor">#define RTC_WAKEUP_SUPPORT   </span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272"> 8122</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Pos                (22U)                                     </span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Msk                (0x1U &lt;&lt; RTC_TR_PM_Pos)                   </span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define RTC_TR_PM                    RTC_TR_PM_Msk                             </span></div><div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 8126</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Pos                (20U)                                     </span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define RTC_TR_HT_Msk                (0x3U &lt;&lt; RTC_TR_HT_Pos)                   </span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define RTC_TR_HT                    RTC_TR_HT_Msk                             </span></div><div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 8129</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                  (0x1U &lt;&lt; RTC_TR_HT_Pos)                   </span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                  (0x2U &lt;&lt; RTC_TR_HT_Pos)                   </span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 8131</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Pos                (16U)                                     </span></div><div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 8132</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Msk                (0xFU &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor">#define RTC_TR_HU                    RTC_TR_HU_Msk                             </span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 8134</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                  (0x1U &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                  (0x2U &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 8136</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                  (0x4U &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 8137</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                  (0x8U &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 8138</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Pos               (12U)                                     </span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 8139</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Msk               (0x7U &lt;&lt; RTC_TR_MNT_Pos)                  </span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                   RTC_TR_MNT_Msk                            </span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 8141</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                 (0x1U &lt;&lt; RTC_TR_MNT_Pos)                  </span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                 (0x2U &lt;&lt; RTC_TR_MNT_Pos)                  </span></div><div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 8143</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                 (0x4U &lt;&lt; RTC_TR_MNT_Pos)                  </span></div><div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 8144</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Pos               (8U)                                      </span></div><div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 8145</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Msk               (0xFU &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor">#define RTC_TR_MNU                   RTC_TR_MNU_Msk                            </span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 8147</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                 (0x1U &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                 (0x2U &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 8149</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                 (0x4U &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 8150</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                 (0x8U &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 8151</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Pos                (4U)                                      </span></div><div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 8152</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Msk                (0x7U &lt;&lt; RTC_TR_ST_Pos)                   </span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define RTC_TR_ST                    RTC_TR_ST_Msk                             </span></div><div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 8154</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                  (0x1U &lt;&lt; RTC_TR_ST_Pos)                   </span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                  (0x2U &lt;&lt; RTC_TR_ST_Pos)                   </span></div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 8156</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                  (0x4U &lt;&lt; RTC_TR_ST_Pos)                   </span></div><div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 8157</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Pos                (0U)                                      </span></div><div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 8158</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Msk                (0xFU &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor">#define RTC_TR_SU                    RTC_TR_SU_Msk                             </span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 8160</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                  (0x1U &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                  (0x2U &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 8162</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                  (0x4U &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 8163</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                  (0x8U &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 8165</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_DR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Pos                (20U)                                     </span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Msk                (0xFU &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define RTC_DR_YT                    RTC_DR_YT_Msk                             </span></div><div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 8169</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                  (0x1U &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                  (0x2U &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 8171</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                  (0x4U &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 8172</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                  (0x8U &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 8173</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Pos                (16U)                                     </span></div><div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 8174</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Msk                (0xFU &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define RTC_DR_YU                    RTC_DR_YU_Msk                             </span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 8176</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                  (0x1U &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                  (0x2U &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 8178</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                  (0x4U &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 8179</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                  (0x8U &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 8180</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Pos               (13U)                                     </span></div><div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 8181</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Msk               (0x7U &lt;&lt; RTC_DR_WDU_Pos)                  </span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="preprocessor">#define RTC_DR_WDU                   RTC_DR_WDU_Msk                            </span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 8183</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                 (0x1U &lt;&lt; RTC_DR_WDU_Pos)                  </span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                 (0x2U &lt;&lt; RTC_DR_WDU_Pos)                  </span></div><div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 8185</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                 (0x4U &lt;&lt; RTC_DR_WDU_Pos)                  </span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 8186</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Pos                (12U)                                     </span></div><div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 8187</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Msk                (0x1U &lt;&lt; RTC_DR_MT_Pos)                   </span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor">#define RTC_DR_MT                    RTC_DR_MT_Msk                             </span></div><div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 8189</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Pos                (8U)                                      </span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define RTC_DR_MU_Msk                (0xFU &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define RTC_DR_MU                    RTC_DR_MU_Msk                             </span></div><div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 8192</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                  (0x1U &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                  (0x2U &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 8194</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                  (0x4U &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 8195</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                  (0x8U &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 8196</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Pos                (4U)                                      </span></div><div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 8197</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Msk                (0x3U &lt;&lt; RTC_DR_DT_Pos)                   </span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define RTC_DR_DT                    RTC_DR_DT_Msk                             </span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 8199</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                  (0x1U &lt;&lt; RTC_DR_DT_Pos)                   </span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                  (0x2U &lt;&lt; RTC_DR_DT_Pos)                   </span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 8201</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Pos                (0U)                                      </span></div><div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 8202</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Msk                (0xFU &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="preprocessor">#define RTC_DR_DU                    RTC_DR_DU_Msk                             </span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 8204</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                  (0x1U &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                  (0x2U &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 8206</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                  (0x4U &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 8207</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                  (0x8U &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 8209</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_CR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Pos               (23U)                                     </span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Msk               (0x1U &lt;&lt; RTC_CR_COE_Pos)                  </span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="preprocessor">#define RTC_CR_COE                   RTC_CR_COE_Msk                            </span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 8213</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Pos              (21U)                                     </span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Msk              (0x3U &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk                           </span></div><div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 8216</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                (0x1U &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                (0x2U &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div><div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 8218</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Pos               (20U)                                     </span></div><div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 8219</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Msk               (0x1U &lt;&lt; RTC_CR_POL_Pos)                  </span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="preprocessor">#define RTC_CR_POL                   RTC_CR_POL_Msk                            </span></div><div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 8221</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Pos             (19U)                                     </span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Msk             (0x1U &lt;&lt; RTC_CR_COSEL_Pos)                </span></div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk                          </span></div><div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 8224</a></span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Pos               (18U)                                     </span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Msk               (0x1U &lt;&lt; RTC_CR_BCK_Pos)                  </span></div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="preprocessor">#define RTC_CR_BCK                   RTC_CR_BCK_Msk                            </span></div><div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d97bd24d58dc469d3992a68a457a02"> 8227</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Pos             (17U)                                     </span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Msk             (0x1U &lt;&lt; RTC_CR_SUB1H_Pos)                </span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk                          </span></div><div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 8230</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Pos             (16U)                                     </span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Msk             (0x1U &lt;&lt; RTC_CR_ADD1H_Pos)                </span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk                          </span></div><div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 8233</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Pos              (15U)                                     </span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Msk              (0x1U &lt;&lt; RTC_CR_TSIE_Pos)                 </span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           </span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 8236</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Pos             (14U)                                     </span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Msk             (0x1U &lt;&lt; RTC_CR_WUTIE_Pos)                </span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          </span></div><div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 8239</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Pos            (12U)                                     </span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Msk            (0x1U &lt;&lt; RTC_CR_ALRAIE_Pos)               </span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk                         </span></div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 8242</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Pos               (11U)                                     </span></div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Msk               (0x1U &lt;&lt; RTC_CR_TSE_Pos)                  </span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="preprocessor">#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            </span></div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 8245</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Pos              (10U)                                     </span></div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Msk              (0x1U &lt;&lt; RTC_CR_WUTE_Pos)                 </span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           </span></div><div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 8248</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Pos             (8U)                                      </span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Msk             (0x1U &lt;&lt; RTC_CR_ALRAE_Pos)                </span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk                          </span></div><div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 8251</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Pos               (6U)                                      </span></div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Msk               (0x1U &lt;&lt; RTC_CR_FMT_Pos)                  </span></div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">#define RTC_CR_FMT                   RTC_CR_FMT_Msk                            </span></div><div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 8254</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Pos           (5U)                                      </span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Msk           (0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos)              </span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk                        </span></div><div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 8257</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Pos           (4U)                                      </span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Msk           (0x1U &lt;&lt; RTC_CR_REFCKON_Pos)              </span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk                        </span></div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 8260</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Pos            (3U)                                      </span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Msk            (0x1U &lt;&lt; RTC_CR_TSEDGE_Pos)               </span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         </span></div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 8263</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Pos           (0U)                                      </span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Msk           (0x7U &lt;&lt; RTC_CR_WUCKSEL_Pos)              </span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        </span></div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 8266</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0             (0x1U &lt;&lt; RTC_CR_WUCKSEL_Pos)              </span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1             (0x2U &lt;&lt; RTC_CR_WUCKSEL_Pos)              </span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 8268</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2             (0x4U &lt;&lt; RTC_CR_WUCKSEL_Pos)              </span></div><div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 8270</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_ISR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Pos          (16U)                                     </span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Msk          (0x1U &lt;&lt; RTC_ISR_RECALPF_Pos)             </span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF              RTC_ISR_RECALPF_Msk                       </span></div><div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 8274</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F_Pos           (15U)                                     </span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F_Msk           (0x1U &lt;&lt; RTC_ISR_TAMP3F_Pos)              </span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F               RTC_ISR_TAMP3F_Msk                        </span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a"> 8277</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Pos           (14U)                                     </span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Msk           (0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos)              </span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F               RTC_ISR_TAMP2F_Msk                        </span></div><div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914"> 8280</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Pos           (13U)                                     </span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Msk           (0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos)              </span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F               RTC_ISR_TAMP1F_Msk                        </span></div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 8283</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Pos            (12U)                                     </span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Msk            (0x1U &lt;&lt; RTC_ISR_TSOVF_Pos)               </span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                RTC_ISR_TSOVF_Msk                         </span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 8286</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Pos              (11U)                                     </span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Msk              (0x1U &lt;&lt; RTC_ISR_TSF_Pos)                 </span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                  RTC_ISR_TSF_Msk                           </span></div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 8289</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Pos             (10U)                                     </span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Msk             (0x1U &lt;&lt; RTC_ISR_WUTF_Pos)                </span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                 RTC_ISR_WUTF_Msk                          </span></div><div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372"> 8292</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Pos            (8U)                                      </span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Msk            (0x1U &lt;&lt; RTC_ISR_ALRAF_Pos)               </span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                RTC_ISR_ALRAF_Msk                         </span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 8295</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Pos             (7U)                                      </span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Msk             (0x1U &lt;&lt; RTC_ISR_INIT_Pos)                </span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                 RTC_ISR_INIT_Msk                          </span></div><div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74"> 8298</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Pos            (6U)                                      </span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Msk            (0x1U &lt;&lt; RTC_ISR_INITF_Pos)               </span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                RTC_ISR_INITF_Msk                         </span></div><div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 8301</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Pos              (5U)                                      </span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Msk              (0x1U &lt;&lt; RTC_ISR_RSF_Pos)                 </span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                  RTC_ISR_RSF_Msk                           </span></div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 8304</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Pos            (4U)                                      </span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Msk            (0x1U &lt;&lt; RTC_ISR_INITS_Pos)               </span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                RTC_ISR_INITS_Msk                         </span></div><div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4"> 8307</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Pos             (3U)                                      </span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Msk             (0x1U &lt;&lt; RTC_ISR_SHPF_Pos)                </span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                 RTC_ISR_SHPF_Msk                          </span></div><div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d"> 8310</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Pos            (2U)                                      </span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Msk            (0x1U &lt;&lt; RTC_ISR_WUTWF_Pos)               </span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                RTC_ISR_WUTWF_Msk                         </span></div><div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2"> 8313</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Pos           (0U)                                      </span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Msk           (0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos)              </span></div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF               RTC_ISR_ALRAWF_Msk                        </span></div><div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 8316</a></span>&#160;</div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  ****************/</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos        (16U)                                     </span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk        (0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos)          </span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk                     </span></div><div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 8321</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos        (0U)                                      </span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk        (0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos)        </span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk                     </span></div><div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 8324</a></span>&#160;</div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  ****************/</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Pos             (0U)                                      </span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Msk             (0xFFFFU &lt;&lt; RTC_WUTR_WUT_Pos)             </span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          </span></div><div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 8329</a></span>&#160;</div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  **************/</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos          (31U)                                     </span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk          (0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos)             </span></div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk                       </span></div><div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 8334</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos         (30U)                                     </span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk         (0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos)            </span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk                      </span></div><div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 8337</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Pos            (28U)                                     </span></div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Msk            (0x3U &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk                         </span></div><div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 8340</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0              (0x1U &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1              (0x2U &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div><div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 8342</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Pos            (24U)                                     </span></div><div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 8343</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Msk            (0xFU &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk                         </span></div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 8345</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0              (0x1U &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1              (0x2U &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 8347</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2              (0x4U &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 8348</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3              (0x8U &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 8349</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos          (23U)                                     </span></div><div class="line"><a name="l08350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 8350</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk          (0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos)             </span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk                       </span></div><div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 8352</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Pos            (22U)                                     </span></div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Msk            (0x1U &lt;&lt; RTC_ALRMAR_PM_Pos)               </span></div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk                         </span></div><div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 8355</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Pos            (20U)                                     </span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Msk            (0x3U &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk                         </span></div><div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 8358</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0              (0x1U &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1              (0x2U &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div><div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 8360</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Pos            (16U)                                     </span></div><div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 8361</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Msk            (0xFU &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk                         </span></div><div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 8363</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0              (0x1U &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1              (0x2U &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l08365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 8365</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2              (0x4U &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 8366</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3              (0x8U &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 8367</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos          (15U)                                     </span></div><div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 8368</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk          (0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos)             </span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk                       </span></div><div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 8370</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Pos           (12U)                                     </span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Msk           (0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk                        </span></div><div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 8373</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0             (0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1             (0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div><div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 8375</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2             (0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div><div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 8376</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Pos           (8U)                                      </span></div><div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 8377</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Msk           (0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk                        </span></div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 8379</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0             (0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1             (0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 8381</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2             (0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 8382</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3             (0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 8383</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos          (7U)                                      </span></div><div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 8384</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk          (0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos)             </span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk                       </span></div><div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 8386</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Pos            (4U)                                      </span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Msk            (0x7U &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk                         </span></div><div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 8389</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0              (0x1U &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1              (0x2U &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div><div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 8391</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2              (0x4U &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div><div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 8392</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Pos            (0U)                                      </span></div><div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 8393</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Msk            (0xFU &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk                         </span></div><div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 8395</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0              (0x1U &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1              (0x2U &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 8397</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2              (0x4U &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l08398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 8398</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3              (0x8U &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 8400</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_WPR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Pos              (0U)                                      </span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Msk              (0xFFU &lt;&lt; RTC_WPR_KEY_Pos)                </span></div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk                           </span></div><div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 8404</a></span>&#160;</div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  *****************/</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Pos               (0U)                                      </span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Msk               (0xFFFFU &lt;&lt; RTC_SSR_SS_Pos)               </span></div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                   RTC_SSR_SS_Msk                            </span></div><div class="line"><a name="l08409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 8409</a></span>&#160;</div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  **************/</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos         (0U)                                      </span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos)         </span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk                      </span></div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 8414</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos         (31U)                                     </span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk         (0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos)            </span></div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk                      </span></div><div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 8417</a></span>&#160;</div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  ****************/</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Pos              (22U)                                     </span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Msk              (0x1U &lt;&lt; RTC_TSTR_PM_Pos)                 </span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           </span></div><div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 8422</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Pos              (20U)                                     </span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Msk              (0x3U &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk                           </span></div><div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 8425</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                (0x1U &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                (0x2U &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div><div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 8427</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Pos              (16U)                                     </span></div><div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 8428</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Msk              (0xFU &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk                           </span></div><div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 8430</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                (0x1U &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                (0x2U &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 8432</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                (0x4U &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 8433</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                (0x8U &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 8434</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Pos             (12U)                                     </span></div><div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 8435</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Msk             (0x7U &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk                          </span></div><div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 8437</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0               (0x1U &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1               (0x2U &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div><div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 8439</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2               (0x4U &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div><div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 8440</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Pos             (8U)                                      </span></div><div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 8441</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Msk             (0xFU &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk                          </span></div><div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 8443</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0               (0x1U &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1               (0x2U &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 8445</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2               (0x4U &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 8446</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3               (0x8U &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 8447</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Pos              (4U)                                      </span></div><div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 8448</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Msk              (0x7U &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk                           </span></div><div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 8450</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                (0x1U &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                (0x2U &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div><div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 8452</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                (0x4U &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 8453</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Pos              (0U)                                      </span></div><div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 8454</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Msk              (0xFU &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk                           </span></div><div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 8456</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                (0x1U &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                (0x2U &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 8458</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                (0x4U &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 8459</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                (0x8U &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 8461</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSDR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Pos             (13U)                                     </span></div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Msk             (0x7U &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          </span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 8465</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0               (0x1U &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1               (0x2U &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 8467</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2               (0x4U &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 8468</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Pos              (12U)                                     </span></div><div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 8469</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Msk              (0x1U &lt;&lt; RTC_TSDR_MT_Pos)                 </span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk                           </span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 8471</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Pos              (8U)                                      </span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Msk              (0xFU &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk                           </span></div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 8474</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                (0x1U &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                (0x2U &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 8476</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                (0x4U &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 8477</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                (0x8U &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 8478</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Pos              (4U)                                      </span></div><div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 8479</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Msk              (0x3U &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk                           </span></div><div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 8481</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                (0x1U &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                (0x2U &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 8483</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Pos              (0U)                                      </span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 8484</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Msk              (0xFU &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk                           </span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 8486</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                (0x1U &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                (0x2U &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 8488</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                (0x4U &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 8489</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                (0x8U &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 8491</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Pos             (0U)                                      </span></div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Msk             (0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos)             </span></div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          </span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 8495</a></span>&#160;</div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALR register  ****************/</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Pos            (15U)                                     </span></div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Msk            (0x1U &lt;&lt; RTC_CALR_CALP_Pos)               </span></div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                RTC_CALR_CALP_Msk                         </span></div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 8500</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Pos           (14U)                                     </span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Msk           (0x1U &lt;&lt; RTC_CALR_CALW8_Pos)              </span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk                        </span></div><div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 8503</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Pos          (13U)                                     </span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Msk          (0x1U &lt;&lt; RTC_CALR_CALW16_Pos)             </span></div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk                       </span></div><div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 8506</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Pos            (0U)                                      </span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Msk            (0x1FFU &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                RTC_CALR_CALM_Msk                         </span></div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 8509</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0              (0x001U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1              (0x002U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 8511</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2              (0x004U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 8512</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3              (0x008U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 8513</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4              (0x010U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 8514</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5              (0x020U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 8515</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6              (0x040U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 8516</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7              (0x080U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 8517</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8              (0x100U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 8519</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TAFCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE_Pos       (23U)                                     </span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE_Msk       (0x1U &lt;&lt; RTC_TAFCR_PC15MODE_Pos)          </span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE           RTC_TAFCR_PC15MODE_Msk                    </span></div><div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af"> 8523</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE_Pos      (22U)                                     </span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE_Msk      (0x1U &lt;&lt; RTC_TAFCR_PC15VALUE_Pos)         </span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE          RTC_TAFCR_PC15VALUE_Msk                   </span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6"> 8526</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE_Pos       (21U)                                     </span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE_Msk       (0x1U &lt;&lt; RTC_TAFCR_PC14MODE_Pos)          </span></div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE           RTC_TAFCR_PC14MODE_Msk                    </span></div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1"> 8529</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE_Pos      (20U)                                     </span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE_Msk      (0x1U &lt;&lt; RTC_TAFCR_PC14VALUE_Pos)         </span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE          RTC_TAFCR_PC14VALUE_Msk                   </span></div><div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351"> 8532</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE_Pos       (19U)                                     </span></div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE_Msk       (0x1U &lt;&lt; RTC_TAFCR_PC13MODE_Pos)          </span></div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE           RTC_TAFCR_PC13MODE_Msk                    </span></div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42"> 8535</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE_Pos      (18U)                                     </span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE_Msk      (0x1U &lt;&lt; RTC_TAFCR_PC13VALUE_Pos)         </span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE          RTC_TAFCR_PC13VALUE_Msk                   </span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d"> 8538</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos      (15U)                                     </span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk      (0x1U &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)         </span></div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS          RTC_TAFCR_TAMPPUDIS_Msk                   </span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"> 8541</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos       (13U)                                     </span></div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk       (0x3U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH           RTC_TAFCR_TAMPPRCH_Msk                    </span></div><div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f"> 8544</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0         (0x1U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1         (0x2U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div><div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 8546</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos        (11U)                                     </span></div><div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 8547</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk        (0x3U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT            RTC_TAFCR_TAMPFLT_Msk                     </span></div><div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c"> 8549</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0          (0x1U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1          (0x2U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div><div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 8551</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos       (8U)                                      </span></div><div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 8552</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk       (0x7U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ           RTC_TAFCR_TAMPFREQ_Msk                    </span></div><div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb"> 8554</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0         (0x1U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1         (0x2U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 8556</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2         (0x4U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div><div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 8557</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos         (7U)                                      </span></div><div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 8558</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMPTS_Pos)            </span></div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS             RTC_TAFCR_TAMPTS_Msk                      </span></div><div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d"> 8560</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3TRG_Pos       (6U)                                      </span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3TRG_Msk       (0x1U &lt;&lt; RTC_TAFCR_TAMP3TRG_Pos)          </span></div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3TRG           RTC_TAFCR_TAMP3TRG_Msk                    </span></div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96465e9dd7d9fe1634a5974d944ccfb9"> 8563</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3E_Pos         (5U)                                      </span></div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3E_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMP3E_Pos)            </span></div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3E             RTC_TAFCR_TAMP3E_Msk                      </span></div><div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade812a8c277de9b3a78e7bd95cbdd237"> 8566</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos       (4U)                                      </span></div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk       (0x1U &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)          </span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG           RTC_TAFCR_TAMP2TRG_Msk                    </span></div><div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852"> 8569</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos         (3U)                                      </span></div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMP2E_Pos)            </span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E             RTC_TAFCR_TAMP2E_Msk                      </span></div><div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152"> 8572</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos         (2U)                                      </span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMPIE_Pos)            </span></div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE             RTC_TAFCR_TAMPIE_Msk                      </span></div><div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48"> 8575</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos       (1U)                                      </span></div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk       (0x1U &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)          </span></div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG           RTC_TAFCR_TAMP1TRG_Msk                    </span></div><div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02"> 8578</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos         (0U)                                      </span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMP1E_Pos)            </span></div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E             RTC_TAFCR_TAMP1E_Msk                      </span></div><div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb"> 8581</a></span>&#160;</div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="comment">/* Reference defines */</span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               RTC_TAFCR_PC13VALUE</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;</div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  ************/</span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos      (24U)                                     </span></div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk      (0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk                   </span></div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 8589</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0        (0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1        (0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 8591</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2        (0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 8592</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3        (0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l08593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 8593</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Pos          (0U)                                      </span></div><div class="line"><a name="l08594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 8594</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Msk          (0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos)          </span></div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk                       </span></div><div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 8596</a></span>&#160;</div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ***************/</span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor">#define RTC_BKP0R_Pos                (0U)                                      </span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor">#define RTC_BKP0R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP0R_Pos)            </span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor">#define RTC_BKP0R                    RTC_BKP0R_Msk                             </span></div><div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b"> 8601</a></span>&#160;</div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ***************/</span></div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="preprocessor">#define RTC_BKP1R_Pos                (0U)                                      </span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor">#define RTC_BKP1R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP1R_Pos)            </span></div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define RTC_BKP1R                    RTC_BKP1R_Msk                             </span></div><div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686"> 8606</a></span>&#160;</div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ***************/</span></div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor">#define RTC_BKP2R_Pos                (0U)                                      </span></div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="preprocessor">#define RTC_BKP2R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP2R_Pos)            </span></div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor">#define RTC_BKP2R                    RTC_BKP2R_Msk                             </span></div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1"> 8611</a></span>&#160;</div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ***************/</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="preprocessor">#define RTC_BKP3R_Pos                (0U)                                      </span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor">#define RTC_BKP3R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP3R_Pos)            </span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor">#define RTC_BKP3R                    RTC_BKP3R_Msk                             </span></div><div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf"> 8616</a></span>&#160;</div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ***************/</span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor">#define RTC_BKP4R_Pos                (0U)                                      </span></div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="preprocessor">#define RTC_BKP4R_Msk                (0xFFFFFFFFU &lt;&lt; RTC_BKP4R_Pos)            </span></div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define RTC_BKP4R                    RTC_BKP4R_Msk                             </span></div><div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab"> 8621</a></span>&#160;</div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="comment">/******************** Number of backup registers ******************************/</span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER                       0x00000005U</span></div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;</div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="comment">/*                        Serial Peripheral Interface (SPI)                  */</span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;</div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#define SPI_I2S_SUPPORT                       </span></div><div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1"> 8636</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)                                       </span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1U &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 8640</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)                                       </span></div><div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 8641</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1U &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 8643</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)                                       </span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 8644</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1U &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 8646</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)                                       </span></div><div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 8647</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 8649</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                (0x1U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 8650</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                (0x2U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 8651</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                (0x4U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 8652</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)                                       </span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 8653</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1U &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 8655</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)                                       </span></div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 8656</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div><div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 8658</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)                                       </span></div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 8659</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1U &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 8661</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)                                       </span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 8662</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1U &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div><div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 8664</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)                                      </span></div><div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 8665</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1U &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 8667</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL_Pos            (11U)                                      </span></div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 8668</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL_Msk            (0x1U &lt;&lt; SPI_CR1_CRCL_Pos)                 </span></div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           </span></div><div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00"> 8670</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)                                      </span></div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c"> 8671</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div><div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 8673</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)                                      </span></div><div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 8674</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1U &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div><div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 8676</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)                                      </span></div><div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 8677</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div><div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 8679</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)                                      </span></div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 8680</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 8683</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)                                       </span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 8687</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)                                       </span></div><div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 8688</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 8690</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)                                       </span></div><div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 8691</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1U &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 8693</a></span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP_Pos            (3U)                                       </span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 8694</a></span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP_Msk            (0x1U &lt;&lt; SPI_CR2_NSSP_Pos)                 </span></div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           </span></div><div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509"> 8696</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)                                       </span></div><div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2"> 8697</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1U &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 8699</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)                                       </span></div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 8700</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1U &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div><div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 8702</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)                                       </span></div><div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 8703</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 8705</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)                                       </span></div><div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 8706</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1U &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div><div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 8708</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_Pos              (8U)                                       </span></div><div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 8709</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_Msk              (0xFU &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             </span></div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865"> 8711</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_0                (0x1U &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e"> 8712</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_1                (0x2U &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da"> 8713</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_2                (0x4U &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e"> 8714</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_3                (0x8U &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802"> 8715</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH_Pos           (12U)                                      </span></div><div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34"> 8716</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH_Msk           (0x1U &lt;&lt; SPI_CR2_FRXTH_Pos)                </span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          </span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2"> 8718</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX_Pos          (13U)                                      </span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477"> 8719</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX_Msk          (0x1U &lt;&lt; SPI_CR2_LDMARX_Pos)               </span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         </span></div><div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985"> 8721</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX_Pos          (14U)                                      </span></div><div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc"> 8722</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX_Msk          (0x1U &lt;&lt; SPI_CR2_LDMATX_Pos)               </span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         </span></div><div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d"> 8725</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)                                       </span></div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1U &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div><div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 8729</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)                                       </span></div><div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 8730</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1U &lt;&lt; SPI_SR_TXE_Pos)                   </span></div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 8732</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)                                       </span></div><div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 8733</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1U &lt;&lt; SPI_SR_CHSIDE_Pos)                </span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div><div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 8735</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)                                       </span></div><div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 8736</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1U &lt;&lt; SPI_SR_UDR_Pos)                   </span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div><div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 8738</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)                                       </span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 8739</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1U &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div><div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 8741</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)                                       </span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 8742</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1U &lt;&lt; SPI_SR_MODF_Pos)                  </span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div><div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 8744</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)                                       </span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 8745</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1U &lt;&lt; SPI_SR_OVR_Pos)                   </span></div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div><div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 8747</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)                                       </span></div><div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 8748</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1U &lt;&lt; SPI_SR_BSY_Pos)                   </span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 8750</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)                                       </span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 8751</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1U &lt;&lt; SPI_SR_FRE_Pos)                   </span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 8753</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_Pos            (9U)                                       </span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 8754</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_Msk            (0x3U &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           </span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1"> 8756</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_0              (0x1U &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665"> 8757</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_1              (0x2U &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6"> 8758</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_Pos            (11U)                                      </span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495"> 8759</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_Msk            (0x3U &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           </span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd"> 8761</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_0              (0x1U &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div><div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371"> 8762</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_1              (0x2U &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702"> 8764</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos               (0U)                                       </span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFFFFFU &lt;&lt; SPI_DR_DR_Pos)             </span></div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 8769</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)                                       </span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)     </span></div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 8774</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)                                       </span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)      </span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div><div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 8779</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)                                       </span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)      </span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div><div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 8784</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)                                       </span></div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1U &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)            </span></div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 8788</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)                                       </span></div><div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 8789</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div><div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 8791</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 8792</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div><div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 8793</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)                                       </span></div><div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 8794</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1U &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)            </span></div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div><div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 8796</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)                                       </span></div><div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 8797</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div><div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 8799</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 8800</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div><div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 8801</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)                                       </span></div><div class="line"><a name="l08802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 8802</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1U &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)          </span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div><div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 8804</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)                                       </span></div><div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 8805</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div><div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 8807</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 8808</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div><div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 8809</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)                                      </span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 8810</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1U &lt;&lt; SPI_I2SCFGR_I2SE_Pos)             </span></div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div><div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 8812</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)                                      </span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 8813</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)           </span></div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 8816</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)                                       </span></div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFU &lt;&lt; SPI_I2SPR_I2SDIV_Pos)            </span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div><div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 8820</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)                                       </span></div><div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 8821</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1U &lt;&lt; SPI_I2SPR_ODD_Pos)                </span></div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 8823</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)                                       </span></div><div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 8824</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1U &lt;&lt; SPI_I2SPR_MCKOE_Pos)              </span></div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div><div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 8827</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="comment">/*                       System Configuration (SYSCFG)                       */</span></div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Pos            (0U)                              </span></div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Msk            (0x3U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE                SYSCFG_CFGR1_MEM_MODE_Msk           </span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd"> 8836</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0              (0x1U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d"> 8837</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1              (0x2U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3"> 8839</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP_Pos             (8U)                              </span></div><div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP_Msk             (0x7F007FU &lt;&lt; SYSCFG_CFGR1_DMA_RMP_Pos) </span></div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP                 SYSCFG_CFGR1_DMA_RMP_Msk          </span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03379e176407740c9f6e42add0009a28"> 8842</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP_Pos         (8U)                              </span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1665274e5a19bf9ca114594e399133db"> 8843</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_ADC_DMA_RMP_Pos) </span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP             SYSCFG_CFGR1_ADC_DMA_RMP_Msk      </span></div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0560f1a8e29e0db3bf4221052b72b6e"> 8845</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos    (9U)                              </span></div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54abc7be3abb562bbd087897e3bc074"> 8846</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk    (0x1U &lt;&lt; SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos) </span></div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP        SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk </span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac327de335884d912b2530e33b578b92e"> 8848</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos    (10U)                             </span></div><div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7367a50bd43ea5a8af81884df48f254"> 8849</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk    (0x1U &lt;&lt; SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos) </span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP        SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk </span></div><div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga830fa400ec90a6bd1e8252115c1aef34"> 8851</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Pos       (11U)                             </span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada73e24f0db4c17bb3ff19c42799fdaf"> 8852</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Msk       (0x1U &lt;&lt; SYSCFG_CFGR1_TIM16_DMA_RMP_Pos) </span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP           SYSCFG_CFGR1_TIM16_DMA_RMP_Msk    </span></div><div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga073c1c3f71bd191102f9a787082df7d8"> 8854</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Pos       (12U)                             </span></div><div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fa1213ab68bcce2a480325814366ff"> 8855</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Msk       (0x1U &lt;&lt; SYSCFG_CFGR1_TIM17_DMA_RMP_Pos) </span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP           SYSCFG_CFGR1_TIM17_DMA_RMP_Msk    </span></div><div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae105a737eb48a8c3ced5167be02be68"> 8857</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP2_Pos      (13U)                             </span></div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93eb83f8ea3091f030fdfad3fdae926b"> 8858</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP2_Msk      (0x1U &lt;&lt; SYSCFG_CFGR1_TIM16_DMA_RMP2_Pos) </span></div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP2          SYSCFG_CFGR1_TIM16_DMA_RMP2_Msk   </span></div><div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45938570a467a0042958618d6ee625cb"> 8860</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP2_Pos      (14U)                             </span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ad19ead703cd4f9023161b63523d0e"> 8861</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP2_Msk      (0x1U &lt;&lt; SYSCFG_CFGR1_TIM17_DMA_RMP2_Pos) </span></div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP2          SYSCFG_CFGR1_TIM17_DMA_RMP2_Msk   </span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae82b0b48a416cf6f7a5c715f99b66a1"> 8863</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_SPI2_DMA_RMP_Pos        (24U)                             </span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee734a75d349d9981dbde5ef754f6a61"> 8864</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_SPI2_DMA_RMP_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_SPI2_DMA_RMP_Pos) </span></div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_SPI2_DMA_RMP            SYSCFG_CFGR1_SPI2_DMA_RMP_Msk     </span></div><div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad20c4bff092c88564d0538f3c23ab335"> 8866</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART2_DMA_RMP_Pos      (25U)                             </span></div><div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaa6288d460ca9bafd380b4df018f655"> 8867</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART2_DMA_RMP_Msk      (0x1U &lt;&lt; SYSCFG_CFGR1_USART2_DMA_RMP_Pos) </span></div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART2_DMA_RMP          SYSCFG_CFGR1_USART2_DMA_RMP_Msk   </span></div><div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6441a68acfa887f42b0777dc0b23a7ae"> 8869</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART3_DMA_RMP_Pos      (26U)                             </span></div><div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac987fa700711fa79145236698bacda9a"> 8870</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART3_DMA_RMP_Msk      (0x1U &lt;&lt; SYSCFG_CFGR1_USART3_DMA_RMP_Pos) </span></div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART3_DMA_RMP          SYSCFG_CFGR1_USART3_DMA_RMP_Msk   </span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b6be0852dfc3e517d0da7c7d600a00"> 8872</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C1_DMA_RMP_Pos        (27U)                             </span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e894849c75cc67a8147f18af4ddbf41"> 8873</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C1_DMA_RMP_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_I2C1_DMA_RMP_Pos) </span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C1_DMA_RMP            SYSCFG_CFGR1_I2C1_DMA_RMP_Msk     </span></div><div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3d9563cd7f80bec3607e7c8ef1bc8c"> 8875</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM1_DMA_RMP_Pos        (28U)                             </span></div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae384ead9107fc3fa119616b5bbce8f38"> 8876</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM1_DMA_RMP_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_TIM1_DMA_RMP_Pos) </span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM1_DMA_RMP            SYSCFG_CFGR1_TIM1_DMA_RMP_Msk     </span></div><div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4091bea36f4a5d668dc552bd400496"> 8878</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM2_DMA_RMP_Pos        (29U)                             </span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae562faf0557bbbe01279c7c205e752"> 8879</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM2_DMA_RMP_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_TIM2_DMA_RMP_Pos) </span></div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM2_DMA_RMP            SYSCFG_CFGR1_TIM2_DMA_RMP_Msk     </span></div><div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdb04f048694391ecef58573b3d595c"> 8881</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM3_DMA_RMP_Pos        (30U)                             </span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b781ab7ab166baf9a05129e421aab7d"> 8882</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM3_DMA_RMP_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_TIM3_DMA_RMP_Pos) </span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM3_DMA_RMP            SYSCFG_CFGR1_TIM3_DMA_RMP_Msk     </span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga522278f6dafed3625edbf6cf3efecbc4"> 8885</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6_Pos         (16U)                             </span></div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB6_Pos) </span></div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6             SYSCFG_CFGR1_I2C_FMP_PB6_Msk      </span></div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38a1e574266cf666f68b961dc63077de"> 8888</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7_Pos         (17U)                             </span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cd7909ee96ba91280daff7fac4f76a"> 8889</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB7_Pos) </span></div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7             SYSCFG_CFGR1_I2C_FMP_PB7_Msk      </span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1025dad61e046da011f214cde0491e3c"> 8891</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8_Pos         (18U)                             </span></div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2cd1a2a0ef7012e87fa06c5e8cb05"> 8892</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB8_Pos) </span></div><div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8             SYSCFG_CFGR1_I2C_FMP_PB8_Msk      </span></div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac660f6d79e1b8ba569e6c906ec7feb30"> 8894</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9_Pos         (19U)                             </span></div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df0fd48121dfd545c2e005da130d867"> 8895</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB9_Pos) </span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9             SYSCFG_CFGR1_I2C_FMP_PB9_Msk      </span></div><div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fdf664525506c71767e545f77ed065a"> 8897</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1_Pos        (20U)                             </span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2ff2bb9e8f061cdc2de4b585f08747"> 8898</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_I2C1_Pos) </span></div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1            SYSCFG_CFGR1_I2C_FMP_I2C1_Msk     </span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b6b07ac84962e04a6bd3c4c11f4098"> 8900</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C2_Pos        (21U)                             </span></div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a8583f272d6806752311933f61f7dc"> 8901</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C2_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_I2C2_Pos) </span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C2            SYSCFG_CFGR1_I2C_FMP_I2C2_Msk     </span></div><div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b6a8e364a2f5a51d213cceebe5d2521"> 8904</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos             (0U)                              </span></div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                 SYSCFG_EXTICR1_EXTI0_Msk          </span></div><div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 8908</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos             (4U)                              </span></div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 8909</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                 SYSCFG_EXTICR1_EXTI1_Msk          </span></div><div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 8911</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos             (8U)                              </span></div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 8912</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                 SYSCFG_EXTICR1_EXTI2_Msk          </span></div><div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 8914</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos             (12U)                             </span></div><div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 8915</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                 SYSCFG_EXTICR1_EXTI3_Msk          </span></div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA              (0x00000000U)                     </span></div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB              (0x00000001U)                     </span></div><div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 8923</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC              (0x00000002U)                     </span></div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 8924</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD              (0x00000003U)                     </span></div><div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 8925</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE              (0x00000004U)                     </span></div><div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 8926</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF              (0x00000005U)                     </span></div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA              (0x00000000U)                     </span></div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB              (0x00000010U)                     </span></div><div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 8933</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC              (0x00000020U)                     </span></div><div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 8934</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD              (0x00000030U)                     </span></div><div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 8935</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE              (0x00000040U)                     </span></div><div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 8936</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF              (0x00000050U)                     </span></div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA              (0x00000000U)                     </span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB              (0x00000100U)                     </span></div><div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 8943</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC              (0x00000200U)                     </span></div><div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 8944</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD              (0x00000300U)                     </span></div><div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 8945</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE              (0x00000400U)                     </span></div><div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 8946</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF              (0x00000500U)                     </span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA              (0x00000000U)                     </span></div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB              (0x00001000U)                     </span></div><div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 8953</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC              (0x00002000U)                     </span></div><div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 8954</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD              (0x00003000U)                     </span></div><div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 8955</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE              (0x00004000U)                     </span></div><div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 8956</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF              (0x00005000U)                     </span></div><div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71"> 8958</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos             (0U)                              </span></div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                 SYSCFG_EXTICR2_EXTI4_Msk          </span></div><div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 8962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos             (4U)                              </span></div><div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 8963</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                 SYSCFG_EXTICR2_EXTI5_Msk          </span></div><div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 8965</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos             (8U)                              </span></div><div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 8966</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                 SYSCFG_EXTICR2_EXTI6_Msk          </span></div><div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 8968</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos             (12U)                             </span></div><div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 8969</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                 SYSCFG_EXTICR2_EXTI7_Msk          </span></div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA              (0x00000000U)                     </span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB              (0x00000001U)                     </span></div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 8977</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC              (0x00000002U)                     </span></div><div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 8978</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD              (0x00000003U)                     </span></div><div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 8979</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE              (0x00000004U)                     </span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 8980</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF              (0x00000005U)                     </span></div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA              (0x00000000U)                     </span></div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB              (0x00000010U)                     </span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 8987</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC              (0x00000020U)                     </span></div><div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 8988</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD              (0x00000030U)                     </span></div><div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 8989</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE              (0x00000040U)                     </span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 8990</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF              (0x00000050U)                     </span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA              (0x00000000U)                     </span></div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB              (0x00000100U)                     </span></div><div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 8997</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC              (0x00000200U)                     </span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 8998</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD              (0x00000300U)                     </span></div><div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 8999</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE              (0x00000400U)                     </span></div><div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 9000</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF              (0x00000500U)                     </span></div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA              (0x00000000U)                     </span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB              (0x00001000U)                     </span></div><div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 9007</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC              (0x00002000U)                     </span></div><div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 9008</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD              (0x00003000U)                     </span></div><div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 9009</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE              (0x00004000U)                     </span></div><div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 9010</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF              (0x00005000U)                     </span></div><div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4"> 9012</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos             (0U)                              </span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                 SYSCFG_EXTICR3_EXTI8_Msk          </span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 9016</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos             (4U)                              </span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 9017</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                 SYSCFG_EXTICR3_EXTI9_Msk          </span></div><div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 9019</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos            (8U)                              </span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 9020</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                SYSCFG_EXTICR3_EXTI10_Msk         </span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 9022</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos            (12U)                             </span></div><div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 9023</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                SYSCFG_EXTICR3_EXTI11_Msk         </span></div><div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA              (0x00000000U)                     </span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB              (0x00000001U)                     </span></div><div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 9031</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC              (0x00000002U)                     </span></div><div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 9032</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD              (0x00000003U)                     </span></div><div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 9033</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE              (0x00000004U)                     </span></div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA              (0x00000000U)                     </span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB              (0x00000010U)                     </span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 9041</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC              (0x00000020U)                     </span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 9042</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD              (0x00000030U)                     </span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 9043</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE              (0x00000040U)                     </span></div><div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 9044</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF              (0x00000050U)                     </span></div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA             (0x00000000U)                     </span></div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB             (0x00000100U)                     </span></div><div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 9051</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC             (0x00000200U)                     </span></div><div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 9052</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD             (0x00000300U)                     </span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 9053</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE             (0x00000400U)                     </span></div><div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 9054</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF             (0x00000500U)                     </span></div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA             (0x00000000U)                     </span></div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB             (0x00001000U)                     </span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 9061</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC             (0x00002000U)                     </span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 9062</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD             (0x00003000U)                     </span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 9063</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE             (0x00004000U)                     </span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412"> 9065</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos            (0U)                              </span></div><div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                SYSCFG_EXTICR4_EXTI12_Msk         </span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 9069</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos            (4U)                              </span></div><div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 9070</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                SYSCFG_EXTICR4_EXTI13_Msk         </span></div><div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 9072</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos            (8U)                              </span></div><div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 9073</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                SYSCFG_EXTICR4_EXTI14_Msk         </span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 9075</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos            (12U)                             </span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 9076</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                SYSCFG_EXTICR4_EXTI15_Msk         </span></div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA             (0x00000000U)                     </span></div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB             (0x00000001U)                     </span></div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 9084</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC             (0x00000002U)                     </span></div><div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 9085</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD             (0x00000003U)                     </span></div><div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 9086</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE             (0x00000004U)                     </span></div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA             (0x00000000U)                     </span></div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB             (0x00000010U)                     </span></div><div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 9093</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC             (0x00000020U)                     </span></div><div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 9094</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD             (0x00000030U)                     </span></div><div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 9095</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE             (0x00000040U)                     </span></div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA             (0x00000000U)                     </span></div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB             (0x00000100U)                     </span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 9102</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC             (0x00000200U)                     </span></div><div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 9103</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD             (0x00000300U)                     </span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 9104</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE             (0x00000400U)                     </span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA             (0x00000000U)                     </span></div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB             (0x00001000U)                     </span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 9111</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC             (0x00002000U)                     </span></div><div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 9112</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD             (0x00003000U)                     </span></div><div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 9113</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE             (0x00004000U)                     </span></div><div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 9115</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Pos         (0U)                              </span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Msk         (0x1U &lt;&lt; SYSCFG_CFGR2_LOCKUP_LOCK_Pos) </span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK             SYSCFG_CFGR2_LOCKUP_LOCK_Msk      </span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135"> 9119</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos    (1U)                              </span></div><div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa"> 9120</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk    (0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos) </span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK        SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk </span></div><div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b60bce6feea83836bc5eaa03f2dd435"> 9122</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF_Pos            (8U)                              </span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7c8b11dd3e92a25e50df694b51c8cb"> 9123</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF_Msk            (0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PEF_Pos) </span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF                SYSCFG_CFGR2_SRAM_PEF_Msk         </span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8a8ebfee1d87fd50b46a4d73511134"> 9125</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE                 SYSCFG_CFGR2_SRAM_PEF  </span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98"> 9127</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment">/*                               Timers (TIM)                                */</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  *******************/</span></div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)                                         </span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1U &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div><div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 9136</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)                                         </span></div><div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 9137</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1U &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div><div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 9139</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)                                         </span></div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 9140</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1U &lt;&lt; TIM_CR1_URS_Pos)                    </span></div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div><div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 9142</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)                                         </span></div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 9143</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1U &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div><div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 9145</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)                                         </span></div><div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 9146</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1U &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div><div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 9149</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)                                         </span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 9152</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0             (0x1U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 9153</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1             (0x2U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 9155</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)                                         </span></div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1U &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div><div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 9159</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)                                         </span></div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 9162</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0             (0x1U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 9163</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1             (0x2U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 9165</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)                                         </span></div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1U &lt;&lt; TIM_CR2_CCPC_Pos)                   </span></div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div><div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 9169</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)                                         </span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 9170</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1U &lt;&lt; TIM_CR2_CCUS_Pos)                   </span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div><div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 9172</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)                                         </span></div><div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 9173</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1U &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 9176</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)                                         </span></div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 9179</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0             (0x1U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 9180</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1             (0x2U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 9181</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2             (0x4U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 9183</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)                                         </span></div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1U &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div><div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div><div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 9186</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)                                         </span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 9187</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1U &lt;&lt; TIM_CR2_OIS1_Pos)                   </span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 9189</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)                                         </span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 9190</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS1N_Pos)                  </span></div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 9192</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)                                        </span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 9193</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1U &lt;&lt; TIM_CR2_OIS2_Pos)                   </span></div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 9195</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)                                        </span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 9196</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS2N_Pos)                  </span></div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 9198</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)                                        </span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 9199</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1U &lt;&lt; TIM_CR2_OIS3_Pos)                   </span></div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div><div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 9201</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)                                        </span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 9202</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS3N_Pos)                  </span></div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 9204</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)                                        </span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 9205</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1U &lt;&lt; TIM_CR2_OIS4_Pos)                   </span></div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 9208</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)                                         </span></div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x7U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 9212</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0            (0x1U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 9213</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1            (0x2U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 9214</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2            (0x4U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 9216</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Pos         (3U)                                         </span></div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Msk         (0x1U &lt;&lt; TIM_SMCR_OCCS_Pos)                  </span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            </span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 9220</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)                                         </span></div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 9223</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0             (0x1U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 9224</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1             (0x2U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 9225</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2             (0x4U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 9227</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)                                         </span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1U &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 9231</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)                                         </span></div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFU &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 9234</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 9235</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 9236</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 9237</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 9239</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)                                        </span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div><div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 9242</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 9243</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 9245</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)                                        </span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1U &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 9248</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)                                        </span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 9249</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1U &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div><div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 9252</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)                                         </span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1U &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div><div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 9256</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)                                         </span></div><div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 9257</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div><div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 9259</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)                                         </span></div><div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 9260</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div><div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 9262</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)                                         </span></div><div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 9263</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 9265</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)                                         </span></div><div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 9266</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div><div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 9268</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)                                         </span></div><div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 9269</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1U &lt;&lt; TIM_DIER_COMIE_Pos)                 </span></div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div><div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 9271</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)                                         </span></div><div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 9272</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1U &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div><div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 9274</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)                                         </span></div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 9275</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1U &lt;&lt; TIM_DIER_BIE_Pos)                   </span></div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div><div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 9277</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)                                         </span></div><div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 9278</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1U &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div><div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 9280</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)                                         </span></div><div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 9281</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div><div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 9283</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)                                        </span></div><div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 9284</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div><div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 9286</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)                                        </span></div><div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 9287</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div><div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 9289</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)                                        </span></div><div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 9290</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 9292</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)                                        </span></div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 9293</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1U &lt;&lt; TIM_DIER_COMDE_Pos)                 </span></div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div><div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 9295</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)                                        </span></div><div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 9296</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1U &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div><div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 9299</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)                                         </span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1U &lt;&lt; TIM_SR_UIF_Pos)                     </span></div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div><div class="line"><a name="l09303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 9303</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)                                         </span></div><div class="line"><a name="l09304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 9304</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1U &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div><div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 9306</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)                                         </span></div><div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 9307</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1U &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div><div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 9309</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)                                         </span></div><div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 9310</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1U &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div><div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 9312</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)                                         </span></div><div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 9313</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1U &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div><div class="line"><a name="l09315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 9315</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)                                         </span></div><div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 9316</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1U &lt;&lt; TIM_SR_COMIF_Pos)                   </span></div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;<span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div><div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 9318</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)                                         </span></div><div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 9319</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1U &lt;&lt; TIM_SR_TIF_Pos)                     </span></div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;<span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div><div class="line"><a name="l09321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 9321</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)                                         </span></div><div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 9322</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1U &lt;&lt; TIM_SR_BIF_Pos)                     </span></div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;<span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div><div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 9324</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)                                         </span></div><div class="line"><a name="l09325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 9325</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1U &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div><div class="line"><a name="l09327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 9327</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)                                        </span></div><div class="line"><a name="l09328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 9328</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1U &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div><div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 9330</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)                                        </span></div><div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 9331</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1U &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div><div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 9333</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)                                        </span></div><div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 9334</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1U &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div><div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 9337</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)                                         </span></div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1U &lt;&lt; TIM_EGR_UG_Pos)                     </span></div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div><div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 9341</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)                                         </span></div><div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 9342</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1U &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div><div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 9344</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)                                         </span></div><div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 9345</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1U &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div><div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 9347</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)                                         </span></div><div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 9348</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1U &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div><div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 9350</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)                                         </span></div><div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 9351</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1U &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div><div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 9353</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)                                         </span></div><div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 9354</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1U &lt;&lt; TIM_EGR_COMG_Pos)                   </span></div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div><div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 9356</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)                                         </span></div><div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 9357</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1U &lt;&lt; TIM_EGR_TG_Pos)                     </span></div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div><div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 9359</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)                                         </span></div><div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 9360</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1U &lt;&lt; TIM_EGR_BG_Pos)                     </span></div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div><div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 9363</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)                                         </span></div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div><div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 9367</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 9368</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 9370</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)                                         </span></div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div><div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 9373</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)                                         </span></div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 9374</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div><div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 9377</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)                                         </span></div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div><div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 9380</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 9381</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 9382</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 9384</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)                                         </span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div><div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 9388</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)                                         </span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div><div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 9391</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 9392</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 9394</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)                                        </span></div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div><div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 9397</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)                                        </span></div><div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 9398</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div><div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 9401</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)                                        </span></div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div><div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 9404</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 9405</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 9406</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 9408</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)                                        </span></div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div><div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 9412</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;</div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)                                         </span></div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div><div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 9417</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 9418</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 9420</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)                                         </span></div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div><div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 9423</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 9424</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 9425</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 9426</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 9428</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)                                        </span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div><div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 9431</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 9432</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 9434</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)                                        </span></div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div><div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 9437</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 9438</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 9439</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 9440</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 9442</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)                                         </span></div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div><div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 9446</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 9447</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 9449</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)                                         </span></div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div><div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 9452</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)                                         </span></div><div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 9453</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div><div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 9456</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)                                         </span></div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div><div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 9459</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 9460</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 9461</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 9463</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)                                         </span></div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div><div class="line"><a name="l09467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 9467</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)                                         </span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div><div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 9470</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 9471</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 9473</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)                                        </span></div><div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div><div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 9476</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)                                        </span></div><div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 9477</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div><div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div><div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 9480</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)                                        </span></div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div><div class="line"><a name="l09483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 9483</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 9484</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 9485</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 9487</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)                                        </span></div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div><div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 9491</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;</div><div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)                                         </span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div><div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 9496</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 9497</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 9499</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)                                         </span></div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div><div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 9502</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 9503</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 9504</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 9505</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 9507</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)                                        </span></div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 9510</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 9511</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 9513</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)                                        </span></div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 9516</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 9517</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 9518</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 9519</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 9521</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)                                         </span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1U &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div><div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 9525</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)                                         </span></div><div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 9526</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1U &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div><div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 9528</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)                                         </span></div><div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 9529</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC1NE_Pos)                 </span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div><div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 9531</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)                                         </span></div><div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 9532</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div><div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 9534</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)                                         </span></div><div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 9535</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1U &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 9537</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)                                         </span></div><div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 9538</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1U &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div><div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 9540</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)                                         </span></div><div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 9541</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC2NE_Pos)                 </span></div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div><div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 9543</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)                                         </span></div><div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 9544</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div><div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 9546</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)                                         </span></div><div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 9547</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1U &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div><div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 9549</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)                                         </span></div><div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 9550</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1U &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div><div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 9552</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)                                        </span></div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 9553</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC3NE_Pos)                 </span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div><div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 9555</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)                                        </span></div><div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 9556</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div><div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div><div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 9558</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)                                        </span></div><div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 9559</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1U &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div><div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 9561</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)                                        </span></div><div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 9562</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1U &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div><div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 9564</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)                                        </span></div><div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 9565</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div><div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 9568</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09569"></a><span class="lineno"> 9569</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)                                         </span></div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFU &lt;&lt; TIM_CNT_CNT_Pos)             </span></div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div><div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 9573</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)                                         </span></div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div><div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 9578</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)                                         </span></div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFU &lt;&lt; TIM_ARR_ARR_Pos)             </span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div><div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 9583</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)                                         </span></div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFU &lt;&lt; TIM_RCR_REP_Pos)                   </span></div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;<span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div><div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 9588</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)                                         </span></div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div><div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 9593</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)                                         </span></div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div><div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 9598</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)                                         </span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div><div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 9603</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09604"></a><span class="lineno"> 9604</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)                                         </span></div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div><div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 9608</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)                                         </span></div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFU &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 9612</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 9613</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 9614</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 9615</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 9616</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 9617</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 9618</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 9619</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 9621</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)                                         </span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div><div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 9624</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 9625</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 9627</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)                                        </span></div><div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1U &lt;&lt; TIM_BDTR_OSSI_Pos)                  </span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div><div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 9630</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)                                        </span></div><div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 9631</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1U &lt;&lt; TIM_BDTR_OSSR_Pos)                  </span></div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div><div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 9633</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)                                        </span></div><div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 9634</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1U &lt;&lt; TIM_BDTR_BKE_Pos)                   </span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 9636</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)                                        </span></div><div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 9637</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1U &lt;&lt; TIM_BDTR_BKP_Pos)                   </span></div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div><div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 9639</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)                                        </span></div><div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 9640</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1U &lt;&lt; TIM_BDTR_AOE_Pos)                   </span></div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div><div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 9642</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)                                        </span></div><div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 9643</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1U &lt;&lt; TIM_BDTR_MOE_Pos)                   </span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 9646</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)                                         </span></div><div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FU &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 9650</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0             (0x01U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 9651</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1             (0x02U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 9652</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2             (0x04U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l09653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 9653</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3             (0x08U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 9654</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4             (0x10U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 9656</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)                                         </span></div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FU &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div><div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 9659</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0             (0x01U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 9660</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1             (0x02U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l09661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 9661</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2             (0x04U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l09662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 9662</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3             (0x08U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 9663</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4             (0x10U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l09665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 9665</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)                                         </span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div><div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 9670</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM14_OR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_Pos      (0U)                                         </span></div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_Msk      (0x3U &lt;&lt; TIM14_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP          TIM14_OR_TI1_RMP_Msk                         </span></div><div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c53b500c35df84004fda1864c26b0ed"> 9674</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_0        (0x1U &lt;&lt; TIM14_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l09675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c00ee5f19b05fe995bf742ee5f8cad"> 9675</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_1        (0x2U &lt;&lt; TIM14_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4892ff651a1434afb1981b9d032d8672"> 9677</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;<span class="comment">/*                          Touch Sensing Controller (TSC)                    */</span></div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;<span class="comment">/*******************  Bit definition for TSC_CR register  *********************/</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="preprocessor">#define TSC_CR_TSCE_Pos          (0U)                                          </span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor">#define TSC_CR_TSCE_Msk          (0x1U &lt;&lt; TSC_CR_TSCE_Pos)                     </span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="preprocessor">#define TSC_CR_TSCE              TSC_CR_TSCE_Msk                               </span></div><div class="line"><a name="l09686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48ebc5401dd0ab889aad87262c7368af"> 9686</a></span>&#160;<span class="preprocessor">#define TSC_CR_START_Pos         (1U)                                          </span></div><div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"> 9687</a></span>&#160;<span class="preprocessor">#define TSC_CR_START_Msk         (0x1U &lt;&lt; TSC_CR_START_Pos)                    </span></div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="preprocessor">#define TSC_CR_START             TSC_CR_START_Msk                              </span></div><div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6e0b8351215ade6a39b8c98df53d65"> 9689</a></span>&#160;<span class="preprocessor">#define TSC_CR_AM_Pos            (2U)                                          </span></div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07da87c403a4cbafed1f4755a8fde2d"> 9690</a></span>&#160;<span class="preprocessor">#define TSC_CR_AM_Msk            (0x1U &lt;&lt; TSC_CR_AM_Pos)                       </span></div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="preprocessor">#define TSC_CR_AM                TSC_CR_AM_Msk                                 </span></div><div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a599fd210bd35a872234ced0f59b3"> 9692</a></span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL_Pos       (3U)                                          </span></div><div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade0929fc68617e66ccbfacd72dedcf06"> 9693</a></span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL_Msk       (0x1U &lt;&lt; TSC_CR_SYNCPOL_Pos)                  </span></div><div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="preprocessor">#define TSC_CR_SYNCPOL           TSC_CR_SYNCPOL_Msk                            </span></div><div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7124e0a0d6e40193ee2700105cbf16e"> 9695</a></span>&#160;<span class="preprocessor">#define TSC_CR_IODEF_Pos         (4U)                                          </span></div><div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad"> 9696</a></span>&#160;<span class="preprocessor">#define TSC_CR_IODEF_Msk         (0x1U &lt;&lt; TSC_CR_IODEF_Pos)                    </span></div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="preprocessor">#define TSC_CR_IODEF             TSC_CR_IODEF_Msk                              </span></div><div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44583200695245ec9b9ae0ee6a09f3fb"> 9699</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_Pos           (5U)                                          </span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="preprocessor">#define TSC_CR_MCV_Msk           (0x7U &lt;&lt; TSC_CR_MCV_Pos)                      </span></div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#define TSC_CR_MCV               TSC_CR_MCV_Msk                                </span></div><div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17037b85b2ee0c7216d128214aaaa927"> 9702</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_0             (0x1U &lt;&lt; TSC_CR_MCV_Pos)                      </span></div><div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb47d1e1d755553b5c7eb90339a4aea0"> 9703</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_1             (0x2U &lt;&lt; TSC_CR_MCV_Pos)                      </span></div><div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35e6d62c7af6a159fcc04a7a524eff5"> 9704</a></span>&#160;<span class="preprocessor">#define TSC_CR_MCV_2             (0x4U &lt;&lt; TSC_CR_MCV_Pos)                      </span></div><div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49"> 9706</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_Pos         (12U)                                         </span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_Msk         (0x7U &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC             TSC_CR_PGPSC_Msk                              </span></div><div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884d91b2f01e1f5db927d9f0c8ee1e8a"> 9709</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_0           (0x1U &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div><div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47718eaf04b8c134760ff95b3b1a2b7"> 9710</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_1           (0x2U &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div><div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e"> 9711</a></span>&#160;<span class="preprocessor">#define TSC_CR_PGPSC_2           (0x4U &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div><div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c"> 9713</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC_Pos         (15U)                                         </span></div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC_Msk         (0x1U &lt;&lt; TSC_CR_SSPSC_Pos)                    </span></div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="preprocessor">#define TSC_CR_SSPSC             TSC_CR_SSPSC_Msk                              </span></div><div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7cedba08dcd1e814f2cb2c24fcc5ca"> 9716</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSE_Pos           (16U)                                         </span></div><div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa60ca84f13e44db29bcf1770e6973ca"> 9717</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSE_Msk           (0x1U &lt;&lt; TSC_CR_SSE_Pos)                      </span></div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="preprocessor">#define TSC_CR_SSE               TSC_CR_SSE_Msk                                </span></div><div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40821762cfb92e9fbfc34d327df79339"> 9720</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_Pos           (17U)                                         </span></div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor">#define TSC_CR_SSD_Msk           (0x7FU &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;<span class="preprocessor">#define TSC_CR_SSD               TSC_CR_SSD_Msk                                </span></div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c61f8a72a7f2c18beb991bb1c6a5ee"> 9723</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_0             (0x01U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga179977791be9b9b3678d4a018af6a2f4"> 9724</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_1             (0x02U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad25247bd394b2751fa11f7295ab83d10"> 9725</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_2             (0x04U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82bafb551613ef3b76c1bc6faa175115"> 9726</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_3             (0x08U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1017ff4525ec7572ca65a1a15e424990"> 9727</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_4             (0x10U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0829fda8f696eb7a83436b0381b553"> 9728</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_5             (0x20U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be757bc87141e2119bc288de6f3c5ad"> 9729</a></span>&#160;<span class="preprocessor">#define TSC_CR_SSD_6             (0x40U &lt;&lt; TSC_CR_SSD_Pos)                     </span></div><div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f"> 9731</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_Pos          (24U)                                         </span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_Msk          (0xFU &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;<span class="preprocessor">#define TSC_CR_CTPL              TSC_CR_CTPL_Msk                               </span></div><div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed93043587a900045f03dc7bdb9f100"> 9734</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_0            (0x1U &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51200f6ae20bcbd7032e5b574c272e3"> 9735</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_1            (0x2U &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l09736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6515fc3649f7e277293ef57a0cf05665"> 9736</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_2            (0x4U &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca1c175c904cf2b969bf9d913028361"> 9737</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPL_3            (0x8U &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div><div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fc9b3da235645afd2122f7aa6ca80c"> 9739</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_Pos          (28U)                                         </span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_Msk          (0xFU &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;<span class="preprocessor">#define TSC_CR_CTPH              TSC_CR_CTPH_Msk                               </span></div><div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26ab445a22524376d13f0ad96d84d54"> 9742</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_0            (0x1U &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205e829691df257eac92cfcbd52a9234"> 9743</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_1            (0x2U &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd9e63fcd48bc9a5452938602b038d0"> 9744</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_2            (0x4U &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab"> 9745</a></span>&#160;<span class="preprocessor">#define TSC_CR_CTPH_3            (0x8U &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div><div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5145023ed1e724732390a6019ee10f96"> 9747</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IER register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE_Pos        (0U)                                          </span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE_Msk        (0x1U &lt;&lt; TSC_IER_EOAIE_Pos)                   </span></div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="preprocessor">#define TSC_IER_EOAIE            TSC_IER_EOAIE_Msk                             </span></div><div class="line"><a name="l09751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea4bc66a6198df2ea536b5cf9f887cb7"> 9751</a></span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE_Pos        (1U)                                          </span></div><div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98"> 9752</a></span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE_Msk        (0x1U &lt;&lt; TSC_IER_MCEIE_Pos)                   </span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;<span class="preprocessor">#define TSC_IER_MCEIE            TSC_IER_MCEIE_Msk                             </span></div><div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41bcb05f4f38c3cc3ee256d70962b503"> 9755</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_ICR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC_Pos        (0U)                                          </span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC_Msk        (0x1U &lt;&lt; TSC_ICR_EOAIC_Pos)                   </span></div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;<span class="preprocessor">#define TSC_ICR_EOAIC            TSC_ICR_EOAIC_Msk                             </span></div><div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a0614611c87dd6635cae48e2000acc"> 9759</a></span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC_Pos        (1U)                                          </span></div><div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740bad54c77081c9a7bef94b59275dfb"> 9760</a></span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC_Msk        (0x1U &lt;&lt; TSC_ICR_MCEIC_Pos)                   </span></div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;<span class="preprocessor">#define TSC_ICR_MCEIC            TSC_ICR_MCEIC_Msk                             </span></div><div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68531ebddec02a9850d537e3b301a245"> 9763</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_ISR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF_Pos         (0U)                                          </span></div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF_Msk         (0x1U &lt;&lt; TSC_ISR_EOAF_Pos)                    </span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="preprocessor">#define TSC_ISR_EOAF             TSC_ISR_EOAF_Msk                              </span></div><div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62167d0e5acdc7187f94ef017fbf984"> 9767</a></span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF_Pos         (1U)                                          </span></div><div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af41466f8ec826c6d53585d7e406c94"> 9768</a></span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF_Msk         (0x1U &lt;&lt; TSC_ISR_MCEF_Pos)                    </span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor">#define TSC_ISR_MCEF             TSC_ISR_MCEF_Msk                              </span></div><div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08fce3de6964b2b9701254ceb90a0c9f"> 9771</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOHCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1_Pos     (0U)                                          </span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G1_IO1_Pos)                </span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO1         TSC_IOHCR_G1_IO1_Msk                          </span></div><div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad914ae8c873cbd6c90a0f85badf108ea"> 9775</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2_Pos     (1U)                                          </span></div><div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8"> 9776</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G1_IO2_Pos)                </span></div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO2         TSC_IOHCR_G1_IO2_Msk                          </span></div><div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962c5fc27318f21d7b4dba7b4797f204"> 9778</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3_Pos     (2U)                                          </span></div><div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4147c9618c6eead6c51b414e94ba7da"> 9779</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G1_IO3_Pos)                </span></div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO3         TSC_IOHCR_G1_IO3_Msk                          </span></div><div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543fd3a284d83450f2a4ac03d83e2ef2"> 9781</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4_Pos     (3U)                                          </span></div><div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"> 9782</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G1_IO4_Pos)                </span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G1_IO4         TSC_IOHCR_G1_IO4_Msk                          </span></div><div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85db0d34a6e1784899b5f503fa447137"> 9784</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1_Pos     (4U)                                          </span></div><div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d"> 9785</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G2_IO1_Pos)                </span></div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO1         TSC_IOHCR_G2_IO1_Msk                          </span></div><div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0368c722120c5fe9bc867c44770dec4"> 9787</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2_Pos     (5U)                                          </span></div><div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8681571606b6796f2cd981635559c56"> 9788</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G2_IO2_Pos)                </span></div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO2         TSC_IOHCR_G2_IO2_Msk                          </span></div><div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71624ed452582a6a4dcdfa27b6e3c10c"> 9790</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3_Pos     (6U)                                          </span></div><div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904f727450371d79dd8ac2fd60b56511"> 9791</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G2_IO3_Pos)                </span></div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO3         TSC_IOHCR_G2_IO3_Msk                          </span></div><div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6111248a0a3e123059ff72f5ccf7e7aa"> 9793</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4_Pos     (7U)                                          </span></div><div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c5d1e914479c16db0ded6f6bce8459a"> 9794</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G2_IO4_Pos)                </span></div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G2_IO4         TSC_IOHCR_G2_IO4_Msk                          </span></div><div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa851496c60c087f91b6bad50d54ed10"> 9796</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1_Pos     (8U)                                          </span></div><div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d7880ae8eb9e743e428b6581fc30cf"> 9797</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G3_IO1_Pos)                </span></div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO1         TSC_IOHCR_G3_IO1_Msk                          </span></div><div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga927fc99e1f7ec64e993ae4bfc9fedc31"> 9799</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2_Pos     (9U)                                          </span></div><div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75"> 9800</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G3_IO2_Pos)                </span></div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO2         TSC_IOHCR_G3_IO2_Msk                          </span></div><div class="line"><a name="l09802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94a2279022d718d948cadd9b3384cd27"> 9802</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3_Pos     (10U)                                         </span></div><div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88991f11f855f6ccfdb134f00dede16"> 9803</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G3_IO3_Pos)                </span></div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO3         TSC_IOHCR_G3_IO3_Msk                          </span></div><div class="line"><a name="l09805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0de3cc891b5799e27b8c78371a9d9bbd"> 9805</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4_Pos     (11U)                                         </span></div><div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1551f1d9718e48deb700eb4e37f41302"> 9806</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G3_IO4_Pos)                </span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G3_IO4         TSC_IOHCR_G3_IO4_Msk                          </span></div><div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2860b6a0748e9c0a9c8c3be4131afe4"> 9808</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1_Pos     (12U)                                         </span></div><div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16"> 9809</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G4_IO1_Pos)                </span></div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO1         TSC_IOHCR_G4_IO1_Msk                          </span></div><div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0e106831adfd4d26be14e2fcc27f16"> 9811</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2_Pos     (13U)                                         </span></div><div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f"> 9812</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G4_IO2_Pos)                </span></div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO2         TSC_IOHCR_G4_IO2_Msk                          </span></div><div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ab26ba1317a9233421d5bbbc98c65f"> 9814</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3_Pos     (14U)                                         </span></div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72"> 9815</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G4_IO3_Pos)                </span></div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO3         TSC_IOHCR_G4_IO3_Msk                          </span></div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d02a4a8239e984257fad85122f8861"> 9817</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4_Pos     (15U)                                         </span></div><div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed99725c69d270e2d63070cffc882e33"> 9818</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G4_IO4_Pos)                </span></div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G4_IO4         TSC_IOHCR_G4_IO4_Msk                          </span></div><div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679df472f64e3b84144510c54a6c3488"> 9820</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1_Pos     (16U)                                         </span></div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47234ba070241ad44d8220e88df6b3f8"> 9821</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G5_IO1_Pos)                </span></div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO1         TSC_IOHCR_G5_IO1_Msk                          </span></div><div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb8a1ef32f3880fdfa7ad9bbacb8c85"> 9823</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2_Pos     (17U)                                         </span></div><div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590a418cdb27fd02a4cf121e42e569b2"> 9824</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G5_IO2_Pos)                </span></div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO2         TSC_IOHCR_G5_IO2_Msk                          </span></div><div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0945252a4ad54fc2e45c265552f23b1"> 9826</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3_Pos     (18U)                                         </span></div><div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade99d60646e3fa1517f799052a6cd5a6"> 9827</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G5_IO3_Pos)                </span></div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO3         TSC_IOHCR_G5_IO3_Msk                          </span></div><div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8584b8f434a451d286bfc57a580cfa"> 9829</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4_Pos     (19U)                                         </span></div><div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa"> 9830</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G5_IO4_Pos)                </span></div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G5_IO4         TSC_IOHCR_G5_IO4_Msk                          </span></div><div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2e5851c2873baacdbcc9465e1b143d"> 9832</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1_Pos     (20U)                                         </span></div><div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38dc0c9e4de280da91030e4546e04bb"> 9833</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G6_IO1_Pos)                </span></div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO1         TSC_IOHCR_G6_IO1_Msk                          </span></div><div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea8df44aad235a3e11d1bb0e79e7892"> 9835</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2_Pos     (21U)                                         </span></div><div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"> 9836</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G6_IO2_Pos)                </span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO2         TSC_IOHCR_G6_IO2_Msk                          </span></div><div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1094f1f19f0e74bd6fde2d84a0eba4ae"> 9838</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3_Pos     (22U)                                         </span></div><div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6994edd44c8466c73563ebcecd3c9ab9"> 9839</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G6_IO3_Pos)                </span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO3         TSC_IOHCR_G6_IO3_Msk                          </span></div><div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80b053bb58ca972fb4895848218a36a"> 9841</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4_Pos     (23U)                                         </span></div><div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508bd77407f2294acef566ec79680f24"> 9842</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G6_IO4_Pos)                </span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G6_IO4         TSC_IOHCR_G6_IO4_Msk                          </span></div><div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae376d64e0cc9cde21f51f9364b1f558d"> 9844</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1_Pos     (24U)                                         </span></div><div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2dfee7d77600fda369e454119851b7"> 9845</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G7_IO1_Pos)                </span></div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO1         TSC_IOHCR_G7_IO1_Msk                          </span></div><div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fce707381e8493dabfd6ad661bb4e87"> 9847</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2_Pos     (25U)                                         </span></div><div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084806ce2eeaea2e540a8f8eff7359e8"> 9848</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G7_IO2_Pos)                </span></div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO2         TSC_IOHCR_G7_IO2_Msk                          </span></div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961f8fbdbcdf9b5294126cc65d4fbde8"> 9850</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3_Pos     (26U)                                         </span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904ec89e24c54b8899aa2578c38580ce"> 9851</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G7_IO3_Pos)                </span></div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO3         TSC_IOHCR_G7_IO3_Msk                          </span></div><div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1fabb7ba13605e56c89ad0bbabef4c"> 9853</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4_Pos     (27U)                                         </span></div><div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837cd46add4c630f7d1d335564ecd41c"> 9854</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G7_IO4_Pos)                </span></div><div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G7_IO4         TSC_IOHCR_G7_IO4_Msk                          </span></div><div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6470cae5e195d31f1519c59c8903df2c"> 9856</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1_Pos     (28U)                                         </span></div><div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482cd03a685f379cc1b748f7684ce395"> 9857</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1_Msk     (0x1U &lt;&lt; TSC_IOHCR_G8_IO1_Pos)                </span></div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO1         TSC_IOHCR_G8_IO1_Msk                          </span></div><div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c0ab1f7e0f8078c6e7550d4e51892f8"> 9859</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2_Pos     (29U)                                         </span></div><div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93a44c09f3355e4940679eb7c80a068"> 9860</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2_Msk     (0x1U &lt;&lt; TSC_IOHCR_G8_IO2_Pos)                </span></div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO2         TSC_IOHCR_G8_IO2_Msk                          </span></div><div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9da218e2e8f46e887e3894483df4626"> 9862</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3_Pos     (30U)                                         </span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172a21291f2b7b2de95004008721f646"> 9863</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3_Msk     (0x1U &lt;&lt; TSC_IOHCR_G8_IO3_Pos)                </span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO3         TSC_IOHCR_G8_IO3_Msk                          </span></div><div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d0ae7ad8bd6fb3dfa10354fc2964c3"> 9865</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4_Pos     (31U)                                         </span></div><div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa845a5999eb2ede81a9d5c469a05c1"> 9866</a></span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4_Msk     (0x1U &lt;&lt; TSC_IOHCR_G8_IO4_Pos)                </span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="preprocessor">#define TSC_IOHCR_G8_IO4         TSC_IOHCR_G8_IO4_Msk                          </span></div><div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4a0f449241d88969d59660bbbdac8c"> 9869</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOASCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1_Pos    (0U)                                          </span></div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G1_IO1_Pos)               </span></div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO1        TSC_IOASCR_G1_IO1_Msk                         </span></div><div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa09269d702707c666f40524b19a623e"> 9873</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2_Pos    (1U)                                          </span></div><div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd82b6899411d6e78512ed519d2c9a7f"> 9874</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G1_IO2_Pos)               </span></div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO2        TSC_IOASCR_G1_IO2_Msk                         </span></div><div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2d48bcbf7960828fa3e9d5f1c4b455"> 9876</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3_Pos    (2U)                                          </span></div><div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fefef6a55f39aa48067a1c2524b4a86"> 9877</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G1_IO3_Pos)               </span></div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO3        TSC_IOASCR_G1_IO3_Msk                         </span></div><div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0262b0da8982b3b6d7bf848435f7c664"> 9879</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4_Pos    (3U)                                          </span></div><div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8ed0949d6947d14af3673b8df8bbed"> 9880</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G1_IO4_Pos)               </span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G1_IO4        TSC_IOASCR_G1_IO4_Msk                         </span></div><div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbe0176b1fedd1f4011715241f5ace0"> 9882</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1_Pos    (4U)                                          </span></div><div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315b64a0b36129c0af07aac7d9a074a1"> 9883</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G2_IO1_Pos)               </span></div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO1        TSC_IOASCR_G2_IO1_Msk                         </span></div><div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16591b29fba47053d84879f23cef06b"> 9885</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2_Pos    (5U)                                          </span></div><div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e"> 9886</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G2_IO2_Pos)               </span></div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO2        TSC_IOASCR_G2_IO2_Msk                         </span></div><div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95cedbb5829e94fa393ce715100ed562"> 9888</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3_Pos    (6U)                                          </span></div><div class="line"><a name="l09889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e85f60dd56c94d292afe16e94f5c1f"> 9889</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G2_IO3_Pos)               </span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO3        TSC_IOASCR_G2_IO3_Msk                         </span></div><div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccee997f10fd98f9ce395c923fb7030"> 9891</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4_Pos    (7U)                                          </span></div><div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8228c36e743309c19108ec1acd6fa2b"> 9892</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G2_IO4_Pos)               </span></div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G2_IO4        TSC_IOASCR_G2_IO4_Msk                         </span></div><div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e64760d4ef874523278d5d4005c7769"> 9894</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1_Pos    (8U)                                          </span></div><div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8d38ca46cc18da31ab4251d9600a56"> 9895</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G3_IO1_Pos)               </span></div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO1        TSC_IOASCR_G3_IO1_Msk                         </span></div><div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f4ffe36024fbdf67d00cae9777047e"> 9897</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2_Pos    (9U)                                          </span></div><div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee85c71c1ab007caab03b89054d905e7"> 9898</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G3_IO2_Pos)               </span></div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO2        TSC_IOASCR_G3_IO2_Msk                         </span></div><div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b6b678df5149bb89686879263e65db"> 9900</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3_Pos    (10U)                                         </span></div><div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dabef88c6eefffbfe230d2af841ab1a"> 9901</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G3_IO3_Pos)               </span></div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO3        TSC_IOASCR_G3_IO3_Msk                         </span></div><div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2d8586f095e4cc5792b56045475311"> 9903</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4_Pos    (11U)                                         </span></div><div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1"> 9904</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G3_IO4_Pos)               </span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G3_IO4        TSC_IOASCR_G3_IO4_Msk                         </span></div><div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87ca7670a4709954c37a71b02b68975"> 9906</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1_Pos    (12U)                                         </span></div><div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc"> 9907</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G4_IO1_Pos)               </span></div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO1        TSC_IOASCR_G4_IO1_Msk                         </span></div><div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga401dcce908c8dd2e3e782f8e9cffbfb6"> 9909</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2_Pos    (13U)                                         </span></div><div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf630bc82f376391d7846b34d280abc94"> 9910</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G4_IO2_Pos)               </span></div><div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO2        TSC_IOASCR_G4_IO2_Msk                         </span></div><div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0c507ef19330f9cf31b0a5025132d2"> 9912</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3_Pos    (14U)                                         </span></div><div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac784e0da3d24f283c2d466c1ac100ac7"> 9913</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G4_IO3_Pos)               </span></div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO3        TSC_IOASCR_G4_IO3_Msk                         </span></div><div class="line"><a name="l09915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e69bb653b51d1861578ba8c73a95b9"> 9915</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4_Pos    (15U)                                         </span></div><div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43060d8fa5382ba390da40a1386b93ff"> 9916</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G4_IO4_Pos)               </span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G4_IO4        TSC_IOASCR_G4_IO4_Msk                         </span></div><div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c17e45ef43f63f08bcf41492c70210"> 9918</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1_Pos    (16U)                                         </span></div><div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd55955f843445f11d1c7d75c024ddaf"> 9919</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G5_IO1_Pos)               </span></div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO1        TSC_IOASCR_G5_IO1_Msk                         </span></div><div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad34a714d41af8b7cdc4ec7d5773f246"> 9921</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2_Pos    (17U)                                         </span></div><div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea67e6299dd4afdd1fbddfb9e810400b"> 9922</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G5_IO2_Pos)               </span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO2        TSC_IOASCR_G5_IO2_Msk                         </span></div><div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3762f9820146f0f36a8e513e33f7efd"> 9924</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3_Pos    (18U)                                         </span></div><div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac473ea3827fd3b8be7f680e2312c2c7b"> 9925</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G5_IO3_Pos)               </span></div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO3        TSC_IOASCR_G5_IO3_Msk                         </span></div><div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d35a0a520577e30094465abae4821fd"> 9927</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4_Pos    (19U)                                         </span></div><div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe"> 9928</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G5_IO4_Pos)               </span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G5_IO4        TSC_IOASCR_G5_IO4_Msk                         </span></div><div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbc7d3ac2bf5ccd39fb67376d15ce3b"> 9930</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1_Pos    (20U)                                         </span></div><div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712c84f43d1f00a89d3a351142588cb"> 9931</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G6_IO1_Pos)               </span></div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO1        TSC_IOASCR_G6_IO1_Msk                         </span></div><div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aed3c04dc60408ca9b1654ca7df9bfc"> 9933</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2_Pos    (21U)                                         </span></div><div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57e0cb1a489a65adcece563c1b2b657"> 9934</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G6_IO2_Pos)               </span></div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO2        TSC_IOASCR_G6_IO2_Msk                         </span></div><div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b7565f413adf8873d3d1c6585c8e75"> 9936</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3_Pos    (22U)                                         </span></div><div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486fc83799f0b599a86535ac648f1966"> 9937</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G6_IO3_Pos)               </span></div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO3        TSC_IOASCR_G6_IO3_Msk                         </span></div><div class="line"><a name="l09939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad396c410ad97506ad10e5758b0fd7211"> 9939</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4_Pos    (23U)                                         </span></div><div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13390ab79e7b1b53019e41476648a6cb"> 9940</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G6_IO4_Pos)               </span></div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G6_IO4        TSC_IOASCR_G6_IO4_Msk                         </span></div><div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67124969348e0d0f75f4c737cc7043e"> 9942</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1_Pos    (24U)                                         </span></div><div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc48485735d1d84555a9b0f9a2bbf63c"> 9943</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G7_IO1_Pos)               </span></div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO1        TSC_IOASCR_G7_IO1_Msk                         </span></div><div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139f7858e8d4530a951a83ea11ed0216"> 9945</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2_Pos    (25U)                                         </span></div><div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa6583c19f4cccd7408c0640d9a527b"> 9946</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G7_IO2_Pos)               </span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO2        TSC_IOASCR_G7_IO2_Msk                         </span></div><div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f1279e16bcf3017f87fed1cf121480"> 9948</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3_Pos    (26U)                                         </span></div><div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f18b8a1325536d2a6b6d4419201a88d"> 9949</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G7_IO3_Pos)               </span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO3        TSC_IOASCR_G7_IO3_Msk                         </span></div><div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde272e6f06a5b19c7ec89d7e1ad912b"> 9951</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4_Pos    (27U)                                         </span></div><div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e"> 9952</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G7_IO4_Pos)               </span></div><div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G7_IO4        TSC_IOASCR_G7_IO4_Msk                         </span></div><div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f57b238fbda53139212d5abf1021b1"> 9954</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1_Pos    (28U)                                         </span></div><div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e"> 9955</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1_Msk    (0x1U &lt;&lt; TSC_IOASCR_G8_IO1_Pos)               </span></div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO1        TSC_IOASCR_G8_IO1_Msk                         </span></div><div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga683c3aa8078685026f6e1ea60842056b"> 9957</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2_Pos    (29U)                                         </span></div><div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bcfcacd23e4066b94e96123dfe3550f"> 9958</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2_Msk    (0x1U &lt;&lt; TSC_IOASCR_G8_IO2_Pos)               </span></div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO2        TSC_IOASCR_G8_IO2_Msk                         </span></div><div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aba7a06cc8e84782422517cf6224619"> 9960</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3_Pos    (30U)                                         </span></div><div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf488334e8d87ba645f797bcf0f52387b"> 9961</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3_Msk    (0x1U &lt;&lt; TSC_IOASCR_G8_IO3_Pos)               </span></div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO3        TSC_IOASCR_G8_IO3_Msk                         </span></div><div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57559d29e05611e3bb967a2846efcf75"> 9963</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4_Pos    (31U)                                         </span></div><div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe93979868348844bde9664877060414"> 9964</a></span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4_Msk    (0x1U &lt;&lt; TSC_IOASCR_G8_IO4_Pos)               </span></div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="preprocessor">#define TSC_IOASCR_G8_IO4        TSC_IOASCR_G8_IO4_Msk                         </span></div><div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab85fdad743c240d1d8d0baaaec875298"> 9967</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOSCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1_Pos     (0U)                                          </span></div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G1_IO1_Pos)                </span></div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO1         TSC_IOSCR_G1_IO1_Msk                          </span></div><div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff8fe8f8e9a66ca9672b87620c936"> 9971</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2_Pos     (1U)                                          </span></div><div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7c90514a2b21ef121eb157ee318ba9"> 9972</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G1_IO2_Pos)                </span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO2         TSC_IOSCR_G1_IO2_Msk                          </span></div><div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a2f13637fb1b60c88339cff4b6846d"> 9974</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3_Pos     (2U)                                          </span></div><div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07a670311bcc0188d80a2836eb58a573"> 9975</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G1_IO3_Pos)                </span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO3         TSC_IOSCR_G1_IO3_Msk                          </span></div><div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c13e0a928b3bfb225c632c83df17fa"> 9977</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4_Pos     (3U)                                          </span></div><div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75"> 9978</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G1_IO4_Pos)                </span></div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G1_IO4         TSC_IOSCR_G1_IO4_Msk                          </span></div><div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f79d7e177e5ef12b9b24cffdff837a8"> 9980</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1_Pos     (4U)                                          </span></div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7a5de5458401ef7f637ac791bd03e"> 9981</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G2_IO1_Pos)                </span></div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO1         TSC_IOSCR_G2_IO1_Msk                          </span></div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cd2e2ec9e78afcccc386072f3c659a"> 9983</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2_Pos     (5U)                                          </span></div><div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2642e94fd0535556cb1214b25ab54e82"> 9984</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G2_IO2_Pos)                </span></div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO2         TSC_IOSCR_G2_IO2_Msk                          </span></div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04885cf284fad1f9af14eb4a49820b4"> 9986</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3_Pos     (6U)                                          </span></div><div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1"> 9987</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G2_IO3_Pos)                </span></div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO3         TSC_IOSCR_G2_IO3_Msk                          </span></div><div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40f5012709a3535f8a581d1c8397554"> 9989</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4_Pos     (7U)                                          </span></div><div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d07ef55b7a38154430c79df3792ef85"> 9990</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G2_IO4_Pos)                </span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G2_IO4         TSC_IOSCR_G2_IO4_Msk                          </span></div><div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7955bcf502358391fed1d90388e26b1"> 9992</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1_Pos     (8U)                                          </span></div><div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5701fea4de413a0446bb50299db78e"> 9993</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G3_IO1_Pos)                </span></div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO1         TSC_IOSCR_G3_IO1_Msk                          </span></div><div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e31b548e3d044006179b16761e9292"> 9995</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2_Pos     (9U)                                          </span></div><div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd5b56543201db684a3c3cf840fe9b4"> 9996</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G3_IO2_Pos)                </span></div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO2         TSC_IOSCR_G3_IO2_Msk                          </span></div><div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98e962b11b5b11e8bf38028a95af823"> 9998</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3_Pos     (10U)                                         </span></div><div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521dd998ded4c56b5ae57a3bc7a73969"> 9999</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G3_IO3_Pos)                </span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO3         TSC_IOSCR_G3_IO3_Msk                          </span></div><div class="line"><a name="l10001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f29c92008db0f471237c00c1e2d2d85">10001</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4_Pos     (11U)                                         </span></div><div class="line"><a name="l10002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8">10002</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G3_IO4_Pos)                </span></div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G3_IO4         TSC_IOSCR_G3_IO4_Msk                          </span></div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a444353be81a4b2b7510f44be736fca">10004</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1_Pos     (12U)                                         </span></div><div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8">10005</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G4_IO1_Pos)                </span></div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO1         TSC_IOSCR_G4_IO1_Msk                          </span></div><div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1">10007</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2_Pos     (13U)                                         </span></div><div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f14899ff5b049f17080ab4ad73a78e">10008</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G4_IO2_Pos)                </span></div><div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO2         TSC_IOSCR_G4_IO2_Msk                          </span></div><div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30bb5c84572928683b1e3726645a47bf">10010</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3_Pos     (14U)                                         </span></div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edd6df22a62893fd06d623eed97818f">10011</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G4_IO3_Pos)                </span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO3         TSC_IOSCR_G4_IO3_Msk                          </span></div><div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52af0e483b4c0f16ebd978762f359c79">10013</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4_Pos     (15U)                                         </span></div><div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621">10014</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G4_IO4_Pos)                </span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G4_IO4         TSC_IOSCR_G4_IO4_Msk                          </span></div><div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada625217dddcaaa2cbbd23fb0be80a4d">10016</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1_Pos     (16U)                                         </span></div><div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f71a21108c7bdf517abe879ef990cd">10017</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G5_IO1_Pos)                </span></div><div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO1         TSC_IOSCR_G5_IO1_Msk                          </span></div><div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95d0f4b101b7bb7e70e48945833612">10019</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2_Pos     (17U)                                         </span></div><div class="line"><a name="l10020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33091ef62bc05b2f348482a75d545593">10020</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G5_IO2_Pos)                </span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO2         TSC_IOSCR_G5_IO2_Msk                          </span></div><div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0878d85e59ea87465f5f7a565c33cb7">10022</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3_Pos     (18U)                                         </span></div><div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10aec0233213b68740bb80772a1930f">10023</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G5_IO3_Pos)                </span></div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO3         TSC_IOSCR_G5_IO3_Msk                          </span></div><div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d58564c4873af55be6e9aaf7e94b93">10025</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4_Pos     (19U)                                         </span></div><div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f">10026</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G5_IO4_Pos)                </span></div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G5_IO4         TSC_IOSCR_G5_IO4_Msk                          </span></div><div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66167169ade2aecfa807d195f77004f">10028</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1_Pos     (20U)                                         </span></div><div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9">10029</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G6_IO1_Pos)                </span></div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO1         TSC_IOSCR_G6_IO1_Msk                          </span></div><div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707ab1cd11f782bc4a90d09fc344c84">10031</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2_Pos     (21U)                                         </span></div><div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d">10032</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G6_IO2_Pos)                </span></div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO2         TSC_IOSCR_G6_IO2_Msk                          </span></div><div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac10910084daf3742e31d946000a2e08f">10034</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3_Pos     (22U)                                         </span></div><div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f210fae3d97341f2d94e753538a5ef1">10035</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G6_IO3_Pos)                </span></div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO3         TSC_IOSCR_G6_IO3_Msk                          </span></div><div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1fb9b9531ffd2f18a83296dcdbbe5c">10037</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4_Pos     (23U)                                         </span></div><div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd96d6ff53e6ab99a00904cc71117022">10038</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G6_IO4_Pos)                </span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G6_IO4         TSC_IOSCR_G6_IO4_Msk                          </span></div><div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b53ffcb149360f9af8e16fa1fd5284">10040</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1_Pos     (24U)                                         </span></div><div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5">10041</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G7_IO1_Pos)                </span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO1         TSC_IOSCR_G7_IO1_Msk                          </span></div><div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb749eb1546b62e01407c49b533caedd">10043</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2_Pos     (25U)                                         </span></div><div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3385f46a99278be65b40c3586ee86c52">10044</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G7_IO2_Pos)                </span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO2         TSC_IOSCR_G7_IO2_Msk                          </span></div><div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f0b7faf6608525baf7f8e823928704">10046</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3_Pos     (26U)                                         </span></div><div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b39ba39a76106db42595b8db7c5e4b">10047</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G7_IO3_Pos)                </span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO3         TSC_IOSCR_G7_IO3_Msk                          </span></div><div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8327b6d4d3003b1df036a8b2d921c538">10049</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4_Pos     (27U)                                         </span></div><div class="line"><a name="l10050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec">10050</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G7_IO4_Pos)                </span></div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G7_IO4         TSC_IOSCR_G7_IO4_Msk                          </span></div><div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d08886637658b11527e3fc2d4a24aef">10052</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1_Pos     (28U)                                         </span></div><div class="line"><a name="l10053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8a494df48044ec17a5963f05dc22757">10053</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1_Msk     (0x1U &lt;&lt; TSC_IOSCR_G8_IO1_Pos)                </span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO1         TSC_IOSCR_G8_IO1_Msk                          </span></div><div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1104c6bb629bbb3f8dfce46dc5e9b5">10055</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2_Pos     (29U)                                         </span></div><div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d54f4e80ce860f644918a08577125f">10056</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2_Msk     (0x1U &lt;&lt; TSC_IOSCR_G8_IO2_Pos)                </span></div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO2         TSC_IOSCR_G8_IO2_Msk                          </span></div><div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760772c6d1f913965ec00689e13e8de1">10058</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3_Pos     (30U)                                         </span></div><div class="line"><a name="l10059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c0f96e7bbe62fb765286e5af061bd5c">10059</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3_Msk     (0x1U &lt;&lt; TSC_IOSCR_G8_IO3_Pos)                </span></div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO3         TSC_IOSCR_G8_IO3_Msk                          </span></div><div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5082ac40b6fa0567cdb35dfcec67fc7">10061</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4_Pos     (31U)                                         </span></div><div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54d34d7bb01be0253b7a38f9a00de76">10062</a></span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4_Msk     (0x1U &lt;&lt; TSC_IOSCR_G8_IO4_Pos)                </span></div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="preprocessor">#define TSC_IOSCR_G8_IO4         TSC_IOSCR_G8_IO4_Msk                          </span></div><div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978a6c0ce3c2748fdd73a015512b33ff">10065</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOCCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1_Pos     (0U)                                          </span></div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G1_IO1_Pos)                </span></div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO1         TSC_IOCCR_G1_IO1_Msk                          </span></div><div class="line"><a name="l10069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc766def6bc8b7f38e409fcdda26d3ac">10069</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2_Pos     (1U)                                          </span></div><div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab72b81eebb75e5eb63d86e79e0a230db">10070</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G1_IO2_Pos)                </span></div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO2         TSC_IOCCR_G1_IO2_Msk                          </span></div><div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a44c8c440d6c806bd80e8190621340c">10072</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3_Pos     (2U)                                          </span></div><div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed313819c3f07d83f966a707e71006a3">10073</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G1_IO3_Pos)                </span></div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO3         TSC_IOCCR_G1_IO3_Msk                          </span></div><div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33266be848627b8bd7e31919ef105af5">10075</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4_Pos     (3U)                                          </span></div><div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd978624dad34d428b0588fa6eda6940">10076</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G1_IO4_Pos)                </span></div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G1_IO4         TSC_IOCCR_G1_IO4_Msk                          </span></div><div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad676b978fd7f34ba827b8b0792c530a0">10078</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1_Pos     (4U)                                          </span></div><div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c929d5e60d13b71ff1d6745e281c4f">10079</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G2_IO1_Pos)                </span></div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO1         TSC_IOCCR_G2_IO1_Msk                          </span></div><div class="line"><a name="l10081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce859a4764f32f1e5ab0ee1ef0dcbbd">10081</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2_Pos     (5U)                                          </span></div><div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5754aa934264634361e0dda64c67f72">10082</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G2_IO2_Pos)                </span></div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO2         TSC_IOCCR_G2_IO2_Msk                          </span></div><div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a2dcd8c6f546142aebf9a19c41da60">10084</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3_Pos     (6U)                                          </span></div><div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5">10085</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G2_IO3_Pos)                </span></div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO3         TSC_IOCCR_G2_IO3_Msk                          </span></div><div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20f493734669ce077066c7bd56231a2">10087</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4_Pos     (7U)                                          </span></div><div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66346940b2e277bb02afb360614a0e8a">10088</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G2_IO4_Pos)                </span></div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G2_IO4         TSC_IOCCR_G2_IO4_Msk                          </span></div><div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a4636b9e1448e80181d2d1d0c24f57">10090</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1_Pos     (8U)                                          </span></div><div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4078647a88048212fa079fb24dddbbd4">10091</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G3_IO1_Pos)                </span></div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO1         TSC_IOCCR_G3_IO1_Msk                          </span></div><div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0d00466c6d53eefd70916d523c3a6c3">10093</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2_Pos     (9U)                                          </span></div><div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga753ebf022dcbf06c303d3bf21eb3518f">10094</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G3_IO2_Pos)                </span></div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO2         TSC_IOCCR_G3_IO2_Msk                          </span></div><div class="line"><a name="l10096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0a21d88b6caa0577a3518aa22fec80">10096</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3_Pos     (10U)                                         </span></div><div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c5c738f9eda3f412821c588fc7ca7d">10097</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G3_IO3_Pos)                </span></div><div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO3         TSC_IOCCR_G3_IO3_Msk                          </span></div><div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab393cf3406cfc3defe5363c42da28bc2">10099</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4_Pos     (11U)                                         </span></div><div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff45a42f7cb42606c71a6e31117e87c">10100</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G3_IO4_Pos)                </span></div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G3_IO4         TSC_IOCCR_G3_IO4_Msk                          </span></div><div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64616fba6e56d37976d801e100cd484e">10102</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1_Pos     (12U)                                         </span></div><div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29">10103</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G4_IO1_Pos)                </span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO1         TSC_IOCCR_G4_IO1_Msk                          </span></div><div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3218b0cb4b6397958bfbd8af6a9a0c">10105</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2_Pos     (13U)                                         </span></div><div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625564916e51f7c314c9697fb846407d">10106</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G4_IO2_Pos)                </span></div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO2         TSC_IOCCR_G4_IO2_Msk                          </span></div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a6cfa5ac41df0bdff1781687702f6d">10108</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3_Pos     (14U)                                         </span></div><div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3079a52ff10b641604f4a0f6e9feb39">10109</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G4_IO3_Pos)                </span></div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO3         TSC_IOCCR_G4_IO3_Msk                          </span></div><div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73353b8af78f6ceb6e5f319adb810d97">10111</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4_Pos     (15U)                                         </span></div><div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc53df7e1044fb53600ae195f2ca2d4b">10112</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G4_IO4_Pos)                </span></div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G4_IO4         TSC_IOCCR_G4_IO4_Msk                          </span></div><div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393761f1b497329a4dc3be452dc95489">10114</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1_Pos     (16U)                                         </span></div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261d0ef6bfce853e8b015cb02968365b">10115</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G5_IO1_Pos)                </span></div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO1         TSC_IOCCR_G5_IO1_Msk                          </span></div><div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d976f21fdc89965a46d2e117d1240">10117</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2_Pos     (17U)                                         </span></div><div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7282fe34b896af2a10d956b296d6721e">10118</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G5_IO2_Pos)                </span></div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO2         TSC_IOCCR_G5_IO2_Msk                          </span></div><div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220db925a6a897ed29f7693e16c00382">10120</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3_Pos     (18U)                                         </span></div><div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdff67a963895adb140a7097a33d9eb7">10121</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G5_IO3_Pos)                </span></div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO3         TSC_IOCCR_G5_IO3_Msk                          </span></div><div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23c36b7b88c9a3d8b7b8dcd0f9e221">10123</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4_Pos     (19U)                                         </span></div><div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b69671302430ce7d25ea62c9db1eb7e">10124</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G5_IO4_Pos)                </span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G5_IO4         TSC_IOCCR_G5_IO4_Msk                          </span></div><div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499b4fb92bc126b6933648955241c304">10126</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1_Pos     (20U)                                         </span></div><div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a8e90cd92cdcadbbe9cd6229de582">10127</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G6_IO1_Pos)                </span></div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO1         TSC_IOCCR_G6_IO1_Msk                          </span></div><div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe81857d2e901e0974eaa49de013dbf7">10129</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2_Pos     (21U)                                         </span></div><div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eadf59ed3695683921fe7de6bf95d12">10130</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G6_IO2_Pos)                </span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO2         TSC_IOCCR_G6_IO2_Msk                          </span></div><div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcc75c66b5287af8534c37434fcbb68">10132</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3_Pos     (22U)                                         </span></div><div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0">10133</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G6_IO3_Pos)                </span></div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO3         TSC_IOCCR_G6_IO3_Msk                          </span></div><div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886a2c8170bee68546a617cf525b928b">10135</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4_Pos     (23U)                                         </span></div><div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeead1322b93830f3d62e940d7240e2f3">10136</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G6_IO4_Pos)                </span></div><div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G6_IO4         TSC_IOCCR_G6_IO4_Msk                          </span></div><div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc869043f6068e14c3a6bd3998b0ca34">10138</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1_Pos     (24U)                                         </span></div><div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c">10139</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G7_IO1_Pos)                </span></div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO1         TSC_IOCCR_G7_IO1_Msk                          </span></div><div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3f751970b553e2d0ce3061e185093b">10141</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2_Pos     (25U)                                         </span></div><div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf1cc88082b9e690efa07ebf84f86a6">10142</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G7_IO2_Pos)                </span></div><div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO2         TSC_IOCCR_G7_IO2_Msk                          </span></div><div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae89740a411ce7de48719a9538113d85e">10144</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3_Pos     (26U)                                         </span></div><div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c9394233e52ad08b5a331878d5f0b8">10145</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G7_IO3_Pos)                </span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO3         TSC_IOCCR_G7_IO3_Msk                          </span></div><div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e367b7fed70b4861269a875024aa978">10147</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4_Pos     (27U)                                         </span></div><div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55ddd0d3ee2fdfca995f82982396ba7">10148</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G7_IO4_Pos)                </span></div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G7_IO4         TSC_IOCCR_G7_IO4_Msk                          </span></div><div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea698982cfe54dd98f9fb1a9910ac53c">10150</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1_Pos     (28U)                                         </span></div><div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4">10151</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1_Msk     (0x1U &lt;&lt; TSC_IOCCR_G8_IO1_Pos)                </span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO1         TSC_IOCCR_G8_IO1_Msk                          </span></div><div class="line"><a name="l10153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99285fcff4714b49b2154531c4573d5d">10153</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2_Pos     (29U)                                         </span></div><div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505d18ed8927c2ef746006682f671344">10154</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2_Msk     (0x1U &lt;&lt; TSC_IOCCR_G8_IO2_Pos)                </span></div><div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO2         TSC_IOCCR_G8_IO2_Msk                          </span></div><div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea719cdd5a40b4bcaccbb2823d23c6e1">10156</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3_Pos     (30U)                                         </span></div><div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03064c73fd25c29ead1dd1c361a6b911">10157</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3_Msk     (0x1U &lt;&lt; TSC_IOCCR_G8_IO3_Pos)                </span></div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO3         TSC_IOCCR_G8_IO3_Msk                          </span></div><div class="line"><a name="l10159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31663888ed7a52678cdf5a70b540a2d8">10159</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4_Pos     (31U)                                         </span></div><div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6a8c3cead6d177c759df7f09f2a4152">10160</a></span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4_Msk     (0x1U &lt;&lt; TSC_IOCCR_G8_IO4_Pos)                </span></div><div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;<span class="preprocessor">#define TSC_IOCCR_G8_IO4         TSC_IOCCR_G8_IO4_Msk                          </span></div><div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69b9268364a0c32da12dccc2f33ffac">10163</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOGCSR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E_Pos       (0U)                                          </span></div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G1E_Pos)                  </span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1E           TSC_IOGCSR_G1E_Msk                            </span></div><div class="line"><a name="l10167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f21087070fcd6dada1007960035bd33">10167</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E_Pos       (1U)                                          </span></div><div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491">10168</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G2E_Pos)                  </span></div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2E           TSC_IOGCSR_G2E_Msk                            </span></div><div class="line"><a name="l10170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b7bd9d1522f1243ac1bae1e9c9a69f">10170</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E_Pos       (2U)                                          </span></div><div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10">10171</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G3E_Pos)                  </span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3E           TSC_IOGCSR_G3E_Msk                            </span></div><div class="line"><a name="l10173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71ce1fb59a0f35865122534d4b260fa">10173</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E_Pos       (3U)                                          </span></div><div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa19847b92a1cf45e004f0567fe867f">10174</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G4E_Pos)                  </span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4E           TSC_IOGCSR_G4E_Msk                            </span></div><div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d028fd6f7ea711eb4f47c2c0063d4ae">10176</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E_Pos       (4U)                                          </span></div><div class="line"><a name="l10177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486b5c9d1448b68e82321c2a06679157">10177</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G5E_Pos)                  </span></div><div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5E           TSC_IOGCSR_G5E_Msk                            </span></div><div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8658c22b99568a8ec9f3b7cae1202d62">10179</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E_Pos       (5U)                                          </span></div><div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0350f2951a8932f68644cc46e0768b">10180</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G6E_Pos)                  </span></div><div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6E           TSC_IOGCSR_G6E_Msk                            </span></div><div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75285f522404179e701e62721ea23a13">10182</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E_Pos       (6U)                                          </span></div><div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff">10183</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G7E_Pos)                  </span></div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7E           TSC_IOGCSR_G7E_Msk                            </span></div><div class="line"><a name="l10185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff2cdb078ee27ab4337fc41628a70cd9">10185</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E_Pos       (7U)                                          </span></div><div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d928b53c999dd82c372e340e369402">10186</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G8E_Pos)                  </span></div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8E           TSC_IOGCSR_G8E_Msk                            </span></div><div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943c9ca7a6bf2cdc3346e3749c27a95f">10188</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S_Pos       (16U)                                         </span></div><div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9736702559c92cf102b195cb85737431">10189</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G1S_Pos)                  </span></div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G1S           TSC_IOGCSR_G1S_Msk                            </span></div><div class="line"><a name="l10191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf57b3cef584f063a8eac29331102412">10191</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S_Pos       (17U)                                         </span></div><div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86fdc03c565bec02f1f5e32c5df65459">10192</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G2S_Pos)                  </span></div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G2S           TSC_IOGCSR_G2S_Msk                            </span></div><div class="line"><a name="l10194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb8e3daceffa8a453f8fef78b4eff74">10194</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S_Pos       (18U)                                         </span></div><div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaabb77752f29df4122ed3e7d146ecfbd">10195</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G3S_Pos)                  </span></div><div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G3S           TSC_IOGCSR_G3S_Msk                            </span></div><div class="line"><a name="l10197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga188040db0594a1afdb879605c0db4df7">10197</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S_Pos       (19U)                                         </span></div><div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0efba4a5e486fb9085528cebfa27d93">10198</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G4S_Pos)                  </span></div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G4S           TSC_IOGCSR_G4S_Msk                            </span></div><div class="line"><a name="l10200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15112e6e2ba56ad049927272187e5e88">10200</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S_Pos       (20U)                                         </span></div><div class="line"><a name="l10201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a">10201</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G5S_Pos)                  </span></div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G5S           TSC_IOGCSR_G5S_Msk                            </span></div><div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599e152092c66662d0525bcc5cc8f635">10203</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S_Pos       (21U)                                         </span></div><div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed">10204</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G6S_Pos)                  </span></div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G6S           TSC_IOGCSR_G6S_Msk                            </span></div><div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21020c4a6977314ffbeeaf2b05134170">10206</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S_Pos       (22U)                                         </span></div><div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71d10228aa7a2440394403cf31f5519">10207</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G7S_Pos)                  </span></div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G7S           TSC_IOGCSR_G7S_Msk                            </span></div><div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646101f5a31d62a1a7a7b15873e8ee5c">10209</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S_Pos       (23U)                                         </span></div><div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a59bde1aa432fbae77923c67cd9eb2">10210</a></span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S_Msk       (0x1U &lt;&lt; TSC_IOGCSR_G8S_Pos)                  </span></div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="preprocessor">#define TSC_IOGCSR_G8S           TSC_IOGCSR_G8S_Msk                            </span></div><div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2291afe0635f467c88e0b364304f159">10213</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TSC_IOGXCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT_Pos       (0U)                                          </span></div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT_Msk       (0x3FFFU &lt;&lt; TSC_IOGXCR_CNT_Pos)               </span></div><div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;<span class="preprocessor">#define TSC_IOGXCR_CNT           TSC_IOGXCR_CNT_Msk                            </span></div><div class="line"><a name="l10218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d">10218</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;</div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;<span class="comment">* @brief Specific device feature definitions (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;</div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;<span class="comment">/* Support of 7 bits data length feature */</span></div><div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;<span class="preprocessor">#define USART_7BITS_SUPPORT</span></div><div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;</div><div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;<span class="comment">/* Support of LIN feature */</span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="preprocessor">#define USART_LIN_SUPPORT</span></div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;</div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="comment">/* Support of Smartcard feature */</span></div><div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;<span class="preprocessor">#define USART_SMARTCARD_SUPPORT</span></div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;</div><div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;<span class="comment">/* Support of Irda feature */</span></div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="preprocessor">#define USART_IRDA_SUPPORT</span></div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;</div><div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;<span class="comment">/* Support of Wake Up from Stop Mode feature */</span></div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;<span class="preprocessor">#define USART_WUSM_SUPPORT</span></div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;</div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="comment">/* Support of Full Auto Baud rate feature (4 modes) activation */</span></div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;<span class="preprocessor">#define USART_FABR_SUPPORT</span></div><div class="line"><a name="l10245"></a><span class="lineno">10245</span>&#160;</div><div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div><div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos              (0U)                                     </span></div><div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk              (0x1U &lt;&lt; USART_CR1_UE_Pos)               </span></div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;<span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div><div class="line"><a name="l10250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">10250</a></span>&#160;<span class="preprocessor">#define USART_CR1_UESM_Pos            (1U)                                     </span></div><div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">10251</a></span>&#160;<span class="preprocessor">#define USART_CR1_UESM_Msk            (0x1U &lt;&lt; USART_CR1_UESM_Pos)             </span></div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;<span class="preprocessor">#define USART_CR1_UESM                USART_CR1_UESM_Msk                       </span></div><div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">10253</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos              (2U)                                     </span></div><div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">10254</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk              (0x1U &lt;&lt; USART_CR1_RE_Pos)               </span></div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;<span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div><div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">10256</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos              (3U)                                     </span></div><div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">10257</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk              (0x1U &lt;&lt; USART_CR1_TE_Pos)               </span></div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;<span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div><div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">10259</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)                                     </span></div><div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">10260</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1U &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div><div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">10262</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)                                     </span></div><div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">10263</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1U &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div><div class="line"><a name="l10265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">10265</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)                                     </span></div><div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">10266</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1U &lt;&lt; USART_CR1_TCIE_Pos)             </span></div><div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div><div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">10268</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)                                     </span></div><div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">10269</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1U &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div><div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div><div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">10271</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)                                     </span></div><div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">10272</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1U &lt;&lt; USART_CR1_PEIE_Pos)             </span></div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div><div class="line"><a name="l10274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">10274</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos              (9U)                                     </span></div><div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">10275</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk              (0x1U &lt;&lt; USART_CR1_PS_Pos)               </span></div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;<span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div><div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">10277</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)                                    </span></div><div class="line"><a name="l10278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">10278</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1U &lt;&lt; USART_CR1_PCE_Pos)              </span></div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;<span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div><div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">10280</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)                                    </span></div><div class="line"><a name="l10281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">10281</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1U &lt;&lt; USART_CR1_WAKE_Pos)             </span></div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div><div class="line"><a name="l10283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">10283</a></span>&#160;<span class="preprocessor">#define USART_CR1_M0_Pos              (12U)                                    </span></div><div class="line"><a name="l10284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">10284</a></span>&#160;<span class="preprocessor">#define USART_CR1_M0_Msk              (0x1U &lt;&lt; USART_CR1_M0_Pos)               </span></div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="preprocessor">#define USART_CR1_M0                  USART_CR1_M0_Msk                         </span></div><div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">10286</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME_Pos             (13U)                                    </span></div><div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">10287</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME_Msk             (0x1U &lt;&lt; USART_CR1_MME_Pos)              </span></div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;<span class="preprocessor">#define USART_CR1_MME                 USART_CR1_MME_Msk                        </span></div><div class="line"><a name="l10289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">10289</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Pos            (14U)                                    </span></div><div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">10290</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Msk            (0x1U &lt;&lt; USART_CR1_CMIE_Pos)             </span></div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;<span class="preprocessor">#define USART_CR1_CMIE                USART_CR1_CMIE_Msk                       </span></div><div class="line"><a name="l10292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">10292</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)                                    </span></div><div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">10293</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1U &lt;&lt; USART_CR1_OVER8_Pos)            </span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div><div class="line"><a name="l10295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">10295</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Pos            (16U)                                    </span></div><div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">10296</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Msk            (0x1FU &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;<span class="preprocessor">#define USART_CR1_DEDT                USART_CR1_DEDT_Msk                       </span></div><div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">10298</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_0              (0x01U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">10299</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_1              (0x02U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">10300</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_2              (0x04U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l10301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">10301</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_3              (0x08U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l10302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">10302</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_4              (0x10U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l10303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">10303</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Pos            (21U)                                    </span></div><div class="line"><a name="l10304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">10304</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Msk            (0x1FU &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;<span class="preprocessor">#define USART_CR1_DEAT                USART_CR1_DEAT_Msk                       </span></div><div class="line"><a name="l10306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">10306</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_0              (0x01U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">10307</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_1              (0x02U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l10308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">10308</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_2              (0x04U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l10309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">10309</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_3              (0x08U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">10310</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_4              (0x10U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">10311</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Pos           (26U)                                    </span></div><div class="line"><a name="l10312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">10312</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Msk           (0x1U &lt;&lt; USART_CR1_RTOIE_Pos)            </span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE               USART_CR1_RTOIE_Msk                      </span></div><div class="line"><a name="l10314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">10314</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Pos           (27U)                                    </span></div><div class="line"><a name="l10315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">10315</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Msk           (0x1U &lt;&lt; USART_CR1_EOBIE_Pos)            </span></div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE               USART_CR1_EOBIE_Msk                      </span></div><div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">10317</a></span>&#160;<span class="preprocessor">#define USART_CR1_M1_Pos              (28U)                                    </span></div><div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">10318</a></span>&#160;<span class="preprocessor">#define USART_CR1_M1_Msk              (0x1U &lt;&lt; USART_CR1_M1_Pos)               </span></div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;<span class="preprocessor">#define USART_CR1_M1                  USART_CR1_M1_Msk                         </span></div><div class="line"><a name="l10320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">10320</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos               (12U)                                    </span></div><div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949">10321</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk               (0x10001U &lt;&lt; USART_CR1_M_Pos)            </span></div><div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;<span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div><div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">10324</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Pos           (4U)                                     </span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Msk           (0x1U &lt;&lt; USART_CR2_ADDM7_Pos)            </span></div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7               USART_CR2_ADDM7_Msk                      </span></div><div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">10328</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)                                     </span></div><div class="line"><a name="l10329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">10329</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1U &lt;&lt; USART_CR2_LBDL_Pos)             </span></div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;<span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div><div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">10331</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)                                     </span></div><div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">10332</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1U &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div><div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">10334</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)                                     </span></div><div class="line"><a name="l10335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">10335</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1U &lt;&lt; USART_CR2_LBCL_Pos)             </span></div><div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div><div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">10337</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)                                     </span></div><div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">10338</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1U &lt;&lt; USART_CR2_CPHA_Pos)             </span></div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div><div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">10340</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)                                    </span></div><div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">10341</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1U &lt;&lt; USART_CR2_CPOL_Pos)             </span></div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div><div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">10343</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)                                    </span></div><div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">10344</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1U &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div><div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">10346</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)                                    </span></div><div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">10347</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;<span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div><div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">10349</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0              (0x1U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l10350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">10350</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1              (0x2U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">10351</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)                                    </span></div><div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">10352</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1U &lt;&lt; USART_CR2_LINEN_Pos)            </span></div><div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;<span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div><div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">10354</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Pos            (15U)                                    </span></div><div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">10355</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Msk            (0x1U &lt;&lt; USART_CR2_SWAP_Pos)             </span></div><div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;<span class="preprocessor">#define USART_CR2_SWAP                USART_CR2_SWAP_Msk                       </span></div><div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">10357</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Pos           (16U)                                    </span></div><div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">10358</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Msk           (0x1U &lt;&lt; USART_CR2_RXINV_Pos)            </span></div><div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;<span class="preprocessor">#define USART_CR2_RXINV               USART_CR2_RXINV_Msk                      </span></div><div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">10360</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Pos           (17U)                                    </span></div><div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">10361</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Msk           (0x1U &lt;&lt; USART_CR2_TXINV_Pos)            </span></div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="preprocessor">#define USART_CR2_TXINV               USART_CR2_TXINV_Msk                      </span></div><div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">10363</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Pos         (18U)                                    </span></div><div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">10364</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Msk         (0x1U &lt;&lt; USART_CR2_DATAINV_Pos)          </span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV             USART_CR2_DATAINV_Msk                    </span></div><div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">10366</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Pos        (19U)                                    </span></div><div class="line"><a name="l10367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">10367</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Msk        (0x1U &lt;&lt; USART_CR2_MSBFIRST_Pos)         </span></div><div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST            USART_CR2_MSBFIRST_Msk                   </span></div><div class="line"><a name="l10369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">10369</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Pos           (20U)                                    </span></div><div class="line"><a name="l10370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">10370</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Msk           (0x1U &lt;&lt; USART_CR2_ABREN_Pos)            </span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="preprocessor">#define USART_CR2_ABREN               USART_CR2_ABREN_Msk                      </span></div><div class="line"><a name="l10372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">10372</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Pos         (21U)                                    </span></div><div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">10373</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Msk         (0x3U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE             USART_CR2_ABRMODE_Msk                    </span></div><div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">10375</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_0           (0x1U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">10376</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_1           (0x2U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">10377</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Pos           (23U)                                    </span></div><div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">10378</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Msk           (0x1U &lt;&lt; USART_CR2_RTOEN_Pos)            </span></div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN               USART_CR2_RTOEN_Msk                      </span></div><div class="line"><a name="l10380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">10380</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos             (24U)                                    </span></div><div class="line"><a name="l10381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">10381</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFFU &lt;&lt; USART_CR2_ADD_Pos)             </span></div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;<span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div><div class="line"><a name="l10384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">10384</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)                                     </span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1U &lt;&lt; USART_CR3_EIE_Pos)              </span></div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;<span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div><div class="line"><a name="l10388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">10388</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)                                     </span></div><div class="line"><a name="l10389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">10389</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1U &lt;&lt; USART_CR3_IREN_Pos)             </span></div><div class="line"><a name="l10390"></a><span class="lineno">10390</span>&#160;<span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div><div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">10391</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)                                     </span></div><div class="line"><a name="l10392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">10392</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1U &lt;&lt; USART_CR3_IRLP_Pos)             </span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div><div class="line"><a name="l10394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">10394</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)                                     </span></div><div class="line"><a name="l10395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">10395</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1U &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div><div class="line"><a name="l10397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">10397</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)                                     </span></div><div class="line"><a name="l10398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">10398</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1U &lt;&lt; USART_CR3_NACK_Pos)             </span></div><div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;<span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div><div class="line"><a name="l10400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">10400</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)                                     </span></div><div class="line"><a name="l10401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">10401</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1U &lt;&lt; USART_CR3_SCEN_Pos)             </span></div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;<span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div><div class="line"><a name="l10403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">10403</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)                                     </span></div><div class="line"><a name="l10404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">10404</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1U &lt;&lt; USART_CR3_DMAR_Pos)             </span></div><div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div><div class="line"><a name="l10406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">10406</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)                                     </span></div><div class="line"><a name="l10407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">10407</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1U &lt;&lt; USART_CR3_DMAT_Pos)             </span></div><div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div><div class="line"><a name="l10409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">10409</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)                                     </span></div><div class="line"><a name="l10410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">10410</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1U &lt;&lt; USART_CR3_RTSE_Pos)             </span></div><div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div><div class="line"><a name="l10412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">10412</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)                                     </span></div><div class="line"><a name="l10413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">10413</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1U &lt;&lt; USART_CR3_CTSE_Pos)             </span></div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div><div class="line"><a name="l10415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">10415</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)                                    </span></div><div class="line"><a name="l10416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">10416</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1U &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div><div class="line"><a name="l10418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">10418</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)                                    </span></div><div class="line"><a name="l10419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">10419</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1U &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div><div class="line"><a name="l10421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">10421</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Pos          (12U)                                    </span></div><div class="line"><a name="l10422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">10422</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Msk          (0x1U &lt;&lt; USART_CR3_OVRDIS_Pos)           </span></div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS              USART_CR3_OVRDIS_Msk                     </span></div><div class="line"><a name="l10424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">10424</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Pos            (13U)                                    </span></div><div class="line"><a name="l10425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">10425</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Msk            (0x1U &lt;&lt; USART_CR3_DDRE_Pos)             </span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="preprocessor">#define USART_CR3_DDRE                USART_CR3_DDRE_Msk                       </span></div><div class="line"><a name="l10427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">10427</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Pos             (14U)                                    </span></div><div class="line"><a name="l10428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">10428</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Msk             (0x1U &lt;&lt; USART_CR3_DEM_Pos)              </span></div><div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;<span class="preprocessor">#define USART_CR3_DEM                 USART_CR3_DEM_Msk                        </span></div><div class="line"><a name="l10430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">10430</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Pos             (15U)                                    </span></div><div class="line"><a name="l10431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">10431</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Msk             (0x1U &lt;&lt; USART_CR3_DEP_Pos)              </span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;<span class="preprocessor">#define USART_CR3_DEP                 USART_CR3_DEP_Msk                        </span></div><div class="line"><a name="l10433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">10433</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_Pos         (17U)                                    </span></div><div class="line"><a name="l10434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">10434</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_Msk         (0x7U &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div><div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT             USART_CR3_SCARCNT_Msk                    </span></div><div class="line"><a name="l10436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">10436</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_0           (0x1U &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div><div class="line"><a name="l10437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">10437</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_1           (0x2U &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div><div class="line"><a name="l10438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">10438</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCARCNT_2           (0x4U &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div><div class="line"><a name="l10439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">10439</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_Pos             (20U)                                    </span></div><div class="line"><a name="l10440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">10440</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_Msk             (0x3U &lt;&lt; USART_CR3_WUS_Pos)              </span></div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;<span class="preprocessor">#define USART_CR3_WUS                 USART_CR3_WUS_Msk                        </span></div><div class="line"><a name="l10442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">10442</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_0               (0x1U &lt;&lt; USART_CR3_WUS_Pos)              </span></div><div class="line"><a name="l10443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">10443</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUS_1               (0x2U &lt;&lt; USART_CR3_WUS_Pos)              </span></div><div class="line"><a name="l10444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">10444</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE_Pos           (22U)                                    </span></div><div class="line"><a name="l10445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">10445</a></span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE_Msk           (0x1U &lt;&lt; USART_CR3_WUFIE_Pos)            </span></div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="preprocessor">#define USART_CR3_WUFIE               USART_CR3_WUFIE_Msk                      </span></div><div class="line"><a name="l10448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">10448</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Pos    (0U)                                     </span></div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Msk    (0xFU &lt;&lt; USART_BRR_DIV_FRACTION_Pos)     </span></div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION        USART_BRR_DIV_FRACTION_Msk               </span></div><div class="line"><a name="l10452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">10452</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Pos    (4U)                                     </span></div><div class="line"><a name="l10453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">10453</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Msk    (0xFFFU &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)   </span></div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA        USART_BRR_DIV_MANTISSA_Msk               </span></div><div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">10456</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)                                     </span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFU &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div><div class="line"><a name="l10460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">10460</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)                                     </span></div><div class="line"><a name="l10461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">10461</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFU &lt;&lt; USART_GTPR_GT_Pos)             </span></div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;<span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Pos            (0U)                                     </span></div><div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Msk            (0xFFFFFFU &lt;&lt; USART_RTOR_RTO_Pos)        </span></div><div class="line"><a name="l10468"></a><span class="lineno">10468</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO                USART_RTOR_RTO_Msk                       </span></div><div class="line"><a name="l10469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">10469</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Pos           (24U)                                    </span></div><div class="line"><a name="l10470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">10470</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Msk           (0xFFU &lt;&lt; USART_RTOR_BLEN_Pos)           </span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN               USART_RTOR_BLEN_Msk                      </span></div><div class="line"><a name="l10473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">10473</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Pos           (0U)                                     </span></div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Msk           (0x1U &lt;&lt; USART_RQR_ABRRQ_Pos)            </span></div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ               USART_RQR_ABRRQ_Msk                      </span></div><div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">10477</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Pos           (1U)                                     </span></div><div class="line"><a name="l10478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">10478</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Msk           (0x1U &lt;&lt; USART_RQR_SBKRQ_Pos)            </span></div><div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ               USART_RQR_SBKRQ_Msk                      </span></div><div class="line"><a name="l10480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">10480</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Pos            (2U)                                     </span></div><div class="line"><a name="l10481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">10481</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Msk            (0x1U &lt;&lt; USART_RQR_MMRQ_Pos)             </span></div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ                USART_RQR_MMRQ_Msk                       </span></div><div class="line"><a name="l10483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">10483</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Pos           (3U)                                     </span></div><div class="line"><a name="l10484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">10484</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Msk           (0x1U &lt;&lt; USART_RQR_RXFRQ_Pos)            </span></div><div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ               USART_RQR_RXFRQ_Msk                      </span></div><div class="line"><a name="l10486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">10486</a></span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ_Pos           (4U)                                     </span></div><div class="line"><a name="l10487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">10487</a></span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ_Msk           (0x1U &lt;&lt; USART_RQR_TXFRQ_Pos)            </span></div><div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="preprocessor">#define USART_RQR_TXFRQ               USART_RQR_TXFRQ_Msk                      </span></div><div class="line"><a name="l10490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">10490</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;<span class="preprocessor">#define USART_ISR_PE_Pos              (0U)                                     </span></div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;<span class="preprocessor">#define USART_ISR_PE_Msk              (0x1U &lt;&lt; USART_ISR_PE_Pos)               </span></div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;<span class="preprocessor">#define USART_ISR_PE                  USART_ISR_PE_Msk                         </span></div><div class="line"><a name="l10494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">10494</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE_Pos              (1U)                                     </span></div><div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">10495</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE_Msk              (0x1U &lt;&lt; USART_ISR_FE_Pos)               </span></div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="preprocessor">#define USART_ISR_FE                  USART_ISR_FE_Msk                         </span></div><div class="line"><a name="l10497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">10497</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE_Pos              (2U)                                     </span></div><div class="line"><a name="l10498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">10498</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE_Msk              (0x1U &lt;&lt; USART_ISR_NE_Pos)               </span></div><div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;<span class="preprocessor">#define USART_ISR_NE                  USART_ISR_NE_Msk                         </span></div><div class="line"><a name="l10500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">10500</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Pos             (3U)                                     </span></div><div class="line"><a name="l10501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">10501</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Msk             (0x1U &lt;&lt; USART_ISR_ORE_Pos)              </span></div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="preprocessor">#define USART_ISR_ORE                 USART_ISR_ORE_Msk                        </span></div><div class="line"><a name="l10503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">10503</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Pos            (4U)                                     </span></div><div class="line"><a name="l10504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">10504</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Msk            (0x1U &lt;&lt; USART_ISR_IDLE_Pos)             </span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;<span class="preprocessor">#define USART_ISR_IDLE                USART_ISR_IDLE_Msk                       </span></div><div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">10506</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Pos            (5U)                                     </span></div><div class="line"><a name="l10507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">10507</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Msk            (0x1U &lt;&lt; USART_ISR_RXNE_Pos)             </span></div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="preprocessor">#define USART_ISR_RXNE                USART_ISR_RXNE_Msk                       </span></div><div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">10509</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC_Pos              (6U)                                     </span></div><div class="line"><a name="l10510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">10510</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC_Msk              (0x1U &lt;&lt; USART_ISR_TC_Pos)               </span></div><div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;<span class="preprocessor">#define USART_ISR_TC                  USART_ISR_TC_Msk                         </span></div><div class="line"><a name="l10512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">10512</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Pos             (7U)                                     </span></div><div class="line"><a name="l10513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">10513</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Msk             (0x1U &lt;&lt; USART_ISR_TXE_Pos)              </span></div><div class="line"><a name="l10514"></a><span class="lineno">10514</span>&#160;<span class="preprocessor">#define USART_ISR_TXE                 USART_ISR_TXE_Msk                        </span></div><div class="line"><a name="l10515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">10515</a></span>&#160;<span class="preprocessor">#define USART_ISR_LBDF_Pos            (8U)                                     </span></div><div class="line"><a name="l10516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">10516</a></span>&#160;<span class="preprocessor">#define USART_ISR_LBDF_Msk            (0x1U &lt;&lt; USART_ISR_LBDF_Pos)             </span></div><div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;<span class="preprocessor">#define USART_ISR_LBDF                USART_ISR_LBDF_Msk                       </span></div><div class="line"><a name="l10518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">10518</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Pos           (9U)                                     </span></div><div class="line"><a name="l10519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">10519</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Msk           (0x1U &lt;&lt; USART_ISR_CTSIF_Pos)            </span></div><div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF               USART_ISR_CTSIF_Msk                      </span></div><div class="line"><a name="l10521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">10521</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Pos             (10U)                                    </span></div><div class="line"><a name="l10522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">10522</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Msk             (0x1U &lt;&lt; USART_ISR_CTS_Pos)              </span></div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="preprocessor">#define USART_ISR_CTS                 USART_ISR_CTS_Msk                        </span></div><div class="line"><a name="l10524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">10524</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Pos            (11U)                                    </span></div><div class="line"><a name="l10525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">10525</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Msk            (0x1U &lt;&lt; USART_ISR_RTOF_Pos)             </span></div><div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;<span class="preprocessor">#define USART_ISR_RTOF                USART_ISR_RTOF_Msk                       </span></div><div class="line"><a name="l10527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">10527</a></span>&#160;<span class="preprocessor">#define USART_ISR_EOBF_Pos            (12U)                                    </span></div><div class="line"><a name="l10528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">10528</a></span>&#160;<span class="preprocessor">#define USART_ISR_EOBF_Msk            (0x1U &lt;&lt; USART_ISR_EOBF_Pos)             </span></div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;<span class="preprocessor">#define USART_ISR_EOBF                USART_ISR_EOBF_Msk                       </span></div><div class="line"><a name="l10530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">10530</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Pos            (14U)                                    </span></div><div class="line"><a name="l10531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">10531</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Msk            (0x1U &lt;&lt; USART_ISR_ABRE_Pos)             </span></div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="preprocessor">#define USART_ISR_ABRE                USART_ISR_ABRE_Msk                       </span></div><div class="line"><a name="l10533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">10533</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Pos            (15U)                                    </span></div><div class="line"><a name="l10534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">10534</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Msk            (0x1U &lt;&lt; USART_ISR_ABRF_Pos)             </span></div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="preprocessor">#define USART_ISR_ABRF                USART_ISR_ABRF_Msk                       </span></div><div class="line"><a name="l10536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">10536</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Pos            (16U)                                    </span></div><div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">10537</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Msk            (0x1U &lt;&lt; USART_ISR_BUSY_Pos)             </span></div><div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;<span class="preprocessor">#define USART_ISR_BUSY                USART_ISR_BUSY_Msk                       </span></div><div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">10539</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Pos             (17U)                                    </span></div><div class="line"><a name="l10540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">10540</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Msk             (0x1U &lt;&lt; USART_ISR_CMF_Pos)              </span></div><div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;<span class="preprocessor">#define USART_ISR_CMF                 USART_ISR_CMF_Msk                        </span></div><div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">10542</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Pos            (18U)                                    </span></div><div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">10543</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Msk            (0x1U &lt;&lt; USART_ISR_SBKF_Pos)             </span></div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;<span class="preprocessor">#define USART_ISR_SBKF                USART_ISR_SBKF_Msk                       </span></div><div class="line"><a name="l10545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">10545</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Pos             (19U)                                    </span></div><div class="line"><a name="l10546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">10546</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Msk             (0x1U &lt;&lt; USART_ISR_RWU_Pos)              </span></div><div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;<span class="preprocessor">#define USART_ISR_RWU                 USART_ISR_RWU_Msk                        </span></div><div class="line"><a name="l10548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">10548</a></span>&#160;<span class="preprocessor">#define USART_ISR_WUF_Pos             (20U)                                    </span></div><div class="line"><a name="l10549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">10549</a></span>&#160;<span class="preprocessor">#define USART_ISR_WUF_Msk             (0x1U &lt;&lt; USART_ISR_WUF_Pos)              </span></div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="preprocessor">#define USART_ISR_WUF                 USART_ISR_WUF_Msk                        </span></div><div class="line"><a name="l10551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">10551</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Pos           (21U)                                    </span></div><div class="line"><a name="l10552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">10552</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Msk           (0x1U &lt;&lt; USART_ISR_TEACK_Pos)            </span></div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="preprocessor">#define USART_ISR_TEACK               USART_ISR_TEACK_Msk                      </span></div><div class="line"><a name="l10554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">10554</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Pos           (22U)                                    </span></div><div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">10555</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Msk           (0x1U &lt;&lt; USART_ISR_REACK_Pos)            </span></div><div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;<span class="preprocessor">#define USART_ISR_REACK               USART_ISR_REACK_Msk                      </span></div><div class="line"><a name="l10558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">10558</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Pos            (0U)                                     </span></div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Msk            (0x1U &lt;&lt; USART_ICR_PECF_Pos)             </span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define USART_ICR_PECF                USART_ICR_PECF_Msk                       </span></div><div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">10562</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Pos            (1U)                                     </span></div><div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">10563</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Msk            (0x1U &lt;&lt; USART_ICR_FECF_Pos)             </span></div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="preprocessor">#define USART_ICR_FECF                USART_ICR_FECF_Msk                       </span></div><div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">10565</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Pos             (2U)                                     </span></div><div class="line"><a name="l10566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">10566</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Msk             (0x1U &lt;&lt; USART_ICR_NCF_Pos)              </span></div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="preprocessor">#define USART_ICR_NCF                 USART_ICR_NCF_Msk                        </span></div><div class="line"><a name="l10568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">10568</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Pos           (3U)                                     </span></div><div class="line"><a name="l10569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">10569</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Msk           (0x1U &lt;&lt; USART_ICR_ORECF_Pos)            </span></div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="preprocessor">#define USART_ICR_ORECF               USART_ICR_ORECF_Msk                      </span></div><div class="line"><a name="l10571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">10571</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Pos          (4U)                                     </span></div><div class="line"><a name="l10572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">10572</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Msk          (0x1U &lt;&lt; USART_ICR_IDLECF_Pos)           </span></div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF              USART_ICR_IDLECF_Msk                     </span></div><div class="line"><a name="l10574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">10574</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Pos            (6U)                                     </span></div><div class="line"><a name="l10575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">10575</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Msk            (0x1U &lt;&lt; USART_ICR_TCCF_Pos)             </span></div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="preprocessor">#define USART_ICR_TCCF                USART_ICR_TCCF_Msk                       </span></div><div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">10577</a></span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF_Pos           (8U)                                     </span></div><div class="line"><a name="l10578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">10578</a></span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF_Msk           (0x1U &lt;&lt; USART_ICR_LBDCF_Pos)            </span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;<span class="preprocessor">#define USART_ICR_LBDCF               USART_ICR_LBDCF_Msk                      </span></div><div class="line"><a name="l10580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">10580</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Pos           (9U)                                     </span></div><div class="line"><a name="l10581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">10581</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Msk           (0x1U &lt;&lt; USART_ICR_CTSCF_Pos)            </span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF               USART_ICR_CTSCF_Msk                      </span></div><div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">10583</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Pos           (11U)                                    </span></div><div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">10584</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Msk           (0x1U &lt;&lt; USART_ICR_RTOCF_Pos)            </span></div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF               USART_ICR_RTOCF_Msk                      </span></div><div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">10586</a></span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF_Pos           (12U)                                    </span></div><div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">10587</a></span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF_Msk           (0x1U &lt;&lt; USART_ICR_EOBCF_Pos)            </span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;<span class="preprocessor">#define USART_ICR_EOBCF               USART_ICR_EOBCF_Msk                      </span></div><div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">10589</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Pos            (17U)                                    </span></div><div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">10590</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Msk            (0x1U &lt;&lt; USART_ICR_CMCF_Pos)             </span></div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;<span class="preprocessor">#define USART_ICR_CMCF                USART_ICR_CMCF_Msk                       </span></div><div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">10592</a></span>&#160;<span class="preprocessor">#define USART_ICR_WUCF_Pos            (20U)                                    </span></div><div class="line"><a name="l10593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">10593</a></span>&#160;<span class="preprocessor">#define USART_ICR_WUCF_Msk            (0x1U &lt;&lt; USART_ICR_WUCF_Pos)             </span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;<span class="preprocessor">#define USART_ICR_WUCF                USART_ICR_WUCF_Msk                       </span></div><div class="line"><a name="l10596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">10596</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="preprocessor">#define USART_RDR_RDR                 ((uint16_t)0x01FFU)                      </span></div><div class="line"><a name="l10599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">10599</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;<span class="preprocessor">#define USART_TDR_TDR                 ((uint16_t)0x01FFU)                      </span></div><div class="line"><a name="l10602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">10602</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;<span class="comment">/*                         USB Device General registers                       */</span></div><div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="preprocessor">#define USB_CNTR                             (USB_BASE + 0x40)             </span></div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="preprocessor">#define USB_ISTR                             (USB_BASE + 0x44)             </span></div><div class="line"><a name="l10609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2">10609</a></span>&#160;<span class="preprocessor">#define USB_FNR                              (USB_BASE + 0x48)             </span></div><div class="line"><a name="l10610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2">10610</a></span>&#160;<span class="preprocessor">#define USB_DADDR                            (USB_BASE + 0x4C)             </span></div><div class="line"><a name="l10611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1">10611</a></span>&#160;<span class="preprocessor">#define USB_BTABLE                           (USB_BASE + 0x50)             </span></div><div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62">10612</a></span>&#160;<span class="preprocessor">#define USB_LPMCSR                           (USB_BASE + 0x54)             </span></div><div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be">10613</a></span>&#160;<span class="preprocessor">#define USB_BCDR                             (USB_BASE + 0x58)             </span></div><div class="line"><a name="l10615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384">10615</a></span>&#160;<span class="preprocessor"></span><span class="comment">/****************************  ISTR interrupt events  *************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;<span class="preprocessor">#define USB_ISTR_CTR                         ((uint16_t)0x8000U)               </span></div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define USB_ISTR_PMAOVR                      ((uint16_t)0x4000U)               </span></div><div class="line"><a name="l10618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">10618</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ERR                         ((uint16_t)0x2000U)               </span></div><div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">10619</a></span>&#160;<span class="preprocessor">#define USB_ISTR_WKUP                        ((uint16_t)0x1000U)               </span></div><div class="line"><a name="l10620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">10620</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SUSP                        ((uint16_t)0x0800U)               </span></div><div class="line"><a name="l10621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">10621</a></span>&#160;<span class="preprocessor">#define USB_ISTR_RESET                       ((uint16_t)0x0400U)               </span></div><div class="line"><a name="l10622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">10622</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SOF                         ((uint16_t)0x0200U)               </span></div><div class="line"><a name="l10623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">10623</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ESOF                        ((uint16_t)0x0100U)               </span></div><div class="line"><a name="l10624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">10624</a></span>&#160;<span class="preprocessor">#define USB_ISTR_L1REQ                       ((uint16_t)0x0080U)               </span></div><div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">10625</a></span>&#160;<span class="preprocessor">#define USB_ISTR_DIR                         ((uint16_t)0x0010U)               </span></div><div class="line"><a name="l10626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8">10626</a></span>&#160;<span class="preprocessor">#define USB_ISTR_EP_ID                       ((uint16_t)0x000FU)               </span></div><div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">10628</a></span>&#160;<span class="preprocessor">#define USB_CLR_CTR                          (~USB_ISTR_CTR)             </span></div><div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;<span class="preprocessor">#define USB_CLR_PMAOVR                       (~USB_ISTR_PMAOVR)          </span></div><div class="line"><a name="l10630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5">10630</a></span>&#160;<span class="preprocessor">#define USB_CLR_ERR                          (~USB_ISTR_ERR)             </span></div><div class="line"><a name="l10631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b">10631</a></span>&#160;<span class="preprocessor">#define USB_CLR_WKUP                         (~USB_ISTR_WKUP)            </span></div><div class="line"><a name="l10632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00">10632</a></span>&#160;<span class="preprocessor">#define USB_CLR_SUSP                         (~USB_ISTR_SUSP)            </span></div><div class="line"><a name="l10633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd">10633</a></span>&#160;<span class="preprocessor">#define USB_CLR_RESET                        (~USB_ISTR_RESET)           </span></div><div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1">10634</a></span>&#160;<span class="preprocessor">#define USB_CLR_SOF                          (~USB_ISTR_SOF)             </span></div><div class="line"><a name="l10635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90">10635</a></span>&#160;<span class="preprocessor">#define USB_CLR_ESOF                         (~USB_ISTR_ESOF)            </span></div><div class="line"><a name="l10636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d">10636</a></span>&#160;<span class="preprocessor">#define USB_CLR_L1REQ                        (~USB_ISTR_L1REQ)           </span></div><div class="line"><a name="l10638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a">10638</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*************************  CNTR control register bits definitions  ***********/</span><span class="preprocessor"></span></div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;<span class="preprocessor">#define USB_CNTR_CTRM                        ((uint16_t)0x8000U)               </span></div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;<span class="preprocessor">#define USB_CNTR_PMAOVRM                     ((uint16_t)0x4000U)               </span></div><div class="line"><a name="l10641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">10641</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ERRM                        ((uint16_t)0x2000U)               </span></div><div class="line"><a name="l10642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">10642</a></span>&#160;<span class="preprocessor">#define USB_CNTR_WKUPM                       ((uint16_t)0x1000U)               </span></div><div class="line"><a name="l10643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">10643</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SUSPM                       ((uint16_t)0x0800U)               </span></div><div class="line"><a name="l10644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">10644</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESETM                      ((uint16_t)0x0400U)               </span></div><div class="line"><a name="l10645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">10645</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SOFM                        ((uint16_t)0x0200U)               </span></div><div class="line"><a name="l10646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">10646</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ESOFM                       ((uint16_t)0x0100U)               </span></div><div class="line"><a name="l10647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">10647</a></span>&#160;<span class="preprocessor">#define USB_CNTR_L1REQM                      ((uint16_t)0x0080U)               </span></div><div class="line"><a name="l10648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">10648</a></span>&#160;<span class="preprocessor">#define USB_CNTR_L1RESUME                    ((uint16_t)0x0020U)               </span></div><div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd">10649</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESUME                      ((uint16_t)0x0010U)               </span></div><div class="line"><a name="l10650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9">10650</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FSUSP                       ((uint16_t)0x0008U)               </span></div><div class="line"><a name="l10651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">10651</a></span>&#160;<span class="preprocessor">#define USB_CNTR_LPMODE                      ((uint16_t)0x0004U)               </span></div><div class="line"><a name="l10652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">10652</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PDWN                        ((uint16_t)0x0002U)               </span></div><div class="line"><a name="l10653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777">10653</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FRES                        ((uint16_t)0x0001U)               </span></div><div class="line"><a name="l10655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">10655</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*************************  BCDR control register bits definitions  ***********/</span><span class="preprocessor"></span></div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;<span class="preprocessor">#define USB_BCDR_DPPU                        ((uint16_t)0x8000U)               </span></div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;<span class="preprocessor">#define USB_BCDR_PS2DET                      ((uint16_t)0x0080U)               </span></div><div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170">10658</a></span>&#160;<span class="preprocessor">#define USB_BCDR_SDET                        ((uint16_t)0x0040U)               </span></div><div class="line"><a name="l10659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e">10659</a></span>&#160;<span class="preprocessor">#define USB_BCDR_PDET                        ((uint16_t)0x0020U)               </span></div><div class="line"><a name="l10660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c">10660</a></span>&#160;<span class="preprocessor">#define USB_BCDR_DCDET                       ((uint16_t)0x0010U)               </span></div><div class="line"><a name="l10661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c">10661</a></span>&#160;<span class="preprocessor">#define USB_BCDR_SDEN                        ((uint16_t)0x0008U)               </span></div><div class="line"><a name="l10662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce">10662</a></span>&#160;<span class="preprocessor">#define USB_BCDR_PDEN                        ((uint16_t)0x0004U)               </span></div><div class="line"><a name="l10663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24">10663</a></span>&#160;<span class="preprocessor">#define USB_BCDR_DCDEN                       ((uint16_t)0x0002U)               </span></div><div class="line"><a name="l10664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092">10664</a></span>&#160;<span class="preprocessor">#define USB_BCDR_BCDEN                       ((uint16_t)0x0001U)               </span></div><div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3">10666</a></span>&#160;<span class="preprocessor"></span><span class="comment">/***************************  LPM register bits definitions  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;<span class="preprocessor">#define USB_LPMCSR_BESL                      ((uint16_t)0x00F0U)               </span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="preprocessor">#define USB_LPMCSR_REMWAKE                   ((uint16_t)0x0008U)               </span></div><div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898ef87a3f72b4a8809754f0d5180022">10669</a></span>&#160;<span class="preprocessor">#define USB_LPMCSR_LPMACK                    ((uint16_t)0x0002U)               </span></div><div class="line"><a name="l10670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839">10670</a></span>&#160;<span class="preprocessor">#define USB_LPMCSR_LMPEN                     ((uint16_t)0x0001U)               </span></div><div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c">10672</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  FNR Frame Number Register bit definitions   ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;<span class="preprocessor">#define USB_FNR_RXDP                         ((uint16_t)0x8000U)               </span></div><div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;<span class="preprocessor">#define USB_FNR_RXDM                         ((uint16_t)0x4000U)               </span></div><div class="line"><a name="l10675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">10675</a></span>&#160;<span class="preprocessor">#define USB_FNR_LCK                          ((uint16_t)0x2000U)               </span></div><div class="line"><a name="l10676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">10676</a></span>&#160;<span class="preprocessor">#define USB_FNR_LSOF                         ((uint16_t)0x1800U)               </span></div><div class="line"><a name="l10677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">10677</a></span>&#160;<span class="preprocessor">#define USB_FNR_FN                           ((uint16_t)0x07FFU)               </span></div><div class="line"><a name="l10679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">10679</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  DADDR Device ADDRess bit definitions    ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;<span class="preprocessor">#define USB_DADDR_EF                         ((uint8_t)0x80U)                  </span></div><div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD                        ((uint8_t)0x7FU)                  </span></div><div class="line"><a name="l10683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">10683</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************  Endpoint register    *************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="preprocessor">#define USB_EP0R                             USB_BASE                   </span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="preprocessor">#define USB_EP1R                             (USB_BASE + 0x04)           </span></div><div class="line"><a name="l10686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952">10686</a></span>&#160;<span class="preprocessor">#define USB_EP2R                             (USB_BASE + 0x08)           </span></div><div class="line"><a name="l10687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307">10687</a></span>&#160;<span class="preprocessor">#define USB_EP3R                             (USB_BASE + 0x0C)           </span></div><div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4">10688</a></span>&#160;<span class="preprocessor">#define USB_EP4R                             (USB_BASE + 0x10)           </span></div><div class="line"><a name="l10689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2">10689</a></span>&#160;<span class="preprocessor">#define USB_EP5R                             (USB_BASE + 0x14)           </span></div><div class="line"><a name="l10690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2">10690</a></span>&#160;<span class="preprocessor">#define USB_EP6R                             (USB_BASE + 0x18)           </span></div><div class="line"><a name="l10691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b">10691</a></span>&#160;<span class="preprocessor">#define USB_EP7R                             (USB_BASE + 0x1C)           </span></div><div class="line"><a name="l10692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592">10692</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* bit positions */</span><span class="preprocessor"> </span></div><div class="line"><a name="l10693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada">10693</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_RX                        ((uint16_t)0x8000U)               </span></div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;<span class="preprocessor">#define USB_EP_DTOG_RX                       ((uint16_t)0x4000U)               </span></div><div class="line"><a name="l10695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">10695</a></span>&#160;<span class="preprocessor">#define USB_EPRX_STAT                        ((uint16_t)0x3000U)               </span></div><div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8">10696</a></span>&#160;<span class="preprocessor">#define USB_EP_SETUP                         ((uint16_t)0x0800U)               </span></div><div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">10697</a></span>&#160;<span class="preprocessor">#define USB_EP_T_FIELD                       ((uint16_t)0x0600U)               </span></div><div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">10698</a></span>&#160;<span class="preprocessor">#define USB_EP_KIND                          ((uint16_t)0x0100U)               </span></div><div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">10699</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_TX                        ((uint16_t)0x0080U)               </span></div><div class="line"><a name="l10700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">10700</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_TX                       ((uint16_t)0x0040U)               </span></div><div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">10701</a></span>&#160;<span class="preprocessor">#define USB_EPTX_STAT                        ((uint16_t)0x0030U)               </span></div><div class="line"><a name="l10702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f">10702</a></span>&#160;<span class="preprocessor">#define USB_EPADDR_FIELD                     ((uint16_t)0x000FU)               </span></div><div class="line"><a name="l10704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">10704</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* EndPoint REGister MASK (no toggle fields) */</span><span class="preprocessor"></span></div><div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;<span class="preprocessor">#define USB_EPREG_MASK     (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)</span></div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;</div><div class="line"><a name="l10707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">10707</a></span>&#160;<span class="preprocessor">#define USB_EP_TYPE_MASK                     ((uint16_t)0x0600U)               </span></div><div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;<span class="preprocessor">#define USB_EP_BULK                          ((uint16_t)0x0000U)               </span></div><div class="line"><a name="l10709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">10709</a></span>&#160;<span class="preprocessor">#define USB_EP_CONTROL                       ((uint16_t)0x0200U)               </span></div><div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">10710</a></span>&#160;<span class="preprocessor">#define USB_EP_ISOCHRONOUS                   ((uint16_t)0x0400U)               </span></div><div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7">10711</a></span>&#160;<span class="preprocessor">#define USB_EP_INTERRUPT                     ((uint16_t)0x0600U)               </span></div><div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b">10712</a></span>&#160;<span class="preprocessor">#define USB_EP_T_MASK                        (((uint16_t)(~USB_EP_T_FIELD)) &amp; USB_EPREG_MASK)</span></div><div class="line"><a name="l10713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352">10713</a></span>&#160;                                                                 </div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;<span class="preprocessor">#define USB_EPKIND_MASK    (~USB_EP_KIND &amp; USB_EPREG_MASK)            </span></div><div class="line"><a name="l10716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a">10716</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_DIS                        ((uint16_t)0x0000U)               </span></div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="preprocessor">#define USB_EP_TX_STALL                      ((uint16_t)0x0010U)               </span></div><div class="line"><a name="l10718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">10718</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_NAK                        ((uint16_t)0x0020U)               </span></div><div class="line"><a name="l10719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc">10719</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_VALID                      ((uint16_t)0x0030U)               </span></div><div class="line"><a name="l10720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950">10720</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOG1                       ((uint16_t)0x0010U)               </span></div><div class="line"><a name="l10721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70">10721</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOG2                       ((uint16_t)0x0020U)               </span></div><div class="line"><a name="l10722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464">10722</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)</span></div><div class="line"><a name="l10723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037">10723</a></span>&#160;</div><div class="line"><a name="l10724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76">10724</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_DIS                        ((uint16_t)0x0000U)               </span></div><div class="line"><a name="l10725"></a><span class="lineno">10725</span>&#160;<span class="preprocessor">#define USB_EP_RX_STALL                      ((uint16_t)0x1000U)               </span></div><div class="line"><a name="l10726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">10726</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_NAK                        ((uint16_t)0x2000U)               </span></div><div class="line"><a name="l10727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6">10727</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_VALID                      ((uint16_t)0x3000U)               </span></div><div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9">10728</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOG1                       ((uint16_t)0x1000U)               </span></div><div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf">10729</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOG2                       ((uint16_t)0x2000U)               </span></div><div class="line"><a name="l10730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce">10730</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)</span></div><div class="line"><a name="l10731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86">10731</a></span>&#160;</div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;</div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos           (0U)                                           </span></div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FU &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;<span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div><div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">10742</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0             (0x01U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">10743</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1             (0x02U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l10744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">10744</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2             (0x04U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">10745</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3             (0x08U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">10746</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4             (0x10U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l10747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">10747</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5             (0x20U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">10748</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6             (0x40U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">10750</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;<span class="preprocessor">#define  WWDG_CR_T0 WWDG_CR_T_0</span></div><div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1 WWDG_CR_T_1</span></div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2 WWDG_CR_T_2</span></div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3 WWDG_CR_T_3</span></div><div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4 WWDG_CR_T_4</span></div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5 WWDG_CR_T_5</span></div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6 WWDG_CR_T_6</span></div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;</div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)                                           </span></div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1U &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div><div class="line"><a name="l10763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">10763</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)                                           </span></div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FU &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;<span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div><div class="line"><a name="l10767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">10767</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0            (0x01U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l10768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">10768</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1            (0x02U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l10769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">10769</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2            (0x04U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l10770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">10770</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3            (0x08U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">10771</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4            (0x10U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l10772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">10772</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5            (0x20U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l10773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">10773</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6            (0x40U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l10775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">10775</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0 WWDG_CFR_W_0</span></div><div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1 WWDG_CFR_W_1</span></div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2 WWDG_CFR_W_2</span></div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3 WWDG_CFR_W_3</span></div><div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4 WWDG_CFR_W_4</span></div><div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5 WWDG_CFR_W_5</span></div><div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6 WWDG_CFR_W_6</span></div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;</div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)                                           </span></div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div><div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">10787</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">10788</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l10790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">10790</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0</span></div><div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1</span></div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;</div><div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)                                           </span></div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1U &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div><div class="line"><a name="l10798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">10798</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)                                           </span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1U &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div><div class="line"><a name="l10801"></a><span class="lineno">10801</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;<span class="preprocessor"></span><span class="comment">/****************************** ADC Instances *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;</div><div class="line"><a name="l10819"></a><span class="lineno">10819</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC)</span></div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;</div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;<span class="comment">/******************************* CAN Instances ********************************/</span></div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;<span class="preprocessor">#define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN)</span></div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;</div><div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;<span class="comment">/****************************** COMP Instances *********************************/</span></div><div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;<span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \</span></div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == COMP2))</span></div><div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;</div><div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;<span class="preprocessor">#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)</span></div><div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;</div><div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;<span class="preprocessor">#define IS_COMP_DAC1SWITCH_INSTANCE(INSTANCE) ((INSTANCE) == COMP1)</span></div><div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;</div><div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;<span class="preprocessor">#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) ((INSTANCE) == COMP2)</span></div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;</div><div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;<span class="comment">/****************************** CEC Instances *********************************/</span></div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="preprocessor">#define IS_CEC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CEC)</span></div><div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;</div><div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;                                      </div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;<span class="comment">/******************************* DAC Instances ********************************/</span></div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)</span></div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;</div><div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;<span class="comment">/******************************* DMA Instances ********************************/</span></div><div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div><div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7))</span></div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;</div><div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;<span class="comment">/****************************** GPIO Instances ********************************/</span></div><div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOE) || \</span></div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOF))</span></div><div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;</div><div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;<span class="comment">/**************************** GPIO Alternate Function Instances ***************/</span></div><div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)   (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOE))</span></div><div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;</div><div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;<span class="comment">/****************************** GPIO Lock Instances ***************************/</span></div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB))</span></div><div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;</div><div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;<span class="comment">/****************************** I2C Instances *********************************/</span></div><div class="line"><a name="l10872"></a><span class="lineno">10872</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2))</span></div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;</div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="comment">/****************** I2C Instances : wakeup capability from stop modes *********/</span></div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;<span class="preprocessor">#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) ((INSTANCE) == I2C1)</span></div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;</div><div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;<span class="comment">/****************************** I2S Instances *********************************/</span></div><div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2))</span></div><div class="line"><a name="l10881"></a><span class="lineno">10881</span>&#160;</div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;</div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;</div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;<span class="comment">/****************************** SMBUS Instances *********************************/</span></div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1)</span></div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;</div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;<span class="comment">/****************************** SPI Instances *********************************/</span></div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2))</span></div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;</div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="comment">/****************************** TIM Instances *********************************/</span></div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14)   || \</span></div><div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;</div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14)   || \</span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;</div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;</div><div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;</div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;</div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10934"></a><span class="lineno">10934</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10935"></a><span class="lineno">10935</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;</div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;</div><div class="line"><a name="l10942"></a><span class="lineno">10942</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;</div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;</div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l10958"></a><span class="lineno">10958</span>&#160;</div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10961"></a><span class="lineno">10961</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;</div><div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;  </div><div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;</div><div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;</div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;</div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div><div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;</div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15))</span></div><div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;</div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;<span class="preprocessor">    ((INSTANCE) == TIM2)</span></div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;</div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;</div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;<span class="preprocessor">      (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;</div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                   \</span></div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM14) &amp;&amp;                  \</span></div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM15) &amp;&amp;                  \</span></div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div><div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                  \</span></div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                  \</span></div><div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;</div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div><div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div><div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM15) &amp;&amp;                   \</span></div><div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_1))             \</span></div><div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                   \</span></div><div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;<span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                   \</span></div><div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;<span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1)))</span></div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;</div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;</div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;</div><div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14)   || \</span></div><div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l11077"></a><span class="lineno">11077</span>&#160;</div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7)    || \</span></div><div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;    </div><div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l11091"></a><span class="lineno">11091</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l11094"></a><span class="lineno">11094</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l11095"></a><span class="lineno">11095</span>&#160;    </div><div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM15)   || \</span></div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;</div><div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;<span class="preprocessor">  ((INSTANCE) == TIM14)</span></div><div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;</div><div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;<span class="comment">/****************************** TSC Instances *********************************/</span></div><div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;<span class="preprocessor">#define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC)</span></div><div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;</div><div class="line"><a name="l11108"></a><span class="lineno">11108</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2))</span></div><div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;</div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2))</span></div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;</div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div><div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART4))</span></div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;                                     </div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="comment">/******************** USART Instances : auto Baud rate detection **************/</span>                                     </div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;<span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;<span class="preprocessor">                                                            ((INSTANCE) == USART2))</span></div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;                                                                                              </div><div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == USART4))</span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;                                      </div><div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART4))</span></div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;</div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART4))</span></div><div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;</div><div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;<span class="comment">/****************** UART Instances : LIN mode ********************/</span></div><div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART2))</span></div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;</div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;<span class="comment">/****************** UART Instances : wakeup from stop mode ********************/</span></div><div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;<span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="preprocessor">                                                    ((INSTANCE) == USART2))</span></div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="comment">/* Old macro definition maintained for legacy purpose */</span></div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;<span class="preprocessor">#define IS_UART_WAKEUP_INSTANCE         IS_UART_WAKEUP_FROMSTOP_INSTANCE</span></div><div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;</div><div class="line"><a name="l11154"></a><span class="lineno">11154</span>&#160;<span class="comment">/****************** UART Instances : Driver enable detection ********************/</span></div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == USART4))</span></div><div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;</div><div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;<span class="comment">/****************************** USB Instances ********************************/</span></div><div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;<span class="preprocessor">#define IS_USB_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == USB)</span></div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;</div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;</div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F0xx device product       */</span></div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div><div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;<span class="comment">/*  product lines within the same STM32F0 Family                              */</span></div><div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;</div><div class="line"><a name="l11179"></a><span class="lineno">11179</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div><div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="preprocessor">#define ADC1_IRQn                  ADC1_COMP_IRQn</span></div><div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="preprocessor">#define DMA1_Ch1_IRQn              DMA1_Channel1_IRQn</span></div><div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;<span class="preprocessor">#define DMA1_Ch2_3_DMA2_Ch1_2_IRQn DMA1_Channel2_3_IRQn</span></div><div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="preprocessor">#define DMA1_Ch4_7_DMA2_Ch3_5_IRQn DMA1_Channel4_5_6_7_IRQn</span></div><div class="line"><a name="l11184"></a><span class="lineno">11184</span>&#160;<span class="preprocessor">#define DMA1_Channel4_5_IRQn       DMA1_Channel4_5_6_7_IRQn</span></div><div class="line"><a name="l11185"></a><span class="lineno">11185</span>&#160;<span class="preprocessor">#define RCC_IRQn                   RCC_CRS_IRQn</span></div><div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;<span class="preprocessor">#define TIM6_IRQn                  TIM6_DAC_IRQn</span></div><div class="line"><a name="l11187"></a><span class="lineno">11187</span>&#160;<span class="preprocessor">#define USART3_6_IRQn              USART3_4_IRQn</span></div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="preprocessor">#define USART3_8_IRQn              USART3_4_IRQn</span></div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;<span class="preprocessor">#define PVD_IRQn                   VDDIO2_IRQn</span></div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="preprocessor">#define PVD_VDDIO2_IRQn            VDDIO2_IRQn</span></div><div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;</div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;</div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div><div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;<span class="preprocessor">#define ADC1_IRQHandler                  ADC1_COMP_IRQHandler</span></div><div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="preprocessor">#define DMA1_Ch1_IRQHandler              DMA1_Channel1_IRQHandler</span></div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;<span class="preprocessor">#define DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler DMA1_Channel2_3_IRQHandler</span></div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="preprocessor">#define DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler DMA1_Channel4_5_6_7_IRQHandler</span></div><div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;<span class="preprocessor">#define DMA1_Channel4_5_IRQHandler       DMA1_Channel4_5_6_7_IRQHandler</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="preprocessor">#define RCC_IRQHandler                   RCC_CRS_IRQHandler</span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;<span class="preprocessor">#define TIM6_IRQHandler                  TIM6_DAC_IRQHandler</span></div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="preprocessor">#define USART3_6_IRQHandler              USART3_4_IRQHandler</span></div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;<span class="preprocessor">#define USART3_8_IRQHandler              USART3_4_IRQHandler</span></div><div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="preprocessor">#define PVD_IRQHandler                   VDDIO2_IRQHandler</span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;<span class="preprocessor">#define PVD_VDDIO2_IRQHandler            VDDIO2_IRQHandler</span></div><div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;</div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;</div><div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;}</div><div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l11210"></a><span class="lineno">11210</span>&#160;</div><div class="line"><a name="l11211"></a><span class="lineno">11211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F078xx_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;</div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:100</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox. </div><div class="ttdef"><b>Definition:</b> stm32f042x6.h:177</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">SysTem Configuration. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:266</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:367</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:111</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:98</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a967ae37c795009f0ccfb5c065ea038f9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a967ae37c795009f0ccfb5c065ea038f9">VDDIO2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:97</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:123</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:206</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:188</div></div>
<div class="ttc" id="struct_c_o_m_p___common___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:188</div></div>
<div class="ttc" id="core__cm0_8h_html"><div class="ttname"><a href="core__cm0_8h.html">core_cm0.h</a></div><div class="ttdoc">CMSIS Cortex-M0 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_c_e_c___type_def_html"><div class="ttname"><a href="struct_c_e_c___type_def.html">CEC_TypeDef</a></div><div class="ttdoc">HDMI-CEC. </div><div class="ttdef"><b>Definition:</b> stm32f042x6.h:227</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html"><div class="ttname"><a href="struct_u_s_b___type_def.html">USB_TypeDef</a></div><div class="ttdoc">Universal Serial Bus Full Speed Device. </div><div class="ttdef"><b>Definition:</b> stm32f042x6.h:553</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:116</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:92</div></div>
<div class="ttc" id="struct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:235</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:109</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:160</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:113</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:121</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:102</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:196</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:90</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:431</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:122</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:118</div></div>
<div class="ttc" id="system__stm32f0xx_8h_html"><div class="ttname"><a href="system__stm32f0xx_8h.html">system_stm32f0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0 Device System Source File for STM32F0xx devices. </div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:104</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:89</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F0xx Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:86</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:248</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:115</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network. </div><div class="ttdef"><b>Definition:</b> stm32f042x6.h:197</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:91</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:103</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:126</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:134</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox. </div><div class="ttdef"><b>Definition:</b> stm32f042x6.h:166</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:101</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:411</div></div>
<div class="ttc" id="struct_c_r_s___type_def_html"><div class="ttname"><a href="struct_c_r_s___type_def.html">CRS_TypeDef</a></div><div class="ttdoc">Clock Recovery System. </div><div class="ttdef"><b>Definition:</b> stm32f042x6.h:256</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:382</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:107</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:124</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:219</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:219</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:114</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:310</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:117</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:112</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:297</div></div>
<div class="ttc" id="struct_c_o_m_p___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator. </div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:183</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:151</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">USART3_4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:125</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:320</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:110</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:99</div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister. </div><div class="ttdef"><b>Definition:</b> stm32f042x6.h:188</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:93</div></div>
<div class="ttc" id="struct_t_s_c___type_def_html"><div class="ttname"><a href="struct_t_s_c___type_def.html">TSC_TypeDef</a></div><div class="ttdoc">Touch Sensing Controller (TSC) </div><div class="ttdef"><b>Definition:</b> stm32f042x6.h:510</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:120</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:341</div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:278</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:106</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:176</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:127</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:105</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:96</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:108</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f078xx.h:119</div></div>
<div class="ttc" id="struct_c_o_m_p1__2___type_def_html"><div class="ttname"><a href="struct_c_o_m_p1__2___type_def.html">COMP1_2_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f051x8.h:194</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_c319213ecf7c211576cfd27cbc9ec2ee.html">device</a></li><li class="navelem"><a class="el" href="stm32f078xx_8h.html">stm32f078xx.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
