#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021d7391e930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021d7391eac0 .scope module, "UART_tb" "UART_tb" 3 3;
 .timescale -9 -9;
v0000021d739722c0_0 .var "ByteIn", 7 0;
v0000021d73971fa0_0 .net "ByteOut", 7 0, v0000021d73972400_0;  1 drivers
v0000021d73971a00_0 .var "Parity", 0 0;
v0000021d73971aa0_0 .var "RW", 0 0;
v0000021d73971b40_0 .var "StopBit", 0 0;
v0000021d73971c80_0 .net "Tx", 0 0, v0000021d73904670_0;  1 drivers
v0000021d73971be0_0 .var "bit_send", 0 0;
v0000021d73972040_0 .var "clk", 0 0;
S_0000021d7391ec50 .scope module, "DUT" "Tx" 3 14, 4 1 0, S_0000021d7391eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DataIn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "Parity";
    .port_info 3 /INPUT 1 "StopBit";
    .port_info 4 /INPUT 1 "bit_send";
    .port_info 5 /INPUT 1 "RW";
    .port_info 6 /OUTPUT 1 "Tx";
P_0000021d738f4d90 .param/l "S0" 0 4 11, C4<000>;
P_0000021d738f4dc8 .param/l "S1" 0 4 12, C4<001>;
P_0000021d738f4e00 .param/l "S2" 0 4 13, C4<010>;
P_0000021d738f4e38 .param/l "S3" 0 4 14, C4<011>;
P_0000021d738f4e70 .param/l "S4" 0 4 15, C4<100>;
v0000021d738bbbc0_0 .var "BufferIn", 7 0;
v0000021d738d2dd0_0 .net "DataIn", 7 0, v0000021d739722c0_0;  1 drivers
v0000021d738d2ff0_0 .net "Parity", 0 0, v0000021d73971a00_0;  1 drivers
v0000021d7390ca80_0 .net "RW", 0 0, v0000021d73971aa0_0;  1 drivers
v0000021d739045d0_0 .net "StopBit", 0 0, v0000021d73971b40_0;  1 drivers
v0000021d73904670_0 .var "Tx", 0 0;
v0000021d73904710_0 .var "WaitBufferIn", 7 0;
v0000021d739047b0_0 .var "WaitBufferInActive", 0 0;
v0000021d738d2720_0 .net "bit_send", 0 0, v0000021d73971be0_0;  1 drivers
v0000021d738d27c0_0 .net "clk", 0 0, v0000021d73972040_0;  1 drivers
v0000021d738d2860_0 .var "counter", 3 0;
v0000021d738d2900_0 .var "nextBufferIn", 7 0;
v0000021d738d29a0_0 .var "nextCounter", 3 0;
v0000021d73971d20_0 .var "nextState", 3 0;
v0000021d73971dc0_0 .var "nextTx", 0 0;
v0000021d73972720_0 .var "nextWaitBufferIn", 7 0;
v0000021d739720e0_0 .var "nextWaitBufferInActive", 0 0;
v0000021d73972180_0 .var "state", 3 0;
E_0000021d738f6ea0/0 .event anyedge, v0000021d73972180_0, v0000021d739047b0_0, v0000021d73904710_0, v0000021d738d2720_0;
E_0000021d738f6ea0/1 .event anyedge, v0000021d738d2dd0_0, v0000021d738d2860_0, v0000021d738bbbc0_0, v0000021d738d2ff0_0;
E_0000021d738f6ea0/2 .event anyedge, v0000021d739045d0_0;
E_0000021d738f6ea0 .event/or E_0000021d738f6ea0/0, E_0000021d738f6ea0/1, E_0000021d738f6ea0/2;
E_0000021d738f76a0/0 .event anyedge, v0000021d738d2720_0, v0000021d73972180_0, v0000021d738d2dd0_0, v0000021d73904710_0;
E_0000021d738f76a0/1 .event anyedge, v0000021d739047b0_0;
E_0000021d738f76a0 .event/or E_0000021d738f76a0/0, E_0000021d738f76a0/1;
E_0000021d738f6ce0 .event posedge, v0000021d738d27c0_0;
S_0000021d73972880 .scope module, "DUT2" "Rx" 3 15, 5 1 0, S_0000021d7391eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rx";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 8 "DataOut";
P_0000021d738f60b0 .param/l "S0" 0 5 7, C4<000>;
P_0000021d738f60e8 .param/l "S1" 0 5 8, C4<001>;
P_0000021d738f6120 .param/l "S2" 0 5 9, C4<010>;
P_0000021d738f6158 .param/l "S3" 0 5 10, C4<011>;
P_0000021d738f6190 .param/l "S4" 0 5 11, C4<100>;
v0000021d73972400_0 .var "DataOut", 7 0;
v0000021d73971960_0 .net "Rx", 0 0, v0000021d73904670_0;  alias, 1 drivers
v0000021d73971e60_0 .var "RxBuffer", 7 0;
v0000021d73972540_0 .net "clk", 0 0, v0000021d73972040_0;  alias, 1 drivers
v0000021d73972220_0 .var "counter", 3 0;
v0000021d73971f00_0 .var "nextCounter", 3 0;
v0000021d739727c0_0 .var "nextRxBuffer", 7 0;
v0000021d73972360_0 .var "nextState", 3 0;
v0000021d739724a0_0 .var "read_end", 0 0;
v0000021d739718c0_0 .var "state", 3 0;
E_0000021d738f6d20 .event anyedge, v0000021d739718c0_0, v0000021d73904670_0, v0000021d73972220_0, v0000021d73971e60_0;
    .scope S_0000021d7391ec50;
T_0 ;
    %wait E_0000021d738f6ce0;
    %load/vec4 v0000021d73971d20_0;
    %assign/vec4 v0000021d73972180_0, 0;
    %load/vec4 v0000021d738d29a0_0;
    %assign/vec4 v0000021d738d2860_0, 0;
    %load/vec4 v0000021d73971dc0_0;
    %assign/vec4 v0000021d73904670_0, 0;
    %load/vec4 v0000021d738d2900_0;
    %assign/vec4 v0000021d738bbbc0_0, 0;
    %load/vec4 v0000021d73972720_0;
    %assign/vec4 v0000021d73904710_0, 0;
    %load/vec4 v0000021d739720e0_0;
    %assign/vec4 v0000021d739047b0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021d7391ec50;
T_1 ;
    %wait E_0000021d738f76a0;
    %load/vec4 v0000021d738d2720_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021d73972180_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000021d738d2dd0_0;
    %store/vec4 v0000021d73972720_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d739720e0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021d73904710_0;
    %store/vec4 v0000021d73972720_0, 0, 8;
    %load/vec4 v0000021d739047b0_0;
    %store/vec4 v0000021d739720e0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021d7391ec50;
T_2 ;
    %wait E_0000021d738f6ea0;
    %load/vec4 v0000021d73972180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d73971d20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d739047b0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d73971dc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d738d29a0_0, 0, 4;
    %load/vec4 v0000021d739047b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021d73971d20_0, 0, 4;
    %load/vec4 v0000021d73904710_0;
    %store/vec4 v0000021d738d2900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d739720e0_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000021d738d2720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021d73971d20_0, 0, 4;
    %load/vec4 v0000021d738d2dd0_0;
    %store/vec4 v0000021d738d2900_0, 0, 8;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0000021d73972180_0;
    %store/vec4 v0000021d73971d20_0, 0, 4;
T_2.10 ;
T_2.8 ;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d73971dc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d738d29a0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021d73971d20_0, 0, 4;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000021d738d2860_0;
    %addi 1, 0, 4;
    %store/vec4 v0000021d738d29a0_0, 0, 4;
    %load/vec4 v0000021d738bbbc0_0;
    %load/vec4 v0000021d738d2860_0;
    %part/u 1;
    %store/vec4 v0000021d73971dc0_0, 0, 1;
    %load/vec4 v0000021d738d2860_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021d73971d20_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021d73971d20_0, 0, 4;
T_2.12 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000021d738d2ff0_0;
    %store/vec4 v0000021d73971dc0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021d73971d20_0, 0, 4;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000021d739045d0_0;
    %store/vec4 v0000021d73971dc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d73971d20_0, 0, 4;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021d73972880;
T_3 ;
    %wait E_0000021d738f6ce0;
    %load/vec4 v0000021d73972360_0;
    %assign/vec4 v0000021d739718c0_0, 0;
    %load/vec4 v0000021d73971f00_0;
    %assign/vec4 v0000021d73972220_0, 0;
    %load/vec4 v0000021d739727c0_0;
    %assign/vec4 v0000021d73971e60_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021d73972880;
T_4 ;
    %wait E_0000021d738f6d20;
    %load/vec4 v0000021d739718c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d73972360_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d739724a0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d73971f00_0, 0, 4;
    %load/vec4 v0000021d73971960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021d73972360_0, 0, 4;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000021d739718c0_0;
    %store/vec4 v0000021d73972360_0, 0, 4;
T_4.8 ;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000021d73972220_0;
    %addi 1, 0, 4;
    %store/vec4 v0000021d73971f00_0, 0, 4;
    %load/vec4 v0000021d73971960_0;
    %ix/getv 4, v0000021d73972220_0;
    %store/vec4 v0000021d739727c0_0, 4, 1;
    %load/vec4 v0000021d73972220_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021d73972360_0, 0, 4;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021d73972360_0, 0, 4;
T_4.10 ;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021d73972360_0, 0, 4;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000021d73971960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021d73972360_0, 0, 4;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021d73972360_0, 0, 4;
T_4.12 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000021d73971e60_0;
    %store/vec4 v0000021d73972400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d739724a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d73972360_0, 0, 4;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021d7391eac0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d73972040_0, 0, 1;
T_5.0 ;
    %delay 3, 0;
    %load/vec4 v0000021d73972040_0;
    %inv;
    %store/vec4 v0000021d73972040_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000021d7391eac0;
T_6 ;
    %vpi_call/w 3 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021d7391eac0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d73971be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d73971aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d73971a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d73971b40_0, 0, 1;
    %pushi/vec4 77, 0, 8;
    %store/vec4 v0000021d739722c0_0, 0, 8;
    %delay 32, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d73971be0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d73971be0_0, 0, 1;
    %delay 20, 0;
    %delay 160, 0;
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "UART\UART_Tx_tb.v";
    "UART\UART_Tx.v";
    "UART\UART_Rx.v";
