
*** Running vivado
    with args -log Basys3_Abacus_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3_Abacus_Top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Basys3_Abacus_Top.tcl -notrace
Command: synth_design -top Basys3_Abacus_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4408
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clk_3', assumed default net type 'wire' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Display_QU.v:61]
INFO: [Synth 8-11241] undeclared symbol 'clk_3', assumed default net type 'wire' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Display_REM.v:61]
INFO: [Synth 8-11241] undeclared symbol 'clk_3', assumed default net type 'wire' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Segment_Scroll.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1201.641 ; gain = 406.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_Abacus_Top' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Basys3_Abacus_Top.v:36]
INFO: [Synth 8-6157] synthesizing module 'bin_to_decimal' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Binary_to_BCD_B_bcdout.v:21]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_decimal' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Binary_to_BCD_B_bcdout.v:21]
INFO: [Synth 8-6157] synthesizing module 'BIN_DEC1' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Binary_to_BCD_B1_bcdout1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BIN_DEC1' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Binary_to_BCD_B1_bcdout1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BIN_DEC2' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Binary_to_BCD_B2_bcdout2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BIN_DEC2' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Binary_to_BCD_B2_bcdout2.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_scroll' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Segment_Scroll.v:22]
INFO: [Synth 8-6155] done synthesizing module 'seg_scroll' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Segment_Scroll.v:22]
INFO: [Synth 8-6157] synthesizing module 'Seg_Scroll_QU' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Display_QU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seg_Scroll_QU' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Display_QU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seg_Scroll_REM' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Display_REM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seg_Scroll_REM' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Display_REM.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Seg_7_Display.v:46]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Seg_7_Display.v:21]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Adder_Subtractor.v:21]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Adder_Subtractor.v:21]
INFO: [Synth 8-6157] synthesizing module 'multi_4_4_pp0' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'multi_4_4_pp0' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp0.v:21]
INFO: [Synth 8-6157] synthesizing module 'multi_4_4_pp1' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'multi_4_4_pp1' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp1.v:21]
INFO: [Synth 8-6157] synthesizing module 'multi_4_4_pp2' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'multi_4_4_pp2' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp2.v:21]
INFO: [Synth 8-6157] synthesizing module 'multi_4_4_pp3' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'multi_4_4_pp3' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp3.v:21]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Divider.v:21]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Divider.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_Abacus_Top' (0#1) [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Basys3_Abacus_Top.v:36]
WARNING: [Synth 8-7137] Register msg_array_reg in module seg_scroll has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Segment_Scroll.v:39]
WARNING: [Synth 8-7137] Register msg_array_reg in module Seg_Scroll_QU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Display_QU.v:40]
WARNING: [Synth 8-7137] Register msg_array_reg in module Seg_Scroll_REM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Display_REM.v:40]
WARNING: [Synth 8-6014] Unused sequential element pv_reg was removed.  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp0.v:36]
WARNING: [Synth 8-6014] Unused sequential element bp_reg was removed.  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp0.v:37]
WARNING: [Synth 8-6014] Unused sequential element pv_reg was removed.  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp1.v:35]
WARNING: [Synth 8-6014] Unused sequential element bp_reg was removed.  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp1.v:36]
WARNING: [Synth 8-6014] Unused sequential element pv_reg was removed.  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp2.v:35]
WARNING: [Synth 8-6014] Unused sequential element bp_reg was removed.  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp2.v:36]
WARNING: [Synth 8-6014] Unused sequential element pv_reg was removed.  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp3.v:35]
WARNING: [Synth 8-6014] Unused sequential element bp_reg was removed.  [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/multi_4_4_pp3.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.383 ; gain = 512.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.383 ; gain = 512.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1307.383 ; gain = 512.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1307.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hp/Documents/Verilog/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Hp/Documents/Verilog/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hp/Documents/Verilog/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_Abacus_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_Abacus_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1355.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1355.754 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.754 ; gain = 560.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.754 ; gain = 560.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.754 ; gain = 560.508
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Basys3_Abacus_Top.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'B1_reg' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Basys3_Abacus_Top.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'B2_reg' [C:/Users/Hp/Documents/Verilog/Calculator/Calculator.srcs/sources_1/imports/hdl/Basys3_Abacus_Top.v:197]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.754 ; gain = 560.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   4 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 130   
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 14    
+---Registers : 
	               24 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 21    
	   2 Input    4 Bit        Muxes := 106   
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1355.754 ; gain = 560.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1355.754 ; gain = 560.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.965 ; gain = 824.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.973 ; gain = 829.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.973 ; gain = 829.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.973 ; gain = 829.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.973 ; gain = 829.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.973 ; gain = 829.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.973 ; gain = 829.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.973 ; gain = 829.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    58|
|3     |LUT1   |     6|
|4     |LUT2   |    43|
|5     |LUT3   |   108|
|6     |LUT4   |    78|
|7     |LUT5   |   111|
|8     |LUT6   |   248|
|9     |FDCE   |   167|
|10    |FDPE   |    46|
|11    |FDRE   |    69|
|12    |LD     |    32|
|13    |LDC    |    40|
|14    |IBUF   |    22|
|15    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.973 ; gain = 829.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1624.973 ; gain = 781.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.973 ; gain = 829.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1633.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 40 instances

Synth Design complete, checksum: cd6a124c
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1637.168 ; gain = 1242.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hp/Documents/Verilog/Calculator/Calculator.runs/synth_1/Basys3_Abacus_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_Abacus_Top_utilization_synth.rpt -pb Basys3_Abacus_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 10:57:26 2023...
