<stg><name>Loop_real2xfft_output_proc3</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %dout, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:1 %br_ln76 = br void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
:0 %i9 = phi i10 0, void %newFuncRoot, i10 %trunc_ln76, void, i10 0, void %.split81.exitStub

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="10">
<![CDATA[
:1 %i9_cast = zext i10 %i9

]]></Node>
<StgValue><ssdm name="i9_cast"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %i9, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="9">
<![CDATA[
:6 %zext_ln78 = zext i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %windowed_V_addr = getelementptr i16 %windowed_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="windowed_V_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="9">
<![CDATA[
:8 %cdata_M_real_V = load i9 %windowed_V_addr

]]></Node>
<StgValue><ssdm name="cdata_M_real_V"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %windowed_V_1_addr = getelementptr i16 %windowed_V_1, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="windowed_V_1_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="9">
<![CDATA[
:10 %cdata_M_imag_V = load i9 %windowed_V_1_addr

]]></Node>
<StgValue><ssdm name="cdata_M_imag_V"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11 %fft_axis_d_last_V = icmp_eq  i10 %i9, i10 1022

]]></Node>
<StgValue><ssdm name="fft_axis_d_last_V"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %i = add i11 %i9_cast, i11 2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="11">
<![CDATA[
:16 %trunc_ln76 = trunc i11 %i

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:17 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %br_ln76 = br i1 %tmp_2, void, void %.split81.exitStub

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split81.exitStub:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="9">
<![CDATA[
:8 %cdata_M_real_V = load i9 %windowed_V_addr

]]></Node>
<StgValue><ssdm name="cdata_M_real_V"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="9">
<![CDATA[
:10 %cdata_M_imag_V = load i9 %windowed_V_1_addr

]]></Node>
<StgValue><ssdm name="cdata_M_imag_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="9">
<![CDATA[
:8 %cdata_M_real_V = load i9 %windowed_V_addr

]]></Node>
<StgValue><ssdm name="cdata_M_real_V"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="9">
<![CDATA[
:10 %cdata_M_imag_V = load i9 %windowed_V_1_addr

]]></Node>
<StgValue><ssdm name="cdata_M_imag_V"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="16" op_3_bw="16">
<![CDATA[
:12 %tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %fft_axis_d_last_V, i16 %cdata_M_imag_V, i16 %cdata_M_real_V

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="48" op_0_bw="33">
<![CDATA[
:13 %zext_ln173 = zext i33 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:14 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %dout, i48 %zext_ln173

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:14 %write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %dout, i48 %zext_ln173

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.split81.exitStub:0 %return_ln0 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="windowed_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="windowed_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="windowed_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="windowed_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="dout" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dout"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="dout" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="55" from="empty" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="65" from="empty_1" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="67" from="empty_1" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="72" from="empty_1" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_74" to="i9" fromId="74" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="76" from="br_ln76" to="i9" fromId="7" toId="8">
</dataflow>
<dataflow id="77" from="trunc_ln76" to="i9" fromId="18" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="78" from="br_ln76" to="i9" fromId="20" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="79" from="StgValue_74" to="i9" fromId="74" toId="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="br_ln0" to="i9" fromId="21" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="81" from="i9" to="i9_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_PartSelect.i9.i10.i32.i32" to="lshr_ln" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="i9" to="lshr_ln" fromId="8" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_56" to="lshr_ln" fromId="56" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_86" to="lshr_ln" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="lshr_ln" to="zext_ln78" fromId="10" toId="11">
</dataflow>
<dataflow id="89" from="windowed_V" to="windowed_V_addr" fromId="48" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_90" to="windowed_V_addr" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="zext_ln78" to="windowed_V_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="93" from="windowed_V_addr" to="cdata_M_real_V" fromId="12" toId="13">
</dataflow>
<dataflow id="94" from="windowed_V_1" to="windowed_V_1_addr" fromId="49" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_90" to="windowed_V_1_addr" fromId="90" toId="14">
</dataflow>
<dataflow id="96" from="zext_ln78" to="windowed_V_1_addr" fromId="11" toId="14">
</dataflow>
<dataflow id="97" from="windowed_V_1_addr" to="cdata_M_imag_V" fromId="14" toId="15">
</dataflow>
<dataflow id="98" from="i9" to="fft_axis_d_last_V" fromId="8" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_99" to="fft_axis_d_last_V" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="i9_cast" to="i" fromId="9" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="i" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="i" to="trunc_ln76" fromId="17" toId="18">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_2" fromId="105" toId="19">
</dataflow>
<dataflow id="107" from="i" to="tmp_2" fromId="17" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_108" to="tmp_2" fromId="108" toId="19">
</dataflow>
<dataflow id="110" from="tmp_2" to="br_ln76" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="windowed_V_addr" to="cdata_M_real_V" fromId="12" toId="22">
</dataflow>
<dataflow id="112" from="windowed_V_1_addr" to="cdata_M_imag_V" fromId="14" toId="23">
</dataflow>
<dataflow id="113" from="windowed_V_addr" to="cdata_M_real_V" fromId="12" toId="24">
</dataflow>
<dataflow id="114" from="windowed_V_1_addr" to="cdata_M_imag_V" fromId="14" toId="25">
</dataflow>
<dataflow id="116" from="_ssdm_op_BitConcatenate.i33.i1.i16.i16" to="tmp" fromId="115" toId="26">
</dataflow>
<dataflow id="117" from="fft_axis_d_last_V" to="tmp" fromId="16" toId="26">
</dataflow>
<dataflow id="118" from="cdata_M_imag_V" to="tmp" fromId="25" toId="26">
</dataflow>
<dataflow id="119" from="cdata_M_real_V" to="tmp" fromId="24" toId="26">
</dataflow>
<dataflow id="120" from="tmp" to="zext_ln173" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="_ssdm_op_Write.axis.volatile.i48P128A" to="write_ln173" fromId="121" toId="28">
</dataflow>
<dataflow id="123" from="dout" to="write_ln173" fromId="50" toId="28">
</dataflow>
<dataflow id="124" from="zext_ln173" to="write_ln173" fromId="27" toId="28">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="125" toId="29">
</dataflow>
<dataflow id="128" from="StgValue_127" to="empty" fromId="127" toId="29">
</dataflow>
<dataflow id="129" from="StgValue_127" to="empty" fromId="127" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_127" to="empty" fromId="127" toId="29">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecPipeline" to="specpipeline_ln78" fromId="131" toId="30">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specpipeline_ln78" fromId="133" toId="30">
</dataflow>
<dataflow id="135" from="StgValue_61" to="specpipeline_ln78" fromId="61" toId="30">
</dataflow>
<dataflow id="136" from="StgValue_61" to="specpipeline_ln78" fromId="61" toId="30">
</dataflow>
<dataflow id="137" from="StgValue_61" to="specpipeline_ln78" fromId="61" toId="30">
</dataflow>
<dataflow id="138" from="empty_1" to="specpipeline_ln78" fromId="64" toId="30">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopName" to="specloopname_ln78" fromId="139" toId="31">
</dataflow>
<dataflow id="142" from="empty_4" to="specloopname_ln78" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="_ssdm_op_Write.axis.volatile.i48P128A" to="write_ln173" fromId="121" toId="32">
</dataflow>
<dataflow id="144" from="dout" to="write_ln173" fromId="50" toId="32">
</dataflow>
<dataflow id="145" from="zext_ln173" to="write_ln173" fromId="27" toId="32">
</dataflow>
<dataflow id="146" from="tmp_2" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="147" from="tmp_2" to="StgValue_5" fromId="19" toId="5">
</dataflow>
<dataflow id="148" from="tmp_2" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="149" from="tmp_2" to="StgValue_4" fromId="19" toId="4">
</dataflow>
</dataflows>


</stg>
