# low-power-fp-multiplier
A low-power IEEE-754 double-precision floating-point multiplier implemented in TSMC 16nm, optimized for power, performance, and area (PPA) with a complete RTL-to-GDS flow.
