-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Tue May 19 09:30:53 2020
-- Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_muon_inv_dr_sq_2/rom_lut_muon_inv_dr_sq_2_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"5698FF9B4B31AB3752CC1865598734E36B67039658FF1A0BA931FC6A9C03C50B",
      INITP_01 => X"AAD983864AAA4FD7AB4CF0712AAD6CECAD263F8CAAD2AC3355B38076AA6CA9CC",
      INITP_02 => X"55493800636618D8556DCFFE336CC09854A660039B5B3998DA933FFCDA549F93",
      INITP_03 => X"956B670FF03FF34CAAAD99F07C3E1CA7AAB4CE000E380153AA5263FFC631FE50",
      INITP_04 => X"2AAB4DCE07F0ED4F4AA52670FFF076905554938FE0F81B6F55524CF0003F8CB1",
      INITP_05 => X"D6AB5A66639C9563955569B18F19954FA554A6CE3C38DA98AB4AD331E0F8CAB1",
      INITP_06 => X"2D5554B6CD92D68F69555A493336949F4A94A926666494985AAAB49998CC95B0",
      INITP_07 => X"DA55555A5A56B48FD29554ADA4B554CF94AAAAD2DB6954CFB52AAD6936DA56CF",
      INITP_08 => X"34B54AA556AAD27825AD5556AD555B3F6D6AAAAB52A5299F4B5AAA95AD6AAD8F",
      INITP_09 => X"C92D4AAAB554B33FDB4B55AAAAAAD98F925A955555556CC0B6D6AAAAAB56A660",
      INITP_0A => X"364B4A55AB524C7826D2D6AD54AD331F6496B56AA952D9C04DA5A95556A96C70",
      INITP_0B => X"CD925A5AD2DB2381D9369694A52498F09B25B5AD4A5B661F9269294A95A599C0",
      INITP_0C => X"3364DB496DB331E0666DB6D25B6CCE3F66C924B4B49333C04C9B69296924CC7F",
      INITP_0D => X"CCC9B26DB26663E0999B26DB64998E1F99B36DB6D93671E033364924B64DCE1F",
      INITP_0E => X"3333264C9999C780666664D93267383F6666CD9264CCE3C0CCCC9B26D9B39C1F",
      INITP_0F => X"8CCCCCCCCCC63C0F98CCCD999998E1FE199999B336338F00339933264CCE70FF",
      INIT_00 => X"B0FD62E07623E6BDA6A0A7B8D0EA0314190BE39C2D8FBCAB56B5C37AD4CD6699",
      INIT_01 => X"25344C6F9BD31665C0289E21B35304C496796E7692C20761D158F7AD7C63647C",
      INIT_02 => X"093A82E358E38233F5C5A0856E594120F2B157DE3E717136BAF6E582C8B34171",
      INIT_03 => X"E2ED0220497CBA0459BC2CA733CC752DF5CFBAB8C7EB226ECF46D3773204EEF0",
      INIT_04 => X"697FADEF45B02CB955FDB06927E49D4EF080F64E81885DFB5A7649CD00DD6390",
      INIT_05 => X"9EA6B7D2F6255FA3F450B930B446E797562607FAFE15407ED037B345ECAA7E68",
      INIT_06 => X"D0CEE0053D88E44EC548D465F88B189C1274BEEAF2D07EF73532EA58794AC8F2",
      INIT_07 => X"5B5F6C83A3CE03438EE447B835C05901B87D563D37425F8FD32A9616AB5413E7",
      INIT_08 => X"3E231B25416EA9F246A60C76E24CB00A558DADB09047D1274627C62030F56C94",
      INIT_09 => X"171822345177A7E22879D740B73BCC6C1AD7A582707080A3D9217CEB6E04AE6C",
      INIT_0A => X"B3805F4F4F5F7CA5D914579DE3266395B9C9C29E58EB53898A51D92021DA4B70",
      INIT_0B => X"D3D1D7E6FE204B81C20E66C938B43FD67C30F4C8AC9FA4BAE11A66C435B84EF7",
      INIT_0C => X"2EE5AC82685B5B667A95B5D8FB19313E3C27FAB249BA011AFFAE215548F76185",
      INIT_0D => X"8F898C97ABC8F0215DA2F552BB31B443E18C4710E8D1C9D2EC1753A10071F489",
      INIT_0E => X"B15101BE8A6247352A26262827241802DCA455EA60B2DBD7A33A99BDA348ACCE",
      INIT_0F => X"4B424148587194C1F73883DB3EAD28B046E99A592704F1EDFA164482D030A020",
      INIT_10 => X"3AC55E05B8773F11EAC8A98B6B4619E19940D0459CCFDDBF73F441552ECB2949",
      INIT_11 => X"07FBF6F9061B396092CE1465C22A9E1DAC46EDA367391B0B0A193866A4F350BD",
      INIT_12 => X"CA40C453EF9544FBB8793D00C17C31D972F96AC1FA1205CF6CDA151AE87CD6F4",
      INIT_13 => X"C3B3ABABB3C4DE012D64A4EF46A7138D11A443EFA971462B1D1F2F4F7DBA0661",
      INIT_14 => X"60C231AB2FBE53F1943AE2892CCA60EA65CE225C7A7852058DE8120ACD5AAECB",
      INIT_15 => X"7F6C605C616D83A1C9FA357ACA258BFD7A049A3DECAA754D33282A3B5A87C20A",
      INIT_16 => X"FD4CA60B7AF170F47D0A9622A92CA51370BEF6161AFFC25FD31D3823DC61B1CC",
      INIT_17 => X"3B25150E0E1728426490C60650A4036CE365F28C32E5A5724C34292B3B5883B9",
      INIT_18 => X"A0DD2474CE2F970474E75ACD3AA1FF5296C8E6EDD8A653DB3D7683621290DCF6",
      INIT_19 => X"F7DDCBC0BCC1CDE200275892D5237BDF4DC74BDC7822D79968432B1F212F496F",
      INIT_1A => X"4A74A9E62B77C92079D52F88DC2A6EA7D2EBF0DFB36B0379CAF3F2C66DE52D45",
      INIT_1B => X"B39680716A6B73849DBFEA1D5CA4F651B72AA72FC1610CC3865530170B091429",
      INIT_1C => X"FA13355F91C906468ACE12538FC5F111242513EBAA4DD2367691844DEB5DA2B9",
      INIT_1D => X"704F3623181519253A577DABE22470C5248F03830DA343F0A76B3913F9E9E4EA",
      INIT_1E => X"B0B8C9E100244D79A8D5032E5370858F8B764E11BB4ABE10414E36F58CF8394F",
      INIT_1F => X"2C08EBD6C7BFBFC7D7EF10396BA7EC3A91F461D85AE57D1FCB834613EBCDBAB0",
      INIT_20 => X"6C64646B77899FB7D1EA0116272F2E2107DCA14EE663C5082A2A06BC4CB3F105",
      INIT_21 => X"E8C2A188756A66697588A4C7F32A68B0015CC12FA82BB850F29F5516E1B6947C",
      INIT_22 => X"2E1706FCF7F7FAFF060B0F0F0AFDE7C6985809A42895E61A2F23F4A22A8CC7DA",
      INIT_23 => X"A57B573B24150D0C132138577EADE42670C52288F973F7841CBD691EDCA3744D",
      INIT_24 => X"F6D0B095806E5F5246382915FCDCB17D3BE9850F83DF20464E37FEA42583BBCE",
      INIT_25 => X"61340EEDD4C0B4AFB2BBCDE60832649EE22F84E34BBC36BB48DF7F29DB955824",
      INIT_26 => X"C48F603610EECEAF91714F29FDC98D45F08C1790F33F728B876522C13C95CBDD",
      INIT_27 => X"1EEEC4A0836C5C535156637793B7E218559AE73F9F087AF478049937DD8C42FF",
      INIT_28 => X"985417DEA8764616E7B682490BC5761EB741BD2579B6DCE8D7AC61F76EC3F607",
      INIT_29 => X"DBA87B54331804F7F1F1F9081F3D6492C8074E9DF556BE30AA2CB74AE48630E1",
      INIT_2A => X"7120D48D4807C6874705C07728D171068F0A74CC12425A5B410AB847B8093A4A",
      INIT_2B => X"98623207E3C5AD9B918D909AACC5E50D3D75B5FD4DA5066EDF56D860EF8623C7",
      INIT_2C => X"4FF29842F09F5001B15F0AB051EA7AFF77E33D89C0E2EFE4BF8026AF1A6796A5",
      INIT_2D => X"561DE9BB937256403229282D394D6889B4E51D5FA7F64FAF1685FC79FE891BB2",
      INIT_2E => X"34C962FF9F40E28425C45FF68710900670CB1A5680969781530CA92D92DD0917",
      INIT_2F => X"13D7A170441FFFE6D3C6C0C1C8D6EB082A5687C2034A9AF251B62396109117A3",
      INIT_30 => X"1DA633C355E87D10A333BF47C943B51C77C60534525D5232FBAB43C0226793A1",
      INIT_31 => X"D1925824F5CCA98C7564595557607087A4C8F42761A1E8388EEA4EB7279C1898",
      INIT_32 => X"0C890A8D12981FA52AAC2AA31783E63F8DCE0124353420F6B75FEF68C609313F",
      INIT_33 => X"8F4D10D9A77B54331702F3EAE7EBF6071D3D618EC0FA3A80CE217BDB41AC1D92",
      INIT_34 => X"FF71E65DD650CA42BA2E9F0B70CF2570B1E50C23291E00CD8527B1247DBEE4F0",
      INIT_35 => X"4D08C98E5929FFDABAA18E8079777D889AB2D1F622548CCB105BAC035FC02691",
      INIT_36 => X"F85FC934A10E7CE852BA1E7CD5266FAEE30B25312D18F0B5650085F24885ABB7",
      INIT_37 => X"0BC482440BD8AA815E4129170B05050B1728406084B0E1185598E02E81D83495",
      INIT_38 => X"F652B11172D43595F44FA6F84489C6F9213E4D4F4021F1AD56EB6AD22560838F",
      INIT_39 => X"CA803BFABE87562A03E1C5AF9E938E8E95A1B4CBE90F38689DD7185DA5F4479D",
      INIT_3A => X"F94B9EF44AA0F64B9DEC377EBEF7284F6C7E837A623A01B658E660C4134B6D79",
      INIT_3B => X"893CF4B0713702D2A882624732221813141B283A526E92BAE81A518ECF145DA9",
      INIT_3C => X"004892DD2874BE084F92D20D416F95B1C4CBC6B3926120CE69F266C612486974",
      INIT_3D => X"49F9AE6725E8AF7C4D24FFE0C7B2A39995969DA9BBD0ED0F35608FC3FC3878BA",
      INIT_3E => X"0C4A8ACB0C4D8DCC084175A5CFF20D1F272415F9CF974EF58A0C7CD92155747F",
      INIT_3F => X"08B6681ED9995D26F4C69E7B5C4330211713141A26364A6583A8D0FB2C5F96D0",
      INIT_40 => X"1D5288BFF62D6397C9F72146667E8F979589714C1AD98A2AB936A1FA3F718F99",
      INIT_41 => X"C87322D68E4A0BD09A693D16F3D6BDA99B918D8D929CABBFD7F213365F8AB9EA",
      INIT_42 => X"325E8BB9E6143F6A91B5D5F006141B190EF9D8AB7129D26CF56ED52A6C9CB9C3",
      INIT_43 => X"8831DD8E43FCB97C420DDDB28B694C332011070201050D1A2B40597696B9DE07",
      INIT_44 => X"4B6F93B7DC002243617B91A3AEB3B1A692744B16D48528BC40B31668A8D6F1FA",
      INIT_45 => X"49EE9846F8AE6927EAB27E4F24FDDCBEA6928378727072778391A3B7D0EC0A29",
      INIT_46 => X"69849FBCD7F20B233748555D605C503C20FAC88C43ED8A18970665B3F11D3740",
      INIT_47 => X"09AD54FFAE6118D4935720ECBD936D4B2E1500F0E4DCD8D8DBE4EFFD0D223850",
      INIT_48 => X"8B9EB0C5D8EAFA09141D2120190CF8DCB889510DBD61F880FA65C00C47718A93",
      INIT_49 => X"CB6B10B86415C9813DFDC28B5829FFD8B6997F69584A413B37393E454F5B687A",
      INIT_4A => X"B2BCC7D3DEE7EFF5F8F8F3EADBC6A9855923E39842E071F469D02870A9D2EAF2",
      INIT_4B => X"8C2ACC721BC87A2FE7A4652AF3C19267411EFFE5CEBBAB9F96928F9093989FA8",
      INIT_4C => X"DCDFE3E6E9EAE9E8E3DACDBBA487633703C67F2ED269F573E4479BE1183F565E",
      INIT_4D => X"4EE9892CD37D2BDD924C09CB905926F7CCA58162462D1806F8ECE4DDDAD8D8D9",
      INIT_4E => X"0A0602FEF9F3EBE0D3C2AE94755025F2B67225CD6BFD83FD6AC91A5D92B7CED5",
      INIT_4F => X"0FA946E78B32DD8C3EF4AE6C2DF3BC88592D05E0BFA1876F5A4A3A2E241B130F",
      INIT_50 => X"3C3126190D00F0DFCAB195744E21EEB47228D4760E9B1C91FA56A4E4173B5158",
      INIT_51 => X"D26A04A243E8903BEB9E540ECC8D521BE7B78A603A17F8DBC1A9948271625448",
      INIT_52 => X"72604E3B2813FCE2C6A7835B2DFAC07F36E58B28BB42BF3095ED3876A7CADFE6",
      INIT_53 => X"952AC25DFC9E43EC9847FBB16B29EAAE764210E2B78F6A48290BF1D8C1AB9785",
      INIT_54 => X"AC937961462A0CEBC9A2774813D9995102AB4CE370F36BD8398ED7124163777E",
      INIT_55 => X"58EB8119B554F79D46F2A2550CC6834307CE98663609DFB89370503113F9DDC5",
      INIT_56 => X"E9CAAB8A684621FBD0A3713B00C0792BD67914A62EAD2089E7397FB8E506191F",
      INIT_57 => X"1DAD40D66F0CAB4EF49E4AFAAD631DD9995C22EBB6855629FFD7B18C6A482809",
      INIT_58 => X"2A05DFB791673B0EDEAA7235F4AC600CB24FE571F56FDE449EED306893B2C5CB",
      INIT_59 => X"E16EFF932AC46001A44AF3A04F02B8712CEBAD713802CE9D6E4015EBC39C7550",
      INIT_5A => X"6E4317EBBD8D5A27EFB67835EDA14EF4942CBD45C439A5075EAAEB204A687A80",
      INIT_5B => X"A531BF4FE57C16B354F79D46F3A25409C17C39F9BC814913DEAC7B4C1DF2C69A",
      INIT_5C => X"B7845421EDB77F4408C8833BED9A42E37D119C209A0C74D2266FAEE20A27383E",
      INIT_5D => X"6AF37F0EA035CD6704A548EE9743F1A3570EC7834102C58A511AE4B07D4919E8",
      INIT_5E => X"02CB925A21E6A86825DF9546F39B3DD96DFC830278E64BA5F63D7AACD2EEFF05",
      INIT_5F => X"2FB63FCD5CED831BB653F3963CE4903DEEA1560EC9854304C68A4F16DEA66F38",
      INIT_60 => X"5013D7995918D58F47FBAB57FFA13ED565EF71EC5EC82981CF134E7EA3BECED4",
      INIT_61 => X"F57A018C19A93BD06802A040E2872FD98635E79B5109C4803DFCBD7F4105C88C",
      INIT_62 => X"A2611EDB954F06BB6C1BC76D10AD45D763E865DC4BB10E63AFF129587C96A6AB",
      INIT_63 => X"BB3EC24AD663F3861BB24DEA892BD07620CB7929DB8F45FDB6712DEAA76625E4",
      INIT_64 => X"F6B06920D68A3CEB9841E68926BE51DF66E661D23EA1FB4E97D60D395C76858A",
      INIT_65 => X"8002850B941FAC3CCE63FB9531D07115BB630DB96717C97D31E89F5710CA843E",
      INIT_66 => X"4F03B7691AC97620C86C0DA942D564ED70EC61D03898EE3F85C3F722435C6A70",
      INIT_67 => X"48C748CC51D965F38315AA41DA7614B457FBA24AF5A14FFEAF6013C77C30E59A",
      INIT_68 => X"AA5A08B6610BB358FC9A37CE63F17C007EF86AD53995E9377BB6E912334B595D",
      INIT_69 => X"0F8C0B8C11971FA938C759ED841DB855F49538DD842CD6812EDB8A39E99A4AFA",
      INIT_6A => X"08B35D06AD51F59634CF65F889139918940976DF4099EB3577B0E20A293F4D52",
      INIT_6B => X"D651CF4ED054D963ED7A0A9B2FC45CF69230D07114B95F06AF5803AE5905B15D",
      INIT_6C => X"6910B559FB9C3BD670069928B33ABB38AF208AEE4CA2F23A7AB1E108263C484E",
      INIT_6D => X"9E17930F9011951BA42EBB4ADA6D029932CC6806A647E98D32D77D24CC731BC2",
      INIT_6E => X"CD6F10B04EEA841CB142D05CE365E25BCE3CA3055FB3004481B8E50C293F4B50",
      INIT_6F => X"67DE57D250CF51D55AE26DF98717A93DD26A039D39D77615B658FA9D41E4872B",
      INIT_70 => X"34D16E09A33BD164F5830D9315950F84F35CC22077C9135591C6F21633475458",
      INIT_71 => X"2FA51C95118E0D8E139720A934C251E274099E36CE6804A03DDB7918B857F695",
      INIT_72 => X"9D37CF66FC9021B13DC64DD04FC93FB11D84E54095E42C6CA6D9042642556266",
      INIT_73 => X"F96CE259D24CCB4ACB4ED35AE36DFA8817A93BCF65FB932CC560FA9631CD6803",
      INIT_74 => X"099F33C658E87501890F91108B0275E34CB00E65B8034A89C0F11B3D586B777A",
      INIT_75 => X"C233A71D940D88058304880C921AA42FBC4AD96AFD9024BA50E67D15AD44DC73",
      INIT_76 => X"78099A29B743CD54D95BD955CC40AF1A7FE03B91E02A6EABE110385972869194",
      INIT_77 => X"8DFC6EE157CE47C23EBD3DBE42C84FD761EC79079626B749DC6F02962ABE52E5",
      INIT_78 => X"E977048F19A127AB2CAA259D1181ED55B7156EC10D5597D106335A7B94A5B0B4",
      INIT_79 => X"57C435A61A8E067EF975F272F376FA80079019A430BD4BDA69F9891AAA3ACA5A",
      INIT_7A => X"5DE770F87E03850583FD75E95AC73094F44EA4F54085C4FD305D82A0B9CBD5D9",
      INIT_7B => X"228EFC6CDD50C43CB42DAA27A526A72AAF34BB43CC56E16DF985129F2CB945D1",
      INIT_7C => X"D35ADF63E667E663DD54C839A71076D8358CDF2D77BAF72E608BAFCDE5F4FF02",
      INIT_7D => X"ED58C432A11385FA70E861DC58D655D657DA5EE46AF178018A139D26B039C24B",
      INIT_7E => X"4BCF51D251CE4AC33AAE1F8DF75EC11F79CF206CB2F32D6494BDE1FD15242F32",
      INIT_7F => X"B9228CF865D446B92DA218920B87048201810385088C11971CA329B036BC42C7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"333537383A3C3E40424446484A4C4E50525456585A5B5D5E6061626363646464",
      INIT_01 => X"1415151616171818191A1A1B1C1D1E1E1F2021222324262728292A2C2D2F3032",
      INIT_02 => X"33343637393B3D3F40424446484A4C4E5052545557595A5C5D5E5F6060616161",
      INIT_03 => X"141415161617171819191A1B1C1C1D1E1F2021222324252627292A2B2D2E2F31",
      INIT_04 => X"32333536383A3C3D3F41434547484A4C4E505153555658595A5B5C5D5E5E5E5E",
      INIT_05 => X"141415151617171818191A1B1B1C1D1E1F202121222425262728292B2C2D2F30",
      INIT_06 => X"3132343637393A3C3E4041434547494A4C4E4F51525455565859595A5B5B5B5B",
      INIT_07 => X"141415151616171818191A1A1B1C1D1E1E1F2021222324252628292A2B2D2E2F",
      INIT_08 => X"303233353638393B3D3E4042434547494A4C4D4F505253545556575858585959",
      INIT_09 => X"14141515161617171819191A1B1C1C1D1E1F202122232425262728292B2C2D2F",
      INIT_0A => X"2F3132343537383A3B3D3F4042444547484A4B4D4E4F51525354545556565656",
      INIT_0B => X"13141415151617171819191A1B1B1C1D1E1F1F2021222324252728292A2B2D2E",
      INIT_0C => X"2F303133343637393A3C3D3F404244454748494B4C4D4F505051525353535454",
      INIT_0D => X"13141415151616171818191A1A1B1C1D1D1E1F2021222324252627282A2B2C2D",
      INIT_0E => X"2E2F313233353638393B3C3E3F414244454648494A4B4C4D4E4F505051515151",
      INIT_0F => X"1314141515161617171819191A1B1C1C1D1E1F202122222324262728292A2B2D",
      INIT_10 => X"2D2E30313234353738393B3C3E3F41424345464748494A4B4C4D4E4E4F4F4F4F",
      INIT_11 => X"1313141415161617171819191A1B1B1C1D1E1E1F202122232425262728292B2C",
      INIT_12 => X"2C2E2F303133343537383A3B3C3E3F4042434445464849494A4B4C4C4C4D4D4D",
      INIT_13 => X"1313141415151617171818191A1A1B1C1D1D1E1F202122232425262728292A2B",
      INIT_14 => X"2C2D2E2F313233343637383A3B3C3E3F404143444546474848494A4A4A4B4B4B",
      INIT_15 => X"131314141515161617171819191A1B1B1C1D1E1F1F202122232425262728292B",
      INIT_16 => X"2B2C2D2F30313233353637393A3B3C3E3F404142434445464647484848494949",
      INIT_17 => X"131314141515161617171819191A1B1B1C1D1D1E1F202122232425262728292A",
      INIT_18 => X"2A2B2D2E2F30313334353637393A3B3C3D3E3F40414243444545464647474747",
      INIT_19 => X"121313141415151617171818191A1A1B1C1C1D1E1F2020212223242526272829",
      INIT_1A => X"2A2B2C2D2E2F30323334353637393A3B3C3D3E3F404142424343444445454545",
      INIT_1B => X"12131314141515161617171819191A1B1B1C1D1E1E1F20212223242526272829",
      INIT_1C => X"292A2B2C2D2E3031323334353637383A3B3C3D3D3E3F40414142424343434343",
      INIT_1D => X"12131314141515161617171818191A1A1B1C1D1D1E1F20202122232425262728",
      INIT_1E => X"28292A2B2D2E2F303132333435363738393A3B3C3D3E3E3F4040414141414242",
      INIT_1F => X"1213131314141515161617181819191A1B1B1C1D1E1E1F202122232424252627",
      INIT_20 => X"28292A2B2C2D2E2F303132333435363738393A3B3B3C3D3E3E3F3F3F40404040",
      INIT_21 => X"1212131314141515161617171819191A1B1B1C1D1D1E1F202021222324252627",
      INIT_22 => X"2728292A2B2C2D2E2F30313233343536373839393A3B3B3C3D3D3D3E3E3E3E3E",
      INIT_23 => X"1212131314141515161617171818191A1A1B1C1C1D1E1E1F2021222323242526",
      INIT_24 => X"262728292A2B2C2D2E2F3031323334353636373839393A3B3B3C3C3C3D3D3D3D",
      INIT_25 => X"121213131314141515161617181819191A1B1B1C1D1D1E1F2020212223242526",
      INIT_26 => X"262728292A2A2B2C2D2E2F303132333434353637373839393A3A3B3B3B3B3B3B",
      INIT_27 => X"121212131314141515161617171818191A1A1B1C1C1D1E1E1F20212222232425",
      INIT_28 => X"25262728292A2B2C2C2D2E2F303132333334353636373738383939393A3A3A3A",
      INIT_29 => X"11121213131414141515161717181819191A1B1B1C1D1D1E1F20202122232424",
      INIT_2A => X"2526262728292A2B2C2D2D2E2F30313232333434353636373738383838393939",
      INIT_2B => X"11121213131314141515161617171819191A1A1B1C1C1D1E1E1F202121222324",
      INIT_2C => X"242526272728292A2B2C2D2D2E2F303031323333343435353636373737373737",
      INIT_2D => X"1112121213131414151516161717181819191A1B1B1C1D1D1E1F1F2021222323",
      INIT_2E => X"24242526272828292A2B2C2C2D2E2F3030313232333334343535353636363636",
      INIT_2F => X"1111121213131314141515161617171819191A1A1B1C1C1D1E1E1F2021212223",
      INIT_30 => X"2324252526272829292A2B2C2C2D2E2F2F303131323233333334343435353535",
      INIT_31 => X"111112121213131414151516161717181819191A1B1B1C1D1D1E1F1F20212222",
      INIT_32 => X"232324252626272829292A2B2C2C2D2E2E2F3030313132323233333333343434",
      INIT_33 => X"111112121213131414151515161617181819191A1A1B1C1C1D1E1E1F20202122",
      INIT_34 => X"22232324252626272829292A2B2B2C2D2D2E2F2F303031313132323232323232",
      INIT_35 => X"11111112121313131414151516161717181819191A1B1B1C1D1D1E1F1F202121",
      INIT_36 => X"2122232424252626272829292A2B2B2C2C2D2E2E2F2F2F303031313131313131",
      INIT_37 => X"11111112121213131414151516161717181819191A1A1B1C1C1D1D1E1F1F2021",
      INIT_38 => X"212222232424252626272828292A2A2B2C2C2D2D2E2E2E2F2F2F303030303030",
      INIT_39 => X"1011111112121313141414151516161717181819191A1B1B1C1C1D1E1E1F2020",
      INIT_3A => X"20212222232424252626272828292A2A2B2B2C2C2D2D2E2E2E2E2F2F2F2F2F2F",
      INIT_3B => X"1011111112121313131414151516161717181819191A1A1B1B1C1D1D1E1F1F20",
      INIT_3C => X"202121222323242525262627282829292A2A2B2B2C2C2D2D2D2D2E2E2E2E2E2E",
      INIT_3D => X"101011111212121313141414151516161717181819191A1B1B1C1C1D1D1E1F1F",
      INIT_3E => X"20202121222323242525262627272829292A2A2A2B2B2C2C2C2D2D2D2D2D2D2D",
      INIT_3F => X"101011111112121313131414151516161717181819191A1A1B1B1C1C1D1E1E1F",
      INIT_40 => X"1F2020212122232324242526262727282829292A2A2A2B2B2B2C2C2C2C2C2C2C",
      INIT_41 => X"10101111111212121313141414151516161717181819191A1A1B1C1C1D1D1E1E",
      INIT_42 => X"1F1F202021222223232424252626272728282829292A2A2A2A2B2B2B2B2B2B2B",
      INIT_43 => X"10101011111112121313131414151516161717181819191A1A1B1B1C1C1D1D1E",
      INIT_44 => X"1E1F1F2020212222232324242525262627272828282929292A2A2A2A2A2A2A2A",
      INIT_45 => X"1010101111111212121313141414151516161717181819191A1A1B1B1C1C1D1E",
      INIT_46 => X"1E1E1F1F202021222223232424252526262627272828282929292929292A2A2A",
      INIT_47 => X"101010101111121212131313141415151616171717181819191A1A1B1C1C1D1D",
      INIT_48 => X"1D1E1E1F1F202021222223232424242525262627272727282828282929292929",
      INIT_49 => X"0F1010101111111212121313141414151516161717181819191A1A1B1B1C1C1D",
      INIT_4A => X"1D1D1E1E1F1F2020212122222323242425252526262627272727282828282828",
      INIT_4B => X"0F101010111111121212131313141415151616161717181819191A1A1B1B1C1C",
      INIT_4C => X"1C1D1D1E1E1F1F20202121222223232424242525252626262627272727272727",
      INIT_4D => X"0F0F101010111111121213131314141415151616171718181819191A1A1B1B1C",
      INIT_4E => X"1C1D1D1D1E1E1F1F202021212222232323242424252525252626262626262626",
      INIT_4F => X"0F0F101010111111121212131313141415151616161717181819191A1A1B1B1C",
      INIT_50 => X"1C1C1D1D1E1E1E1F1F2020212122222223232324242425252525252526262626",
      INIT_51 => X"0F0F10101010111111121213131314141415151616171717181819191A1A1B1B",
      INIT_52 => X"1B1C1C1D1D1E1E1E1F1F20202121212222222323232424242424252525252525",
      INIT_53 => X"0F0F0F10101011111112121213131314141515151616171718181819191A1A1B",
      INIT_54 => X"1B1B1C1C1D1D1E1E1E1F1F202020212122222222232323232424242424242424",
      INIT_55 => X"0F0F0F1010101011111112121313131414141515161616171718181919191A1A",
      INIT_56 => X"1A1B1B1C1C1D1D1D1E1E1F1F2020202121212222222223232323232323242424",
      INIT_57 => X"0F0F0F0F10101011111112121213131314141515151616171717181819191A1A",
      INIT_58 => X"1A1B1B1B1C1C1D1D1D1E1E1F1F1F202020212121212222222222232323232323",
      INIT_59 => X"0E0F0F0F1010101111111112121313131414141515161616171718181819191A",
      INIT_5A => X"1A1A1B1B1B1C1C1D1D1D1E1E1E1F1F1F20202021212121222222222222222222",
      INIT_5B => X"0E0F0F0F0F101010111111121212131313141414151516161617171818181919",
      INIT_5C => X"191A1A1B1B1B1C1C1D1D1D1E1E1E1F1F1F202020202121212121212122222222",
      INIT_5D => X"0E0E0F0F0F101010111111111212121313141414151515161617171718181919",
      INIT_5E => X"19191A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F20202020202021212121212121",
      INIT_5F => X"0E0E0F0F0F0F1010101111111212121313131414141515161616171717181819",
      INIT_60 => X"1919191A1A1B1B1B1C1C1C1D1D1D1E1E1E1E1F1F1F1F20202020202020202020",
      INIT_61 => X"0E0E0F0F0F0F1010101111111112121213131314141515151616161717181818",
      INIT_62 => X"181919191A1A1B1B1B1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F1F1F202020202020",
      INIT_63 => X"0E0E0E0F0F0F0F10101011111112121213131314141415151516161617171818",
      INIT_64 => X"18181919191A1A1A1B1B1B1C1C1C1D1D1D1D1E1E1E1E1E1F1F1F1F1F1F1F1F1F",
      INIT_65 => X"0E0E0E0F0F0F0F10101010111111121212131313141414151515161617171718",
      INIT_66 => X"1818181919191A1A1A1B1B1B1C1C1C1C1D1D1D1D1E1E1E1E1E1E1E1F1F1F1F1F",
      INIT_67 => X"0E0E0E0E0F0F0F0F101010111111121212121313131414141515161616171717",
      INIT_68 => X"171818181919191A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1D1E1E1E1E1E1E1E1E1E",
      INIT_69 => X"0E0E0E0E0F0F0F0F101010101111111212121313131414141515151616161717",
      INIT_6A => X"17171818181919191A1A1A1A1B1B1B1C1C1C1C1C1D1D1D1D1D1D1D1E1E1E1E1E",
      INIT_6B => X"0D0E0E0E0E0F0F0F0F1010101111111112121213131314141415151516161617",
      INIT_6C => X"1717171818181919191A1A1A1A1B1B1B1B1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D",
      INIT_6D => X"0D0E0E0E0E0F0F0F0F1010101011111112121213131313141414151515161616",
      INIT_6E => X"16171717181818191919191A1A1A1A1B1B1B1B1C1C1C1C1C1C1C1C1D1D1D1D1D",
      INIT_6F => X"0D0D0E0E0E0E0F0F0F0F10101011111111121212131313141414141515151616",
      INIT_70 => X"1616171717181818181919191A1A1A1A1A1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C",
      INIT_71 => X"0D0D0E0E0E0E0F0F0F0F10101010111111121212121313131414141515151516",
      INIT_72 => X"16161617171718181818191919191A1A1A1A1A1B1B1B1B1B1B1B1C1C1C1C1C1C",
      INIT_73 => X"0D0D0D0E0E0E0E0F0F0F0F101010101111111212121213131314141415151516",
      INIT_74 => X"161616161717171818181819191919191A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B",
      INIT_75 => X"0D0D0D0E0E0E0E0F0F0F0F101010101111111112121213131313141414151515",
      INIT_76 => X"1516161616171717171818181819191919191A1A1A1A1A1A1A1B1B1B1B1B1B1B",
      INIT_77 => X"0D0D0D0D0E0E0E0E0F0F0F0F1010101011111112121212131313141414141515",
      INIT_78 => X"15151616161617171717181818181819191919191A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_79 => X"0D0D0D0D0E0E0E0E0E0F0F0F0F10101011111111121212121313131414141415",
      INIT_7A => X"1515151516161617171717171818181818191919191919191A1A1A1A1A1A1A1A",
      INIT_7B => X"0D0D0D0D0D0E0E0E0E0F0F0F0F10101010111111111212121213131314141414",
      INIT_7C => X"141515151516161616171717171818181818181919191919191919191919191A",
      INIT_7D => X"0C0D0D0D0D0E0E0E0E0E0F0F0F0F101010101111111112121213131313141414",
      INIT_7E => X"1414151515151616161617171717171818181818181819191919191919191919",
      INIT_7F => X"0C0D0D0D0D0D0E0E0E0E0F0F0F0F101010101111111112121212131313131414",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_2_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(15 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_2 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_2 : entity is "rom_lut_muon_inv_dr_sq_2,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_2 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_2;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_2_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
