	component Kvazaar_QSYS is
		port (
			acc_config_channel_vz                       : in    std_logic                     := 'X';             -- vz
			acc_config_channel_data                     : out   std_logic_vector(31 downto 0);                    -- data
			acc_config_channel_lz                       : out   std_logic;                                        -- lz
			axi_dma_orig_block_channel_data_export      : out   std_logic_vector(31 downto 0);                    -- export
			axi_dma_orig_block_channel_lz_export        : out   std_logic;                                        -- export
			axi_dma_orig_block_channel_vz_export        : in    std_logic                     := 'X';             -- export
			axi_dma_orig_block_clear_fifo_export        : in    std_logic                     := 'X';             -- export
			axi_dma_unfiltered1_channel_data_export     : out   std_logic_vector(15 downto 0);                    -- export
			axi_dma_unfiltered1_channel_lz_export       : out   std_logic;                                        -- export
			axi_dma_unfiltered1_channel_vz_export       : in    std_logic                     := 'X';             -- export
			axi_dma_unfiltered1_clear_fifo_export       : in    std_logic                     := 'X';             -- export
			axi_dma_unfiltered2_channel_data_export     : out   std_logic_vector(15 downto 0);                    -- export
			axi_dma_unfiltered2_channel_lz_export       : out   std_logic;                                        -- export
			axi_dma_unfiltered2_channel_vz_export       : in    std_logic                     := 'X';             -- export
			axi_dma_unfiltered2_clear_fifo_export       : in    std_logic                     := 'X';             -- export
			camera_control_oc_s2_address                : in    std_logic_vector(5 downto 0)  := (others => 'X'); -- address
			camera_control_oc_s2_chipselect             : in    std_logic                     := 'X';             -- chipselect
			camera_control_oc_s2_clken                  : in    std_logic                     := 'X';             -- clken
			camera_control_oc_s2_write                  : in    std_logic                     := 'X';             -- write
			camera_control_oc_s2_readdata               : out   std_logic_vector(15 downto 0);                    -- readdata
			camera_control_oc_s2_writedata              : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			camera_control_oc_s2_byteenable             : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- byteenable
			clk_clk                                     : in    std_logic                     := 'X';             -- clk
			configure_camera_external_connection_export : out   std_logic;                                        -- export
			dma_yuv_fifo_clk_clk                        : in    std_logic                     := 'X';             -- clk
			dma_yuv_yuv_input_u_data_in_z               : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- u_data_in_z
			dma_yuv_yuv_input_v_data_in_lz              : out   std_logic;                                        -- v_data_in_lz
			dma_yuv_yuv_input_v_data_in_vz              : in    std_logic                     := 'X';             -- v_data_in_vz
			dma_yuv_yuv_input_v_data_in_z               : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- v_data_in_z
			dma_yuv_yuv_input_y_data_in_vz              : in    std_logic                     := 'X';             -- y_data_in_vz
			dma_yuv_yuv_input_y_data_in_z               : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- y_data_in_z
			dma_yuv_yuv_input_y_data_in_lz              : out   std_logic;                                        -- y_data_in_lz
			dma_yuv_yuv_input_clear_dma_and_fifo        : in    std_logic                     := 'X';             -- clear_dma_and_fifo
			dma_yuv_yuv_input_u_data_in_vz              : in    std_logic                     := 'X';             -- u_data_in_vz
			dma_yuv_yuv_input_u_data_in_lz              : out   std_logic;                                        -- u_data_in_lz
			hps_0_f2h_cold_reset_req_reset_n            : in    std_logic                     := 'X';             -- reset_n
			hps_0_f2h_debug_reset_req_reset_n           : in    std_logic                     := 'X';             -- reset_n
			hps_0_f2h_sdram0_data_araddr                : in    std_logic_vector(31 downto 0) := (others => 'X'); -- araddr
			hps_0_f2h_sdram0_data_arlen                 : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- arlen
			hps_0_f2h_sdram0_data_arid                  : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- arid
			hps_0_f2h_sdram0_data_arsize                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- arsize
			hps_0_f2h_sdram0_data_arburst               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- arburst
			hps_0_f2h_sdram0_data_arlock                : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- arlock
			hps_0_f2h_sdram0_data_arprot                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- arprot
			hps_0_f2h_sdram0_data_arvalid               : in    std_logic                     := 'X';             -- arvalid
			hps_0_f2h_sdram0_data_arcache               : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- arcache
			hps_0_f2h_sdram0_data_awaddr                : in    std_logic_vector(31 downto 0) := (others => 'X'); -- awaddr
			hps_0_f2h_sdram0_data_awlen                 : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- awlen
			hps_0_f2h_sdram0_data_awid                  : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- awid
			hps_0_f2h_sdram0_data_awsize                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- awsize
			hps_0_f2h_sdram0_data_awburst               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- awburst
			hps_0_f2h_sdram0_data_awlock                : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- awlock
			hps_0_f2h_sdram0_data_awprot                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- awprot
			hps_0_f2h_sdram0_data_awvalid               : in    std_logic                     := 'X';             -- awvalid
			hps_0_f2h_sdram0_data_awcache               : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- awcache
			hps_0_f2h_sdram0_data_bresp                 : out   std_logic_vector(1 downto 0);                     -- bresp
			hps_0_f2h_sdram0_data_bid                   : out   std_logic_vector(7 downto 0);                     -- bid
			hps_0_f2h_sdram0_data_bvalid                : out   std_logic;                                        -- bvalid
			hps_0_f2h_sdram0_data_bready                : in    std_logic                     := 'X';             -- bready
			hps_0_f2h_sdram0_data_arready               : out   std_logic;                                        -- arready
			hps_0_f2h_sdram0_data_awready               : out   std_logic;                                        -- awready
			hps_0_f2h_sdram0_data_rready                : in    std_logic                     := 'X';             -- rready
			hps_0_f2h_sdram0_data_rdata                 : out   std_logic_vector(63 downto 0);                    -- rdata
			hps_0_f2h_sdram0_data_rresp                 : out   std_logic_vector(1 downto 0);                     -- rresp
			hps_0_f2h_sdram0_data_rlast                 : out   std_logic;                                        -- rlast
			hps_0_f2h_sdram0_data_rid                   : out   std_logic_vector(7 downto 0);                     -- rid
			hps_0_f2h_sdram0_data_rvalid                : out   std_logic;                                        -- rvalid
			hps_0_f2h_sdram0_data_wlast                 : in    std_logic                     := 'X';             -- wlast
			hps_0_f2h_sdram0_data_wvalid                : in    std_logic                     := 'X';             -- wvalid
			hps_0_f2h_sdram0_data_wdata                 : in    std_logic_vector(63 downto 0) := (others => 'X'); -- wdata
			hps_0_f2h_sdram0_data_wstrb                 : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- wstrb
			hps_0_f2h_sdram0_data_wready                : out   std_logic;                                        -- wready
			hps_0_f2h_sdram0_data_wid                   : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- wid
			hps_0_f2h_sdram1_data_araddr                : in    std_logic_vector(31 downto 0) := (others => 'X'); -- araddr
			hps_0_f2h_sdram1_data_arlen                 : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- arlen
			hps_0_f2h_sdram1_data_arid                  : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- arid
			hps_0_f2h_sdram1_data_arsize                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- arsize
			hps_0_f2h_sdram1_data_arburst               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- arburst
			hps_0_f2h_sdram1_data_arlock                : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- arlock
			hps_0_f2h_sdram1_data_arprot                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- arprot
			hps_0_f2h_sdram1_data_arvalid               : in    std_logic                     := 'X';             -- arvalid
			hps_0_f2h_sdram1_data_arcache               : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- arcache
			hps_0_f2h_sdram1_data_awaddr                : in    std_logic_vector(31 downto 0) := (others => 'X'); -- awaddr
			hps_0_f2h_sdram1_data_awlen                 : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- awlen
			hps_0_f2h_sdram1_data_awid                  : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- awid
			hps_0_f2h_sdram1_data_awsize                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- awsize
			hps_0_f2h_sdram1_data_awburst               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- awburst
			hps_0_f2h_sdram1_data_awlock                : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- awlock
			hps_0_f2h_sdram1_data_awprot                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- awprot
			hps_0_f2h_sdram1_data_awvalid               : in    std_logic                     := 'X';             -- awvalid
			hps_0_f2h_sdram1_data_awcache               : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- awcache
			hps_0_f2h_sdram1_data_bresp                 : out   std_logic_vector(1 downto 0);                     -- bresp
			hps_0_f2h_sdram1_data_bid                   : out   std_logic_vector(7 downto 0);                     -- bid
			hps_0_f2h_sdram1_data_bvalid                : out   std_logic;                                        -- bvalid
			hps_0_f2h_sdram1_data_bready                : in    std_logic                     := 'X';             -- bready
			hps_0_f2h_sdram1_data_arready               : out   std_logic;                                        -- arready
			hps_0_f2h_sdram1_data_awready               : out   std_logic;                                        -- awready
			hps_0_f2h_sdram1_data_rready                : in    std_logic                     := 'X';             -- rready
			hps_0_f2h_sdram1_data_rdata                 : out   std_logic_vector(63 downto 0);                    -- rdata
			hps_0_f2h_sdram1_data_rresp                 : out   std_logic_vector(1 downto 0);                     -- rresp
			hps_0_f2h_sdram1_data_rlast                 : out   std_logic;                                        -- rlast
			hps_0_f2h_sdram1_data_rid                   : out   std_logic_vector(7 downto 0);                     -- rid
			hps_0_f2h_sdram1_data_rvalid                : out   std_logic;                                        -- rvalid
			hps_0_f2h_sdram1_data_wlast                 : in    std_logic                     := 'X';             -- wlast
			hps_0_f2h_sdram1_data_wvalid                : in    std_logic                     := 'X';             -- wvalid
			hps_0_f2h_sdram1_data_wdata                 : in    std_logic_vector(63 downto 0) := (others => 'X'); -- wdata
			hps_0_f2h_sdram1_data_wstrb                 : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- wstrb
			hps_0_f2h_sdram1_data_wready                : out   std_logic;                                        -- wready
			hps_0_f2h_sdram1_data_wid                   : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- wid
			hps_0_f2h_sdram2_data_araddr                : in    std_logic_vector(31 downto 0) := (others => 'X'); -- araddr
			hps_0_f2h_sdram2_data_arlen                 : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- arlen
			hps_0_f2h_sdram2_data_arid                  : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- arid
			hps_0_f2h_sdram2_data_arsize                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- arsize
			hps_0_f2h_sdram2_data_arburst               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- arburst
			hps_0_f2h_sdram2_data_arlock                : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- arlock
			hps_0_f2h_sdram2_data_arprot                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- arprot
			hps_0_f2h_sdram2_data_arvalid               : in    std_logic                     := 'X';             -- arvalid
			hps_0_f2h_sdram2_data_arcache               : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- arcache
			hps_0_f2h_sdram2_data_awaddr                : in    std_logic_vector(31 downto 0) := (others => 'X'); -- awaddr
			hps_0_f2h_sdram2_data_awlen                 : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- awlen
			hps_0_f2h_sdram2_data_awid                  : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- awid
			hps_0_f2h_sdram2_data_awsize                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- awsize
			hps_0_f2h_sdram2_data_awburst               : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- awburst
			hps_0_f2h_sdram2_data_awlock                : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- awlock
			hps_0_f2h_sdram2_data_awprot                : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- awprot
			hps_0_f2h_sdram2_data_awvalid               : in    std_logic                     := 'X';             -- awvalid
			hps_0_f2h_sdram2_data_awcache               : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- awcache
			hps_0_f2h_sdram2_data_bresp                 : out   std_logic_vector(1 downto 0);                     -- bresp
			hps_0_f2h_sdram2_data_bid                   : out   std_logic_vector(7 downto 0);                     -- bid
			hps_0_f2h_sdram2_data_bvalid                : out   std_logic;                                        -- bvalid
			hps_0_f2h_sdram2_data_bready                : in    std_logic                     := 'X';             -- bready
			hps_0_f2h_sdram2_data_arready               : out   std_logic;                                        -- arready
			hps_0_f2h_sdram2_data_awready               : out   std_logic;                                        -- awready
			hps_0_f2h_sdram2_data_rready                : in    std_logic                     := 'X';             -- rready
			hps_0_f2h_sdram2_data_rdata                 : out   std_logic_vector(63 downto 0);                    -- rdata
			hps_0_f2h_sdram2_data_rresp                 : out   std_logic_vector(1 downto 0);                     -- rresp
			hps_0_f2h_sdram2_data_rlast                 : out   std_logic;                                        -- rlast
			hps_0_f2h_sdram2_data_rid                   : out   std_logic_vector(7 downto 0);                     -- rid
			hps_0_f2h_sdram2_data_rvalid                : out   std_logic;                                        -- rvalid
			hps_0_f2h_sdram2_data_wlast                 : in    std_logic                     := 'X';             -- wlast
			hps_0_f2h_sdram2_data_wvalid                : in    std_logic                     := 'X';             -- wvalid
			hps_0_f2h_sdram2_data_wdata                 : in    std_logic_vector(63 downto 0) := (others => 'X'); -- wdata
			hps_0_f2h_sdram2_data_wstrb                 : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- wstrb
			hps_0_f2h_sdram2_data_wready                : out   std_logic;                                        -- wready
			hps_0_f2h_sdram2_data_wid                   : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- wid
			hps_0_f2h_stm_hw_events_stm_hwevents        : in    std_logic_vector(27 downto 0) := (others => 'X'); -- stm_hwevents
			hps_0_f2h_warm_reset_req_reset_n            : in    std_logic                     := 'X';             -- reset_n
			hps_0_h2f_reset_reset_n                     : out   std_logic;                                        -- reset_n
			hps_0_hps_io_hps_io_emac1_inst_TX_CLK       : out   std_logic;                                        -- hps_io_emac1_inst_TX_CLK
			hps_0_hps_io_hps_io_emac1_inst_TXD0         : out   std_logic;                                        -- hps_io_emac1_inst_TXD0
			hps_0_hps_io_hps_io_emac1_inst_TXD1         : out   std_logic;                                        -- hps_io_emac1_inst_TXD1
			hps_0_hps_io_hps_io_emac1_inst_TXD2         : out   std_logic;                                        -- hps_io_emac1_inst_TXD2
			hps_0_hps_io_hps_io_emac1_inst_TXD3         : out   std_logic;                                        -- hps_io_emac1_inst_TXD3
			hps_0_hps_io_hps_io_emac1_inst_RXD0         : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD0
			hps_0_hps_io_hps_io_emac1_inst_MDIO         : inout std_logic                     := 'X';             -- hps_io_emac1_inst_MDIO
			hps_0_hps_io_hps_io_emac1_inst_MDC          : out   std_logic;                                        -- hps_io_emac1_inst_MDC
			hps_0_hps_io_hps_io_emac1_inst_RX_CTL       : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RX_CTL
			hps_0_hps_io_hps_io_emac1_inst_TX_CTL       : out   std_logic;                                        -- hps_io_emac1_inst_TX_CTL
			hps_0_hps_io_hps_io_emac1_inst_RX_CLK       : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RX_CLK
			hps_0_hps_io_hps_io_emac1_inst_RXD1         : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD1
			hps_0_hps_io_hps_io_emac1_inst_RXD2         : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD2
			hps_0_hps_io_hps_io_emac1_inst_RXD3         : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD3
			hps_0_hps_io_hps_io_qspi_inst_IO0           : inout std_logic                     := 'X';             -- hps_io_qspi_inst_IO0
			hps_0_hps_io_hps_io_qspi_inst_IO1           : inout std_logic                     := 'X';             -- hps_io_qspi_inst_IO1
			hps_0_hps_io_hps_io_qspi_inst_IO2           : inout std_logic                     := 'X';             -- hps_io_qspi_inst_IO2
			hps_0_hps_io_hps_io_qspi_inst_IO3           : inout std_logic                     := 'X';             -- hps_io_qspi_inst_IO3
			hps_0_hps_io_hps_io_qspi_inst_SS0           : out   std_logic;                                        -- hps_io_qspi_inst_SS0
			hps_0_hps_io_hps_io_qspi_inst_CLK           : out   std_logic;                                        -- hps_io_qspi_inst_CLK
			hps_0_hps_io_hps_io_sdio_inst_CMD           : inout std_logic                     := 'X';             -- hps_io_sdio_inst_CMD
			hps_0_hps_io_hps_io_sdio_inst_D0            : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D0
			hps_0_hps_io_hps_io_sdio_inst_D1            : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D1
			hps_0_hps_io_hps_io_sdio_inst_CLK           : out   std_logic;                                        -- hps_io_sdio_inst_CLK
			hps_0_hps_io_hps_io_sdio_inst_D2            : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D2
			hps_0_hps_io_hps_io_sdio_inst_D3            : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D3
			hps_0_hps_io_hps_io_usb1_inst_D0            : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D0
			hps_0_hps_io_hps_io_usb1_inst_D1            : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D1
			hps_0_hps_io_hps_io_usb1_inst_D2            : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D2
			hps_0_hps_io_hps_io_usb1_inst_D3            : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D3
			hps_0_hps_io_hps_io_usb1_inst_D4            : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D4
			hps_0_hps_io_hps_io_usb1_inst_D5            : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D5
			hps_0_hps_io_hps_io_usb1_inst_D6            : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D6
			hps_0_hps_io_hps_io_usb1_inst_D7            : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D7
			hps_0_hps_io_hps_io_usb1_inst_CLK           : in    std_logic                     := 'X';             -- hps_io_usb1_inst_CLK
			hps_0_hps_io_hps_io_usb1_inst_STP           : out   std_logic;                                        -- hps_io_usb1_inst_STP
			hps_0_hps_io_hps_io_usb1_inst_DIR           : in    std_logic                     := 'X';             -- hps_io_usb1_inst_DIR
			hps_0_hps_io_hps_io_usb1_inst_NXT           : in    std_logic                     := 'X';             -- hps_io_usb1_inst_NXT
			hps_0_hps_io_hps_io_spim0_inst_CLK          : out   std_logic;                                        -- hps_io_spim0_inst_CLK
			hps_0_hps_io_hps_io_spim0_inst_MOSI         : out   std_logic;                                        -- hps_io_spim0_inst_MOSI
			hps_0_hps_io_hps_io_spim0_inst_MISO         : in    std_logic                     := 'X';             -- hps_io_spim0_inst_MISO
			hps_0_hps_io_hps_io_spim0_inst_SS0          : out   std_logic;                                        -- hps_io_spim0_inst_SS0
			hps_0_hps_io_hps_io_uart0_inst_RX           : in    std_logic                     := 'X';             -- hps_io_uart0_inst_RX
			hps_0_hps_io_hps_io_uart0_inst_TX           : out   std_logic;                                        -- hps_io_uart0_inst_TX
			hps_0_hps_io_hps_io_i2c0_inst_SDA           : inout std_logic                     := 'X';             -- hps_io_i2c0_inst_SDA
			hps_0_hps_io_hps_io_i2c0_inst_SCL           : inout std_logic                     := 'X';             -- hps_io_i2c0_inst_SCL
			hps_0_hps_io_hps_io_can0_inst_RX            : in    std_logic                     := 'X';             -- hps_io_can0_inst_RX
			hps_0_hps_io_hps_io_can0_inst_TX            : out   std_logic;                                        -- hps_io_can0_inst_TX
			hps_0_hps_io_hps_io_trace_inst_CLK          : out   std_logic;                                        -- hps_io_trace_inst_CLK
			hps_0_hps_io_hps_io_trace_inst_D0           : out   std_logic;                                        -- hps_io_trace_inst_D0
			hps_0_hps_io_hps_io_trace_inst_D1           : out   std_logic;                                        -- hps_io_trace_inst_D1
			hps_0_hps_io_hps_io_trace_inst_D2           : out   std_logic;                                        -- hps_io_trace_inst_D2
			hps_0_hps_io_hps_io_trace_inst_D3           : out   std_logic;                                        -- hps_io_trace_inst_D3
			hps_0_hps_io_hps_io_trace_inst_D4           : out   std_logic;                                        -- hps_io_trace_inst_D4
			hps_0_hps_io_hps_io_trace_inst_D5           : out   std_logic;                                        -- hps_io_trace_inst_D5
			hps_0_hps_io_hps_io_trace_inst_D6           : out   std_logic;                                        -- hps_io_trace_inst_D6
			hps_0_hps_io_hps_io_trace_inst_D7           : out   std_logic;                                        -- hps_io_trace_inst_D7
			hps_0_hps_io_hps_io_gpio_inst_GPIO09        : inout std_logic                     := 'X';             -- hps_io_gpio_inst_GPIO09
			hps_0_hps_io_hps_io_gpio_inst_GPIO35        : inout std_logic                     := 'X';             -- hps_io_gpio_inst_GPIO35
			hps_0_hps_io_hps_io_gpio_inst_GPIO41        : inout std_logic                     := 'X';             -- hps_io_gpio_inst_GPIO41
			hps_0_hps_io_hps_io_gpio_inst_GPIO42        : inout std_logic                     := 'X';             -- hps_io_gpio_inst_GPIO42
			hps_0_hps_io_hps_io_gpio_inst_GPIO43        : inout std_logic                     := 'X';             -- hps_io_gpio_inst_GPIO43
			hps_0_hps_io_hps_io_gpio_inst_GPIO44        : inout std_logic                     := 'X';             -- hps_io_gpio_inst_GPIO44
			lambda_loaded_external_connection_export    : in    std_logic                     := 'X';             -- export
			lcu_loaded_external_connection_export       : in    std_logic                     := 'X';             -- export
			memory_mem_a                                : out   std_logic_vector(14 downto 0);                    -- mem_a
			memory_mem_ba                               : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck                               : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n                             : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke                              : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n                             : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n                            : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n                            : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n                             : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n                          : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq                               : inout std_logic_vector(39 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs                              : inout std_logic_vector(4 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                            : inout std_logic_vector(4 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                              : out   std_logic;                                        -- mem_odt
			memory_mem_dm                               : out   std_logic_vector(4 downto 0);                     -- mem_dm
			memory_oct_rzqin                            : in    std_logic                     := 'X';             -- oct_rzqin
			reset_reset_n                               : in    std_logic                     := 'X';             -- reset_n
			result_ready_external_connection_export     : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			sad_result_high_external_connection_export  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			sad_result_low_external_connection_export   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			yuv_ctrl_external_connection_export         : out   std_logic_vector(3 downto 0);                     -- export
			yuv_status_external_connection_export       : in    std_logic                     := 'X'              -- export
		);
	end component Kvazaar_QSYS;

