block/SYSCON:
  items:
  - name: REMAP
    byte_offset: 512
    fieldset: regs::REMAP
  - name: AHBMATPRIO
    byte_offset: 528
    fieldset: regs::AHBMATPRIO
  - name: CPU0NSTCKCAL
    byte_offset: 572
    fieldset: regs::CPU0NSTCKCAL
  - name: NMISRC
    byte_offset: 584
    fieldset: regs::NMISRC
  - name: PROTLVL
    byte_offset: 588
    fieldset: regs::PROTLVL
  - name: SLOWCLKDIV
    byte_offset: 888
    fieldset: regs::SLOWCLKDIV
  - name: BUSCLKDIV
    byte_offset: 892
    fieldset: regs::BUSCLKDIV
  - name: AHBCLKDIV
    byte_offset: 896
    fieldset: regs::AHBCLKDIV
  - name: FROHFDIV
    byte_offset: 904
    fieldset: regs::FROHFDIV
  - name: FROLFDIV
    byte_offset: 908
    fieldset: regs::FROLFDIV
  - name: PLL1CLKDIV
    byte_offset: 996
    fieldset: regs::PLL1CLKDIV
  - name: CLKUNLOCK
    byte_offset: 1020
    fieldset: regs::CLKUNLOCK
  - name: NVM_CTRL
    byte_offset: 1024
    fieldset: regs::NVM_CTRL
  - name: SMARTDMAINT
    byte_offset: 1044
    fieldset: regs::SMARTDMAINT
  - name: RAM_INTERLEAVE
    byte_offset: 1136
    fieldset: regs::RAM_INTERLEAVE
  - name: CPUSTAT
    byte_offset: 2060
    fieldset: regs::CPUSTAT
  - name: LPCAC_CTRL
    byte_offset: 2084
    fieldset: regs::LPCAC_CTRL
  - name: PWM0SUBCTL
    byte_offset: 2360
    fieldset: regs::PWM0SUBCTL
  - name: PWM1SUBCTL
    byte_offset: 2364
    fieldset: regs::PWM1SUBCTL
  - name: CTIMERGLOBALSTARTEN
    byte_offset: 2368
    fieldset: regs::CTIMERGLOBALSTARTEN
  - name: RAM_CTRL
    byte_offset: 2372
    fieldset: regs::RAM_CTRL
  - name: GRAY_CODE_LSB
    byte_offset: 2912
  - name: GRAY_CODE_MSB
    byte_offset: 2916
    fieldset: regs::GRAY_CODE_MSB
  - name: BINARY_CODE_LSB
    byte_offset: 2920
  - name: BINARY_CODE_MSB
    byte_offset: 2924
    fieldset: regs::BINARY_CODE_MSB
  - name: ELS_UDF
    byte_offset: 3600
    fieldset: regs::ELS_UDF
  - name: MSFCFG
    byte_offset: 3612
    fieldset: regs::MSFCFG
  - name: ELS_UID
    array:
      len: 4
      stride: 4
    byte_offset: 3616
  - name: ROP_STATE
    byte_offset: 3644
  - name: SRAM_XEN
    byte_offset: 3672
    fieldset: regs::SRAM_XEN
  - name: SRAM_XEN_DP
    byte_offset: 3676
    fieldset: regs::SRAM_XEN_DP
  - name: ELS_OTP_LC_STATE
    byte_offset: 3712
    fieldset: regs::ELS_OTP_LC_STATE
  - name: ELS_OTP_LC_STATE_DP
    byte_offset: 3716
    fieldset: regs::ELS_OTP_LC_STATE_DP
  - name: DEBUG_LOCK_EN
    byte_offset: 4000
    fieldset: regs::DEBUG_LOCK_EN
  - name: DEBUG_FEATURES
    byte_offset: 4004
    fieldset: regs::DEBUG_FEATURES
  - name: DEBUG_FEATURES_DP
    byte_offset: 4008
    fieldset: regs::DEBUG_FEATURES_DP
  - name: SWD_ACCESS_CPU0
    byte_offset: 4020
  - name: DEBUG_AUTH_BEACON
    byte_offset: 4032
  - name: JTAG_ID
    byte_offset: 4080
  - name: DEVICE_TYPE
    byte_offset: 4084
    fieldset: regs::DEVICE_TYPE
  - name: DEVICE_ID0
    byte_offset: 4088
    fieldset: regs::DEVICE_ID0
  - name: DIEID
    byte_offset: 4092
    fieldset: regs::DIEID
fieldset/regs::AHBCLKDIV:
  description: System Clock Divider
  fields:
  - name: DIV
    bit_offset: 0
    bit_size: 8
  - name: UNSTAB
    bit_offset: 31
    bit_size: 1
fieldset/regs::AHBMATPRIO:
  description: AHB Matrix Priority Control
  fields:
  - name: CPU0_CBUS
    bit_offset: 0
    bit_size: 2
  - name: CPU0_SBUS
    bit_offset: 2
    bit_size: 2
  - name: CPU1_CBUS_SmartDMA_I
    bit_offset: 4
    bit_size: 2
  - name: CPU1_SBUS_SmartDMA_D
    bit_offset: 6
    bit_size: 2
  - name: DMA0
    bit_offset: 8
    bit_size: 2
  - name: PKC_ELS
    bit_offset: 12
    bit_size: 2
  - name: USB_FS_ENET
    bit_offset: 24
    bit_size: 2
fieldset/regs::BINARY_CODE_MSB:
  description: Gray to Binary Converter Binary Code [41:32]
  fields:
  - name: code_bin_41_32
    bit_offset: 0
    bit_size: 10
fieldset/regs::BUSCLKDIV:
  description: BUS_CLK Clock Divider
  fields:
  - name: DIV
    bit_offset: 0
    bit_size: 8
  - name: RESET
    bit_offset: 29
    bit_size: 1
  - name: HALT
    bit_offset: 30
    bit_size: 1
  - name: UNSTAB
    bit_offset: 31
    bit_size: 1
fieldset/regs::CLKUNLOCK:
  description: Clock Configuration Unlock
  fields:
  - name: UNLOCK
    bit_offset: 0
    bit_size: 1
fieldset/regs::CPU0NSTCKCAL:
  description: Non-Secure CPU0 System Tick Calibration
  fields:
  - name: TENMS
    bit_offset: 0
    bit_size: 24
  - name: SKEW
    bit_offset: 24
    bit_size: 1
  - name: NOREF
    bit_offset: 25
    bit_size: 1
fieldset/regs::CPUSTAT:
  description: CPU Status
  fields:
  - name: CPU0SLEEPING
    bit_offset: 0
    bit_size: 1
  - name: CPU0LOCKUP
    bit_offset: 2
    bit_size: 1
fieldset/regs::CTIMERGLOBALSTARTEN:
  description: CTIMER Global Start Enable
  fields:
  - name: CTIMER0_CLK_EN
    bit_offset: 0
    bit_size: 1
  - name: CTIMER1_CLK_EN
    bit_offset: 1
    bit_size: 1
  - name: CTIMER2_CLK_EN
    bit_offset: 2
    bit_size: 1
  - name: CTIMER3_CLK_EN
    bit_offset: 3
    bit_size: 1
  - name: CTIMER4_CLK_EN
    bit_offset: 4
    bit_size: 1
fieldset/regs::DEBUG_FEATURES:
  description: Cortex Debug Features Control
  fields:
  - name: CPU0_DBGEN
    bit_offset: 0
    bit_size: 2
  - name: CPU0_NIDEN
    bit_offset: 2
    bit_size: 2
fieldset/regs::DEBUG_FEATURES_DP:
  description: Cortex Debug Features Control (Duplicate)
  fields:
  - name: CPU0_DBGEN
    bit_offset: 0
    bit_size: 2
  - name: CPU0_NIDEN
    bit_offset: 2
    bit_size: 2
fieldset/regs::DEBUG_LOCK_EN:
  description: Control Write Access to Security
  fields:
  - name: LOCK_ALL
    bit_offset: 0
    bit_size: 4
fieldset/regs::DEVICE_ID0:
  description: Device ID
  fields:
  - name: RAM_SIZE
    bit_offset: 0
    bit_size: 4
  - name: FLASH_SIZE
    bit_offset: 4
    bit_size: 4
  - name: ROM_REV_MINOR
    bit_offset: 20
    bit_size: 4
  - name: SECURITY
    bit_offset: 24
    bit_size: 4
fieldset/regs::DEVICE_TYPE:
  description: Device Type
  fields:
  - name: DEVICE_TYPE_NUM
    bit_offset: 0
    bit_size: 16
  - name: DEVICE_TYPE_SEC
    bit_offset: 16
    bit_size: 1
  - name: DEVICE_TYPE_PKG
    bit_offset: 20
    bit_size: 4
  - name: DEVICE_TYPE_PIN
    bit_offset: 24
    bit_size: 8
fieldset/regs::DIEID:
  description: Chip Revision ID and Number
  fields:
  - name: MINOR_REVISION
    bit_offset: 0
    bit_size: 4
  - name: MAJOR_REVISION
    bit_offset: 4
    bit_size: 4
  - name: MCO_NUM_IN_DIE_ID
    bit_offset: 8
    bit_size: 20
fieldset/regs::ELS_OTP_LC_STATE:
  description: Life Cycle State Register
  fields:
  - name: OTP_LC_STATE
    bit_offset: 0
    bit_size: 8
fieldset/regs::ELS_OTP_LC_STATE_DP:
  description: Life Cycle State Register (Duplicate)
  fields:
  - name: OTP_LC_STATE_DP
    bit_offset: 0
    bit_size: 8
fieldset/regs::ELS_UDF:
  description: UDF Control
  fields:
  - name: KEY_SEL
    bit_offset: 0
    bit_size: 2
  - name: UID_HIDDEN
    bit_offset: 24
    bit_size: 4
  - name: UDF_HIDDEN
    bit_offset: 28
    bit_size: 4
fieldset/regs::ELS_UID:
  description: Device UID 0..Device UID 3
  fields:
  - name: UID0
    bit_offset: 0
    bit_size: 32
  - name: UID1
    bit_offset: 0
    bit_size: 32
  - name: UID2
    bit_offset: 0
    bit_size: 32
  - name: UID3
    bit_offset: 0
    bit_size: 32
fieldset/regs::FROHFDIV:
  description: FRO_HF_DIV Clock Divider
  fields:
  - name: DIV
    bit_offset: 0
    bit_size: 8
  - name: RESET
    bit_offset: 29
    bit_size: 1
  - name: HALT
    bit_offset: 30
    bit_size: 1
  - name: UNSTAB
    bit_offset: 31
    bit_size: 1
fieldset/regs::FROLFDIV:
  description: FRO_LF_DIV Clock Divider
  fields:
  - name: DIV
    bit_offset: 0
    bit_size: 8
  - name: RESET
    bit_offset: 29
    bit_size: 1
  - name: HALT
    bit_offset: 30
    bit_size: 1
  - name: UNSTAB
    bit_offset: 31
    bit_size: 1
fieldset/regs::GRAY_CODE_MSB:
  description: Gray to Binary Converter Gray Code [41:32]
  fields:
  - name: code_gray_41_32
    bit_offset: 0
    bit_size: 10
fieldset/regs::LPCAC_CTRL:
  description: LPCAC Control
  fields:
  - name: DIS_LPCAC
    bit_offset: 0
    bit_size: 1
  - name: CLR_LPCAC
    bit_offset: 1
    bit_size: 1
  - name: FRC_NO_ALLOC
    bit_offset: 2
    bit_size: 1
  - name: DIS_LPCAC_WTBF
    bit_offset: 4
    bit_size: 1
  - name: LIM_LPCAC_WTBF
    bit_offset: 5
    bit_size: 1
  - name: LPCAC_XOM
    bit_offset: 7
    bit_size: 1
  - name: LPCAC_MEM_REQ
    bit_offset: 8
    bit_size: 1
fieldset/regs::MSFCFG:
  description: MSF Configuration
  fields:
  - name: IFR_ERASE_DIS0
    bit_offset: 0
    bit_size: 1
  - name: IFR_ERASE_DIS1
    bit_offset: 1
    bit_size: 1
  - name: IFR_ERASE_DIS2
    bit_offset: 2
    bit_size: 1
  - name: IFR_ERASE_DIS3
    bit_offset: 3
    bit_size: 1
  - name: MASS_ERASE_DIS
    bit_offset: 8
    bit_size: 1
fieldset/regs::NMISRC:
  description: NMI Source Select
  fields:
  - name: IRQCPU0
    bit_offset: 0
    bit_size: 8
  - name: NMIENCPU0
    bit_offset: 31
    bit_size: 1
fieldset/regs::NVM_CTRL:
  description: NVM Control
  fields:
  - name: DIS_FLASH_SPEC
    bit_offset: 0
    bit_size: 1
  - name: DIS_DATA_SPEC
    bit_offset: 1
    bit_size: 1
  - name: FLASH_STALL_EN
    bit_offset: 10
    bit_size: 1
  - name: DIS_MBECC_ERR_INST
    bit_offset: 16
    bit_size: 1
  - name: DIS_MBECC_ERR_DATA
    bit_offset: 17
    bit_size: 1
fieldset/regs::PLL1CLKDIV:
  description: PLL1_CLK_DIV Clock Divider
  fields:
  - name: DIV
    bit_offset: 0
    bit_size: 8
  - name: RESET
    bit_offset: 29
    bit_size: 1
  - name: HALT
    bit_offset: 30
    bit_size: 1
  - name: UNSTAB
    bit_offset: 31
    bit_size: 1
fieldset/regs::PROTLVL:
  description: Protect Level Control
  fields:
  - name: PRIV
    bit_offset: 0
    bit_size: 1
  - name: LOCKNSMPU
    bit_offset: 16
    bit_size: 1
  - name: LOCK
    bit_offset: 31
    bit_size: 1
fieldset/regs::PWM0SUBCTL:
  description: PWM0 Submodule Control
  fields:
  - name: CLK0_EN
    bit_offset: 0
    bit_size: 1
  - name: CLK1_EN
    bit_offset: 1
    bit_size: 1
  - name: CLK2_EN
    bit_offset: 2
    bit_size: 1
  - name: CLK3_EN
    bit_offset: 3
    bit_size: 1
fieldset/regs::PWM1SUBCTL:
  description: PWM1 Submodule Control
  fields:
  - name: CLK0_EN
    bit_offset: 0
    bit_size: 1
  - name: CLK1_EN
    bit_offset: 1
    bit_size: 1
  - name: CLK2_EN
    bit_offset: 2
    bit_size: 1
  - name: CLK3_EN
    bit_offset: 3
    bit_size: 1
fieldset/regs::RAM_CTRL:
  description: RAM Control
  fields:
  - name: RAMA_ECC_ENABLE
    bit_offset: 0
    bit_size: 1
  - name: RAMA_CG_OVERRIDE
    bit_offset: 16
    bit_size: 1
  - name: RAMX_CG_OVERRIDE
    bit_offset: 17
    bit_size: 1
  - name: RAMB_CG_OVERRIDE
    bit_offset: 18
    bit_size: 1
  - name: RAMC_CG_OVERRIDE
    bit_offset: 19
    bit_size: 1
fieldset/regs::RAM_INTERLEAVE:
  description: Controls RAM Interleave Integration
  fields:
  - name: INTERLEAVE
    bit_offset: 0
    bit_size: 1
fieldset/regs::REMAP:
  description: AHB Matrix Remap Control
  fields:
  - name: CPU0_SBUS
    bit_offset: 2
    bit_size: 2
  - name: SmartDMA_D
    bit_offset: 4
    bit_size: 2
  - name: SmartDMA_I
    bit_offset: 6
    bit_size: 2
  - name: DMA0
    bit_offset: 8
    bit_size: 2
  - name: PKC
    bit_offset: 12
    bit_size: 2
  - name: USB0
    bit_offset: 24
    bit_size: 2
  - name: LOCK
    bit_offset: 31
    bit_size: 1
fieldset/regs::SLOWCLKDIV:
  description: SLOW_CLK Clock Divider
  fields:
  - name: DIV
    bit_offset: 0
    bit_size: 8
  - name: RESET
    bit_offset: 29
    bit_size: 1
  - name: HALT
    bit_offset: 30
    bit_size: 1
  - name: UNSTAB
    bit_offset: 31
    bit_size: 1
fieldset/regs::SMARTDMAINT:
  description: SmartDMA Interrupt Hijack
  fields:
  - name: INT0
    bit_offset: 0
    bit_size: 1
  - name: INT1
    bit_offset: 1
    bit_size: 1
  - name: INT2
    bit_offset: 2
    bit_size: 1
  - name: INT3
    bit_offset: 3
    bit_size: 1
  - name: INT4
    bit_offset: 4
    bit_size: 1
  - name: INT5
    bit_offset: 5
    bit_size: 1
  - name: INT6
    bit_offset: 6
    bit_size: 1
  - name: INT7
    bit_offset: 7
    bit_size: 1
  - name: INT8
    bit_offset: 8
    bit_size: 1
  - name: INT9
    bit_offset: 9
    bit_size: 1
  - name: INT10
    bit_offset: 10
    bit_size: 1
  - name: INT11
    bit_offset: 11
    bit_size: 1
  - name: INT12
    bit_offset: 12
    bit_size: 1
  - name: INT13
    bit_offset: 13
    bit_size: 1
  - name: INT14
    bit_offset: 14
    bit_size: 1
  - name: INT15
    bit_offset: 15
    bit_size: 1
  - name: INT16
    bit_offset: 16
    bit_size: 1
  - name: INT17
    bit_offset: 17
    bit_size: 1
  - name: INT18
    bit_offset: 18
    bit_size: 1
  - name: INT19
    bit_offset: 19
    bit_size: 1
  - name: INT20
    bit_offset: 20
    bit_size: 1
  - name: INT21
    bit_offset: 21
    bit_size: 1
  - name: INT22
    bit_offset: 22
    bit_size: 1
  - name: INT23
    bit_offset: 23
    bit_size: 1
fieldset/regs::SRAM_XEN:
  description: RAM XEN Control
  fields:
  - name: RAMX0_XEN
    bit_offset: 0
    bit_size: 1
  - name: RAMX1_XEN
    bit_offset: 1
    bit_size: 1
  - name: RAMA0_XEN
    bit_offset: 2
    bit_size: 1
  - name: RAMA1_XEN
    bit_offset: 3
    bit_size: 1
  - name: RAMB_XEN
    bit_offset: 4
    bit_size: 1
  - name: RAMC_XEN
    bit_offset: 5
    bit_size: 1
  - name: LOCK
    bit_offset: 31
    bit_size: 1
fieldset/regs::SRAM_XEN_DP:
  description: RAM XEN Control (Duplicate)
  fields:
  - name: RAMX0_XEN
    bit_offset: 0
    bit_size: 1
  - name: RAMX1_XEN
    bit_offset: 1
    bit_size: 1
  - name: RAMA0_XEN
    bit_offset: 2
    bit_size: 1
  - name: RAMA1_XEN
    bit_offset: 3
    bit_size: 1
  - name: RAMB_XEN
    bit_offset: 4
    bit_size: 1
  - name: RAMC_XEN
    bit_offset: 5
    bit_size: 1
