/******************************************************
 * Interrupt Handlers implementation file.            *
 * This file is automatically generated by ArchC      *
 * WITHOUT WARRANTY OF ANY KIND, either express       *
 * or implied.                                        *
 * For more information on ArchC, please visit:       *
 * http://www.archc.org                               *
 *                                                    *
 * The ArchC Team                                     *
 * Computer Systems Laboratory (LSC)                  *
 * IC-UNICAMP                                         *
 * http://www.lsc.ic.unicamp.br                       *
 ******************************************************/
 

#include "ac_intr_handler.H"
#include "mips_intr_handlers.H"

#include "mips_ih_bhv_macros.H"
#include "../../defines.h"

//!'using namespace' statement to allow access to all mips-specific datatypes
using namespace mips_parms;

// Interrupt handler behavior for interrupt port intr_port.
void ac_behavior(intr_port, value, addr)
{

	if (value == INTR_PROC_OFF) 
	{	
		if  (INTR_CTRL_DEBUG) printf("\nMIPS_INSTR_HANDLER: Processor %d is sleeping." , id.read());
		intr_reg.write(value);
	}	
	else if (value == INTR_PROC_ON)
	{
		if  (INTR_CTRL_DEBUG) printf("\nMIPS_INSTR_HANDLER: Processor %d is waking up." , id.read());
		intr_reg.write(value);
		wake->notify(sc_core::SC_ZERO_TIME);

		/* ac_release update a signal to re-start the processor simulator  */
		/* See mips_isa::ac_behavior (instruction)  (mips_isa.cpp)         */
		//ac_release();
		
	}	
	else if (value == INTR_CACHE_INVALIDATE)
    {
		//uint32_t x = DC.get_size();
		//printf("\nMIPS_INSTR_HANDLER: Processor %d recebeu intr %d - endere√ßo %ld." , id.read(), INTR_CACHE_INVALIDATE, addr);
		//printf("\nacessei a cache %d", x);
	
    }
	else
	{	
		printf("\nMIPS_INSTR_HANDLER: Unrecognized interuption code...%d Ignoring.",value);
	}

}

