// Seed: 1296716084
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4
);
  reg id_5;
  assign {1 == 1'b0, 1} = id_0;
  logic id_6;
  assign id_6 = 1 - 1 > 1;
  assign id_5 = (id_4 - id_2);
  always id_5 <= id_2;
  logic id_7;
  assign id_5 = ~1;
  type_13(
      (1)
  );
  assign id_7 = 1;
  type_14(
      id_1
  );
endmodule
`define pp_5 0
`define pp_6 0
