
Multi-Functional Light-Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d08  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08007ea8  08007ea8  00017ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f18  08007f18  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08007f18  08007f18  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007f18  08007f18  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f18  08007f18  00017f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f1c  08007f1c  00017f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08007f20  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          000021cc  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002260  20002260  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   000131f1  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000258b  00000000  00000000  000332b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f90  00000000  00000000  00035840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ea8  00000000  00000000  000367d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022051  00000000  00000000  00037678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014368  00000000  00000000  000596c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3dd3  00000000  00000000  0006da31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00141804  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000469c  00000000  00000000  00141854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000094 	.word	0x20000094
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007e90 	.word	0x08007e90

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000098 	.word	0x20000098
 80001dc:	08007e90 	.word	0x08007e90

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2uiz>:
 800085c:	004a      	lsls	r2, r1, #1
 800085e:	d211      	bcs.n	8000884 <__aeabi_d2uiz+0x28>
 8000860:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000864:	d211      	bcs.n	800088a <__aeabi_d2uiz+0x2e>
 8000866:	d50d      	bpl.n	8000884 <__aeabi_d2uiz+0x28>
 8000868:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800086c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000870:	d40e      	bmi.n	8000890 <__aeabi_d2uiz+0x34>
 8000872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000876:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800087a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800087e:	fa23 f002 	lsr.w	r0, r3, r2
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800088e:	d102      	bne.n	8000896 <__aeabi_d2uiz+0x3a>
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	4770      	bx	lr
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	4770      	bx	lr

0800089c <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t studentNum[13]="#:23765518:$\n" ;
uint8_t recvd_char[1];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]

	//transmit recvd characer
	HAL_UART_Transmit(&huart2, recvd_char, 1, 50) ;
 80008a4:	2332      	movs	r3, #50	; 0x32
 80008a6:	2201      	movs	r2, #1
 80008a8:	4906      	ldr	r1, [pc, #24]	; (80008c4 <HAL_UART_RxCpltCallback+0x28>)
 80008aa:	4807      	ldr	r0, [pc, #28]	; (80008c8 <HAL_UART_RxCpltCallback+0x2c>)
 80008ac:	f005 fac0 	bl	8005e30 <HAL_UART_Transmit>

	// recieve character
	HAL_UART_Receive_IT(&huart2, recvd_char, 1);
 80008b0:	2201      	movs	r2, #1
 80008b2:	4904      	ldr	r1, [pc, #16]	; (80008c4 <HAL_UART_RxCpltCallback+0x28>)
 80008b4:	4804      	ldr	r0, [pc, #16]	; (80008c8 <HAL_UART_RxCpltCallback+0x2c>)
 80008b6:	f005 fba3 	bl	8006000 <HAL_UART_Receive_IT>
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	2000223c 	.word	0x2000223c
 80008c8:	20000190 	.word	0x20000190
 80008cc:	00000000 	.word	0x00000000

080008d0 <adc_dma_val_processing>:

/**
 * scale up transmit ADC values
 */

void adc_dma_val_processing(){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0

	if(adc_conv_complete == 1){
 80008d6:	4b3c      	ldr	r3, [pc, #240]	; (80009c8 <adc_dma_val_processing+0xf8>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d142      	bne.n	8000964 <adc_dma_val_processing+0x94>

		adc_conv_complete =0  ;
 80008de:	4b3a      	ldr	r3, [pc, #232]	; (80009c8 <adc_dma_val_processing+0xf8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	701a      	strb	r2, [r3, #0]
		sum = 0 ;
 80008e4:	4b39      	ldr	r3, [pc, #228]	; (80009cc <adc_dma_val_processing+0xfc>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 80008ea:	2300      	movs	r3, #0
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	e00c      	b.n	800090a <adc_dma_val_processing+0x3a>
			sum += adc_buf[i] ;
 80008f0:	4a37      	ldr	r2, [pc, #220]	; (80009d0 <adc_dma_val_processing+0x100>)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008f8:	461a      	mov	r2, r3
 80008fa:	4b34      	ldr	r3, [pc, #208]	; (80009cc <adc_dma_val_processing+0xfc>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4413      	add	r3, r2
 8000900:	4a32      	ldr	r2, [pc, #200]	; (80009cc <adc_dma_val_processing+0xfc>)
 8000902:	6013      	str	r3, [r2, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3301      	adds	r3, #1
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000910:	dbee      	blt.n	80008f0 <adc_dma_val_processing+0x20>
		}
		raw_adc_dma_val =(uint16_t)(sum/adc_buf_len) ;
 8000912:	4b2e      	ldr	r3, [pc, #184]	; (80009cc <adc_dma_val_processing+0xfc>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	da01      	bge.n	800091e <adc_dma_val_processing+0x4e>
 800091a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800091e:	131b      	asrs	r3, r3, #12
 8000920:	b29a      	uxth	r2, r3
 8000922:	4b2c      	ldr	r3, [pc, #176]	; (80009d4 <adc_dma_val_processing+0x104>)
 8000924:	801a      	strh	r2, [r3, #0]

		scaled_adc_val = (uint16_t)raw_adc_dma_val*adc_scale_up ; //adc scaled to max =4095
 8000926:	4b2b      	ldr	r3, [pc, #172]	; (80009d4 <adc_dma_val_processing+0x104>)
 8000928:	881b      	ldrh	r3, [r3, #0]
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff ff2c 	bl	8000788 <__aeabi_i2d>
 8000930:	4b29      	ldr	r3, [pc, #164]	; (80009d8 <adc_dma_val_processing+0x108>)
 8000932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000936:	f7ff fcab 	bl	8000290 <__aeabi_dmul>
 800093a:	4602      	mov	r2, r0
 800093c:	460b      	mov	r3, r1
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	f7ff ff8b 	bl	800085c <__aeabi_d2uiz>
 8000946:	4603      	mov	r3, r0
 8000948:	b29a      	uxth	r2, r3
 800094a:	4b24      	ldr	r3, [pc, #144]	; (80009dc <adc_dma_val_processing+0x10c>)
 800094c:	801a      	strh	r2, [r3, #0]

		//capture previous adc cal
		if(adc_val_capture == 1){
 800094e:	4b24      	ldr	r3, [pc, #144]	; (80009e0 <adc_dma_val_processing+0x110>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d106      	bne.n	8000964 <adc_dma_val_processing+0x94>
			adc_val_snapshot = scaled_adc_val ;
 8000956:	4b21      	ldr	r3, [pc, #132]	; (80009dc <adc_dma_val_processing+0x10c>)
 8000958:	881a      	ldrh	r2, [r3, #0]
 800095a:	4b22      	ldr	r3, [pc, #136]	; (80009e4 <adc_dma_val_processing+0x114>)
 800095c:	801a      	strh	r2, [r3, #0]
			adc_val_capture = 0 ;
 800095e:	4b20      	ldr	r3, [pc, #128]	; (80009e0 <adc_dma_val_processing+0x110>)
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
		}
	}

	// if ADC movement significant update LED intensity
	if(abs(scaled_adc_val - adc_val_snapshot) >15){
 8000964:	4b1d      	ldr	r3, [pc, #116]	; (80009dc <adc_dma_val_processing+0x10c>)
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	461a      	mov	r2, r3
 800096a:	4b1e      	ldr	r3, [pc, #120]	; (80009e4 <adc_dma_val_processing+0x114>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	1ad3      	subs	r3, r2, r3
 8000970:	2b00      	cmp	r3, #0
 8000972:	bfb8      	it	lt
 8000974:	425b      	neglt	r3, r3
 8000976:	2b0f      	cmp	r3, #15
 8000978:	dd02      	ble.n	8000980 <adc_dma_val_processing+0xb0>
	  update_led_via_ADC = 1 ;
 800097a:	4b1b      	ldr	r3, [pc, #108]	; (80009e8 <adc_dma_val_processing+0x118>)
 800097c:	2201      	movs	r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
	}

//	 WHITE LED intensity
	LED_intensity =(float)(scaled_adc_val)*(512.0/4095.0)  ;
 8000980:	4b16      	ldr	r3, [pc, #88]	; (80009dc <adc_dma_val_processing+0x10c>)
 8000982:	881b      	ldrh	r3, [r3, #0]
 8000984:	ee07 3a90 	vmov	s15, r3
 8000988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800098c:	ee17 0a90 	vmov	r0, s15
 8000990:	f7ff ff0c 	bl	80007ac <__aeabi_f2d>
 8000994:	a30a      	add	r3, pc, #40	; (adr r3, 80009c0 <adc_dma_val_processing+0xf0>)
 8000996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800099a:	f7ff fc79 	bl	8000290 <__aeabi_dmul>
 800099e:	4602      	mov	r2, r0
 80009a0:	460b      	mov	r3, r1
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	f7ff ff59 	bl	800085c <__aeabi_d2uiz>
 80009aa:	4603      	mov	r3, r0
 80009ac:	b29a      	uxth	r2, r3
 80009ae:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <adc_dma_val_processing+0x11c>)
 80009b0:	801a      	strh	r2, [r3, #0]


}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	f3af 8000 	nop.w
 80009c0:	10010010 	.word	0x10010010
 80009c4:	3fc00100 	.word	0x3fc00100
 80009c8:	20002236 	.word	0x20002236
 80009cc:	20002230 	.word	0x20002230
 80009d0:	20000220 	.word	0x20000220
 80009d4:	20002220 	.word	0x20002220
 80009d8:	20000008 	.word	0x20000008
 80009dc:	20002238 	.word	0x20002238
 80009e0:	20000002 	.word	0x20000002
 80009e4:	20002234 	.word	0x20002234
 80009e8:	2000223a 	.word	0x2000223a
 80009ec:	20000010 	.word	0x20000010

080009f0 <system_state_update>:


void system_state_update(){
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
	 if(left_button_pressed ==1 ){
 80009f4:	4b10      	ldr	r3, [pc, #64]	; (8000a38 <system_state_update+0x48>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d118      	bne.n	8000a2e <system_state_update+0x3e>
		 button_count++ ;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <system_state_update+0x4c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	4a0e      	ldr	r2, [pc, #56]	; (8000a3c <system_state_update+0x4c>)
 8000a04:	6013      	str	r3, [r2, #0]
		 if(button_count > 2){
 8000a06:	4b0d      	ldr	r3, [pc, #52]	; (8000a3c <system_state_update+0x4c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	dd02      	ble.n	8000a14 <system_state_update+0x24>
			 button_count = 0 ;
 8000a0e:	4b0b      	ldr	r3, [pc, #44]	; (8000a3c <system_state_update+0x4c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
		 }
		 update_led_via_ADC =  0 ; // don't read ADC by default in next state
 8000a14:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <system_state_update+0x50>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
		 // snapshot of ADC taken in next state
		 if(adc_conv_complete == 1){
 8000a1a:	4b0a      	ldr	r3, [pc, #40]	; (8000a44 <system_state_update+0x54>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d102      	bne.n	8000a28 <system_state_update+0x38>
			 adc_val_capture =1  ; // capture ADC value
 8000a22:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <system_state_update+0x58>)
 8000a24:	2201      	movs	r2, #1
 8000a26:	701a      	strb	r2, [r3, #0]
		 }
		 left_button_pressed = 0 ;
 8000a28:	4b03      	ldr	r3, [pc, #12]	; (8000a38 <system_state_update+0x48>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	701a      	strb	r2, [r3, #0]
	 }
}
 8000a2e:	bf00      	nop
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	20002246 	.word	0x20002246
 8000a3c:	20000218 	.word	0x20000218
 8000a40:	2000223a 	.word	0x2000223a
 8000a44:	20002236 	.word	0x20002236
 8000a48:	20000002 	.word	0x20000002

08000a4c <right_button_state_update>:

/**
 * Updates system state after right button pressed in emergency mode
 */
void right_button_state_update(){
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
	if(button_count == 1){
 8000a50:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <right_button_state_update+0x5c>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d117      	bne.n	8000a88 <right_button_state_update+0x3c>
		if(right_button_pressed){
 8000a58:	4b14      	ldr	r3, [pc, #80]	; (8000aac <right_button_state_update+0x60>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d01e      	beq.n	8000a9e <right_button_state_update+0x52>
			right_button_pressed = 0 ;
 8000a60:	4b12      	ldr	r3, [pc, #72]	; (8000aac <right_button_state_update+0x60>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	701a      	strb	r2, [r3, #0]

			update_led_via_ADC = 0 ; // dont read adc by default in next state
 8000a66:	4b12      	ldr	r3, [pc, #72]	; (8000ab0 <right_button_state_update+0x64>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	701a      	strb	r2, [r3, #0]

			 em_count++ ;
 8000a6c:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <right_button_state_update+0x68>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	3301      	adds	r3, #1
 8000a72:	b2da      	uxtb	r2, r3
 8000a74:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <right_button_state_update+0x68>)
 8000a76:	701a      	strb	r2, [r3, #0]

			 if(em_count>2){
 8000a78:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <right_button_state_update+0x68>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b02      	cmp	r3, #2
 8000a7e:	d90e      	bls.n	8000a9e <right_button_state_update+0x52>
				 em_count = 0;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <right_button_state_update+0x68>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	701a      	strb	r2, [r3, #0]
		}
	}else if( button_count != 1 && right_button_pressed){
		right_button_pressed = 0; //do not read right button presses triggered
								  // in other states except emergency mode
	}
}
 8000a86:	e00a      	b.n	8000a9e <right_button_state_update+0x52>
	}else if( button_count != 1 && right_button_pressed){
 8000a88:	4b07      	ldr	r3, [pc, #28]	; (8000aa8 <right_button_state_update+0x5c>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d006      	beq.n	8000a9e <right_button_state_update+0x52>
 8000a90:	4b06      	ldr	r3, [pc, #24]	; (8000aac <right_button_state_update+0x60>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d002      	beq.n	8000a9e <right_button_state_update+0x52>
		right_button_pressed = 0; //do not read right button presses triggered
 8000a98:	4b04      	ldr	r3, [pc, #16]	; (8000aac <right_button_state_update+0x60>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	701a      	strb	r2, [r3, #0]
}
 8000a9e:	bf00      	nop
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	20000218 	.word	0x20000218
 8000aac:	20002245 	.word	0x20002245
 8000ab0:	2000223a 	.word	0x2000223a
 8000ab4:	2000021c 	.word	0x2000021c

08000ab8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000abc:	f000 fe54 	bl	8001768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ac0:	f000 f8f6 	bl	8000cb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac4:	f000 fa90 	bl	8000fe8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ac8:	f000 fa70 	bl	8000fac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000acc:	f000 fa3c 	bl	8000f48 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000ad0:	f000 f954 	bl	8000d7c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000ad4:	f000 f9c2 	bl	8000e5c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(200);
 8000ad8:	20c8      	movs	r0, #200	; 0xc8
 8000ada:	f000 feab 	bl	8001834 <HAL_Delay>
  HAL_UART_Transmit(&huart2, studentNum, 13, 150); //transmit student number
 8000ade:	2396      	movs	r3, #150	; 0x96
 8000ae0:	220d      	movs	r2, #13
 8000ae2:	4961      	ldr	r1, [pc, #388]	; (8000c68 <main+0x1b0>)
 8000ae4:	4861      	ldr	r0, [pc, #388]	; (8000c6c <main+0x1b4>)
 8000ae6:	f005 f9a3 	bl	8005e30 <HAL_UART_Transmit>

  HAL_UART_Receive_IT(&huart2, recvd_char, 1); //recv character input
 8000aea:	2201      	movs	r2, #1
 8000aec:	4960      	ldr	r1, [pc, #384]	; (8000c70 <main+0x1b8>)
 8000aee:	485f      	ldr	r0, [pc, #380]	; (8000c6c <main+0x1b4>)
 8000af0:	f005 fa86 	bl	8006000 <HAL_UART_Receive_IT>

  //Startup ADC
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, adc_buf_len) ;
 8000af4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000af8:	495e      	ldr	r1, [pc, #376]	; (8000c74 <main+0x1bc>)
 8000afa:	485f      	ldr	r0, [pc, #380]	; (8000c78 <main+0x1c0>)
 8000afc:	f001 f8cc 	bl	8001c98 <HAL_ADC_Start_DMA>

  // TIM2_CH1 start PWM
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1) ;
 8000b00:	2100      	movs	r1, #0
 8000b02:	485e      	ldr	r0, [pc, #376]	; (8000c7c <main+0x1c4>)
 8000b04:	f004 f96c 	bl	8004de0 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // left button press to update system state (MF -> ME -> MM)
	  system_state_update() ;
 8000b08:	f7ff ff72 	bl	80009f0 <system_state_update>
	  //run adc and capture previous snapshot of ADC value and adc movement processing
	  adc_dma_val_processing();
 8000b0c:	f7ff fee0 	bl	80008d0 <adc_dma_val_processing>


	 // system state
	 if(button_count == 0 || start_up == 1){
 8000b10:	4b5b      	ldr	r3, [pc, #364]	; (8000c80 <main+0x1c8>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d003      	beq.n	8000b20 <main+0x68>
 8000b18:	4b5a      	ldr	r3, [pc, #360]	; (8000c84 <main+0x1cc>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d14b      	bne.n	8000bb8 <main+0x100>
		 start_up = 0 ; //for default MF state
 8000b20:	4b58      	ldr	r3, [pc, #352]	; (8000c84 <main+0x1cc>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	701a      	strb	r2, [r3, #0]

		 MF_mode_LED() ; // sets the corresponding mode LED
 8000b26:	f000 fb03 	bl	8001130 <MF_mode_LED>
		 em_count=0;     // reset the emergency mode count
 8000b2a:	4b57      	ldr	r3, [pc, #348]	; (8000c88 <main+0x1d0>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	701a      	strb	r2, [r3, #0]
		 em_default = 1; // to re-enter the EM state
 8000b30:	4b56      	ldr	r3, [pc, #344]	; (8000c8c <main+0x1d4>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]

		 // Middle button press -> LED ON / OFF
		 if(middle_button_pressed == 1){
 8000b36:	4b56      	ldr	r3, [pc, #344]	; (8000c90 <main+0x1d8>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d11d      	bne.n	8000b7a <main+0xc2>
			 LED_ON = !LED_ON ;  // turns the LED on of off
 8000b3e:	4b55      	ldr	r3, [pc, #340]	; (8000c94 <main+0x1dc>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	bf0c      	ite	eq
 8000b46:	2301      	moveq	r3, #1
 8000b48:	2300      	movne	r3, #0
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4b51      	ldr	r3, [pc, #324]	; (8000c94 <main+0x1dc>)
 8000b50:	701a      	strb	r2, [r3, #0]

			 if(LED_ON == 1){
 8000b52:	4b50      	ldr	r3, [pc, #320]	; (8000c94 <main+0x1dc>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d104      	bne.n	8000b64 <main+0xac>
				 htim2.Instance->CCR1 = 1 ; // LED ON
 8000b5a:	4b48      	ldr	r3, [pc, #288]	; (8000c7c <main+0x1c4>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2201      	movs	r2, #1
 8000b60:	635a      	str	r2, [r3, #52]	; 0x34
 8000b62:	e007      	b.n	8000b74 <main+0xbc>
			 }else if(LED_ON ==0){
 8000b64:	4b4b      	ldr	r3, [pc, #300]	; (8000c94 <main+0x1dc>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d103      	bne.n	8000b74 <main+0xbc>
				 htim2.Instance->CCR1 = 0 ; //LED OFFS
 8000b6c:	4b43      	ldr	r3, [pc, #268]	; (8000c7c <main+0x1c4>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2200      	movs	r2, #0
 8000b72:	635a      	str	r2, [r3, #52]	; 0x34
			 }
			 middle_button_pressed = 0 ;
 8000b74:	4b46      	ldr	r3, [pc, #280]	; (8000c90 <main+0x1d8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	701a      	strb	r2, [r3, #0]
		 }

		 // if LED_ON and SLIDER MOVED -> updated LED intensity
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000b7a:	4b46      	ldr	r3, [pc, #280]	; (8000c94 <main+0x1dc>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d143      	bne.n	8000c0a <main+0x152>
 8000b82:	4b45      	ldr	r3, [pc, #276]	; (8000c98 <main+0x1e0>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d13f      	bne.n	8000c0a <main+0x152>
		  htim2.Instance->CCR1 =  LED_intensity ; // vary the duty cycle of the LED [1:512]
 8000b8a:	4b44      	ldr	r3, [pc, #272]	; (8000c9c <main+0x1e4>)
 8000b8c:	881a      	ldrh	r2, [r3, #0]
 8000b8e:	4b3b      	ldr	r3, [pc, #236]	; (8000c7c <main+0x1c4>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	635a      	str	r2, [r3, #52]	; 0x34
		  sprintf(adc_val, "%d\n", scaled_adc_val) ;
 8000b94:	4b42      	ldr	r3, [pc, #264]	; (8000ca0 <main+0x1e8>)
 8000b96:	881b      	ldrh	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4942      	ldr	r1, [pc, #264]	; (8000ca4 <main+0x1ec>)
 8000b9c:	4842      	ldr	r0, [pc, #264]	; (8000ca8 <main+0x1f0>)
 8000b9e:	f006 fd09 	bl	80075b4 <siprintf>
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*)adc_val, strlen(adc_val)) ;
 8000ba2:	4841      	ldr	r0, [pc, #260]	; (8000ca8 <main+0x1f0>)
 8000ba4:	f7ff fb1c 	bl	80001e0 <strlen>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	461a      	mov	r2, r3
 8000bae:	493e      	ldr	r1, [pc, #248]	; (8000ca8 <main+0x1f0>)
 8000bb0:	482e      	ldr	r0, [pc, #184]	; (8000c6c <main+0x1b4>)
 8000bb2:	f005 f9c7 	bl	8005f44 <HAL_UART_Transmit_IT>
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000bb6:	e028      	b.n	8000c0a <main+0x152>
		}

	 }else if(button_count == 1){// right button system state updated
 8000bb8:	4b31      	ldr	r3, [pc, #196]	; (8000c80 <main+0x1c8>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d117      	bne.n	8000bf0 <main+0x138>
		 ME_mode_LED() ; // sets the corresponding modes LED
 8000bc0:	f000 fad4 	bl	800116c <ME_mode_LED>


		 if(update_led_via_ADC == 1){
 8000bc4:	4b34      	ldr	r3, [pc, #208]	; (8000c98 <main+0x1e0>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d11f      	bne.n	8000c0c <main+0x154>
			 sprintf(adc_val, "%d\n", scaled_adc_val) ;
 8000bcc:	4b34      	ldr	r3, [pc, #208]	; (8000ca0 <main+0x1e8>)
 8000bce:	881b      	ldrh	r3, [r3, #0]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	4934      	ldr	r1, [pc, #208]	; (8000ca4 <main+0x1ec>)
 8000bd4:	4834      	ldr	r0, [pc, #208]	; (8000ca8 <main+0x1f0>)
 8000bd6:	f006 fced 	bl	80075b4 <siprintf>
			 HAL_UART_Transmit_IT(&huart2, (uint8_t*)adc_val, strlen(adc_val)) ;
 8000bda:	4833      	ldr	r0, [pc, #204]	; (8000ca8 <main+0x1f0>)
 8000bdc:	f7ff fb00 	bl	80001e0 <strlen>
 8000be0:	4603      	mov	r3, r0
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	461a      	mov	r2, r3
 8000be6:	4930      	ldr	r1, [pc, #192]	; (8000ca8 <main+0x1f0>)
 8000be8:	4820      	ldr	r0, [pc, #128]	; (8000c6c <main+0x1b4>)
 8000bea:	f005 f9ab 	bl	8005f44 <HAL_UART_Transmit_IT>
 8000bee:	e00d      	b.n	8000c0c <main+0x154>
		 }
	 }else{
		 if(button_count == 2){
 8000bf0:	4b23      	ldr	r3, [pc, #140]	; (8000c80 <main+0x1c8>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d109      	bne.n	8000c0c <main+0x154>

			 em_count=0; // reset the emergency mode state
 8000bf8:	4b23      	ldr	r3, [pc, #140]	; (8000c88 <main+0x1d0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	701a      	strb	r2, [r3, #0]
			 em_default = 1; // to re-enter EM state
 8000bfe:	4b23      	ldr	r3, [pc, #140]	; (8000c8c <main+0x1d4>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	701a      	strb	r2, [r3, #0]

			 MM_mode_LED() ; //sets the corresponding modes LED
 8000c04:	f000 faca 	bl	800119c <MM_mode_LED>
 8000c08:	e000      	b.n	8000c0c <main+0x154>
		if(LED_ON == 1 && update_led_via_ADC == 1){
 8000c0a:	bf00      	nop
		 }
	 }

	 // right button state update
	 right_button_state_update() ;
 8000c0c:	f7ff ff1e 	bl	8000a4c <right_button_state_update>
	 //EMERGENCY MODES
	  if(button_count ==1 ){
 8000c10:	4b1b      	ldr	r3, [pc, #108]	; (8000c80 <main+0x1c8>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	f47f af77 	bne.w	8000b08 <main+0x50>

		 if(em_count == 0 || em_default ==1){ //strobe wit default intensity
 8000c1a:	4b1b      	ldr	r3, [pc, #108]	; (8000c88 <main+0x1d0>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d003      	beq.n	8000c2a <main+0x172>
 8000c22:	4b1a      	ldr	r3, [pc, #104]	; (8000c8c <main+0x1d4>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d108      	bne.n	8000c3c <main+0x184>
			 em_default = 0 ; //default state reached
 8000c2a:	4b18      	ldr	r3, [pc, #96]	; (8000c8c <main+0x1d4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	701a      	strb	r2, [r3, #0]
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2120      	movs	r1, #32
 8000c34:	481d      	ldr	r0, [pc, #116]	; (8000cac <main+0x1f4>)
 8000c36:	f002 fb37 	bl	80032a8 <HAL_GPIO_WritePin>
 8000c3a:	e013      	b.n	8000c64 <main+0x1ac>
		 }
		 else if(em_count ==1){ // SOS morse
 8000c3c:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <main+0x1d0>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d105      	bne.n	8000c50 <main+0x198>

			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000c44:	2201      	movs	r2, #1
 8000c46:	2120      	movs	r1, #32
 8000c48:	4818      	ldr	r0, [pc, #96]	; (8000cac <main+0x1f4>)
 8000c4a:	f002 fb2d 	bl	80032a8 <HAL_GPIO_WritePin>
 8000c4e:	e75b      	b.n	8000b08 <main+0x50>
		 }
		 else{
			 if(em_count == 2){ // custom morse
 8000c50:	4b0d      	ldr	r3, [pc, #52]	; (8000c88 <main+0x1d0>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	f47f af57 	bne.w	8000b08 <main+0x50>
				 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	2120      	movs	r1, #32
 8000c5e:	4813      	ldr	r0, [pc, #76]	; (8000cac <main+0x1f4>)
 8000c60:	f002 fb22 	bl	80032a8 <HAL_GPIO_WritePin>
	  system_state_update() ;
 8000c64:	e750      	b.n	8000b08 <main+0x50>
 8000c66:	bf00      	nop
 8000c68:	20000014 	.word	0x20000014
 8000c6c:	20000190 	.word	0x20000190
 8000c70:	2000223c 	.word	0x2000223c
 8000c74:	20000220 	.word	0x20000220
 8000c78:	200000b0 	.word	0x200000b0
 8000c7c:	20000144 	.word	0x20000144
 8000c80:	20000218 	.word	0x20000218
 8000c84:	20000000 	.word	0x20000000
 8000c88:	2000021c 	.word	0x2000021c
 8000c8c:	20000001 	.word	0x20000001
 8000c90:	20002244 	.word	0x20002244
 8000c94:	2000223b 	.word	0x2000223b
 8000c98:	2000223a 	.word	0x2000223a
 8000c9c:	20000010 	.word	0x20000010
 8000ca0:	20002238 	.word	0x20002238
 8000ca4:	08007ea8 	.word	0x08007ea8
 8000ca8:	20002224 	.word	0x20002224
 8000cac:	48000400 	.word	0x48000400

08000cb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b0a6      	sub	sp, #152	; 0x98
 8000cb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000cba:	2228      	movs	r2, #40	; 0x28
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f006 fc70 	bl	80075a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
 8000cd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cd4:	1d3b      	adds	r3, r7, #4
 8000cd6:	2258      	movs	r2, #88	; 0x58
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f006 fc62 	bl	80075a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ce8:	2310      	movs	r3, #16
 8000cea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cf4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cf8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000cfc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f002 fb06 	bl	8003320 <HAL_RCC_OscConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d1a:	f000 fa6d 	bl	80011f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1e:	230f      	movs	r3, #15
 8000d20:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d22:	2302      	movs	r3, #2
 8000d24:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d26:	2300      	movs	r3, #0
 8000d28:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d2e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d30:	2300      	movs	r3, #0
 8000d32:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d34:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000d38:	2102      	movs	r1, #2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f003 fb44 	bl	80043c8 <HAL_RCC_ClockConfig>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000d46:	f000 fa57 	bl	80011f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <SystemClock_Config+0xc8>)
 8000d4c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000d52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f003 fd68 	bl	8004834 <HAL_RCCEx_PeriphCLKConfig>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000d6a:	f000 fa45 	bl	80011f8 <Error_Handler>
  }
}
 8000d6e:	bf00      	nop
 8000d70:	3798      	adds	r7, #152	; 0x98
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	00100082 	.word	0x00100082

08000d7c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	; 0x28
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d82:	f107 031c 	add.w	r3, r7, #28
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d8e:	1d3b      	adds	r3, r7, #4
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	611a      	str	r2, [r3, #16]
 8000d9c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d9e:	4b2e      	ldr	r3, [pc, #184]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000da0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000da4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000da6:	4b2c      	ldr	r3, [pc, #176]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dac:	4b2a      	ldr	r3, [pc, #168]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000db2:	4b29      	ldr	r3, [pc, #164]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000db8:	4b27      	ldr	r3, [pc, #156]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dba:	2201      	movs	r2, #1
 8000dbc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dbe:	4b26      	ldr	r3, [pc, #152]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dc6:	4b24      	ldr	r3, [pc, #144]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dcc:	4b22      	ldr	r3, [pc, #136]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dd2:	4b21      	ldr	r3, [pc, #132]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000dd8:	4b1f      	ldr	r3, [pc, #124]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000dde:	4b1e      	ldr	r3, [pc, #120]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000de6:	4b1c      	ldr	r3, [pc, #112]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000de8:	2204      	movs	r2, #4
 8000dea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000dec:	4b1a      	ldr	r3, [pc, #104]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000df2:	4b19      	ldr	r3, [pc, #100]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000df8:	4817      	ldr	r0, [pc, #92]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000dfa:	f000 fd53 	bl	80018a4 <HAL_ADC_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000e04:	f000 f9f8 	bl	80011f8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e0c:	f107 031c 	add.w	r3, r7, #28
 8000e10:	4619      	mov	r1, r3
 8000e12:	4811      	ldr	r0, [pc, #68]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000e14:	f001 fb48 	bl	80024a8 <HAL_ADCEx_MultiModeConfigChannel>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000e1e:	f000 f9eb 	bl	80011f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e22:	2301      	movs	r3, #1
 8000e24:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e26:	2301      	movs	r3, #1
 8000e28:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e3a:	1d3b      	adds	r3, r7, #4
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4806      	ldr	r0, [pc, #24]	; (8000e58 <MX_ADC1_Init+0xdc>)
 8000e40:	f001 f846 	bl	8001ed0 <HAL_ADC_ConfigChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000e4a:	f000 f9d5 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	3728      	adds	r7, #40	; 0x28
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200000b0 	.word	0x200000b0

08000e5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08e      	sub	sp, #56	; 0x38
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e70:	f107 031c 	add.w	r3, r7, #28
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e7c:	463b      	mov	r3, r7
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]
 8000e88:	611a      	str	r2, [r3, #16]
 8000e8a:	615a      	str	r2, [r3, #20]
 8000e8c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e8e:	4b2d      	ldr	r3, [pc, #180]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000e90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e94:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36;
 8000e96:	4b2b      	ldr	r3, [pc, #172]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000e98:	2224      	movs	r2, #36	; 0x24
 8000e9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e9c:	4b29      	ldr	r3, [pc, #164]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 512;
 8000ea2:	4b28      	ldr	r3, [pc, #160]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000ea4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ea8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eaa:	4b26      	ldr	r3, [pc, #152]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eb0:	4b24      	ldr	r3, [pc, #144]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000eb6:	4823      	ldr	r0, [pc, #140]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000eb8:	f003 feda 	bl	8004c70 <HAL_TIM_Base_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000ec2:	f000 f999 	bl	80011f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ec6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ecc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	481c      	ldr	r0, [pc, #112]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000ed4:	f004 f9a4 	bl	8005220 <HAL_TIM_ConfigClockSource>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000ede:	f000 f98b 	bl	80011f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ee2:	4818      	ldr	r0, [pc, #96]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000ee4:	f003 ff1b 	bl	8004d1e <HAL_TIM_PWM_Init>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000eee:	f000 f983 	bl	80011f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000efa:	f107 031c 	add.w	r3, r7, #28
 8000efe:	4619      	mov	r1, r3
 8000f00:	4810      	ldr	r0, [pc, #64]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000f02:	f004 febb 	bl	8005c7c <HAL_TIMEx_MasterConfigSynchronization>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000f0c:	f000 f974 	bl	80011f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f10:	2360      	movs	r3, #96	; 0x60
 8000f12:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000f14:	2300      	movs	r3, #0
 8000f16:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f20:	463b      	mov	r3, r7
 8000f22:	2200      	movs	r2, #0
 8000f24:	4619      	mov	r1, r3
 8000f26:	4807      	ldr	r0, [pc, #28]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000f28:	f004 f866 	bl	8004ff8 <HAL_TIM_PWM_ConfigChannel>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000f32:	f000 f961 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f36:	4803      	ldr	r0, [pc, #12]	; (8000f44 <MX_TIM2_Init+0xe8>)
 8000f38:	f000 fa0e 	bl	8001358 <HAL_TIM_MspPostInit>

}
 8000f3c:	bf00      	nop
 8000f3e:	3738      	adds	r7, #56	; 0x38
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000144 	.word	0x20000144

08000f48 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f4c:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f4e:	4a16      	ldr	r2, [pc, #88]	; (8000fa8 <MX_USART2_UART_Init+0x60>)
 8000f50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8000f52:	4b14      	ldr	r3, [pc, #80]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f54:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000f58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8000f5a:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f60:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f64:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f70:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f72:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f74:	220c      	movs	r2, #12
 8000f76:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f78:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f84:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f90:	4804      	ldr	r0, [pc, #16]	; (8000fa4 <MX_USART2_UART_Init+0x5c>)
 8000f92:	f004 feff 	bl	8005d94 <HAL_UART_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000f9c:	f000 f92c 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000190 	.word	0x20000190
 8000fa8:	40004400 	.word	0x40004400

08000fac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <MX_DMA_Init+0x38>)
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	4a0b      	ldr	r2, [pc, #44]	; (8000fe4 <MX_DMA_Init+0x38>)
 8000fb8:	f043 0301 	orr.w	r3, r3, #1
 8000fbc:	6153      	str	r3, [r2, #20]
 8000fbe:	4b09      	ldr	r3, [pc, #36]	; (8000fe4 <MX_DMA_Init+0x38>)
 8000fc0:	695b      	ldr	r3, [r3, #20]
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	200b      	movs	r0, #11
 8000fd0:	f001 fd67 	bl	8002aa2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000fd4:	200b      	movs	r0, #11
 8000fd6:	f001 fd80 	bl	8002ada <HAL_NVIC_EnableIRQ>

}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40021000 	.word	0x40021000

08000fe8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08a      	sub	sp, #40	; 0x28
 8000fec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
 8000ffc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffe:	4b49      	ldr	r3, [pc, #292]	; (8001124 <MX_GPIO_Init+0x13c>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	4a48      	ldr	r2, [pc, #288]	; (8001124 <MX_GPIO_Init+0x13c>)
 8001004:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001008:	6153      	str	r3, [r2, #20]
 800100a:	4b46      	ldr	r3, [pc, #280]	; (8001124 <MX_GPIO_Init+0x13c>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001012:	613b      	str	r3, [r7, #16]
 8001014:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001016:	4b43      	ldr	r3, [pc, #268]	; (8001124 <MX_GPIO_Init+0x13c>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4a42      	ldr	r2, [pc, #264]	; (8001124 <MX_GPIO_Init+0x13c>)
 800101c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001020:	6153      	str	r3, [r2, #20]
 8001022:	4b40      	ldr	r3, [pc, #256]	; (8001124 <MX_GPIO_Init+0x13c>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b3d      	ldr	r3, [pc, #244]	; (8001124 <MX_GPIO_Init+0x13c>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	4a3c      	ldr	r2, [pc, #240]	; (8001124 <MX_GPIO_Init+0x13c>)
 8001034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001038:	6153      	str	r3, [r2, #20]
 800103a:	4b3a      	ldr	r3, [pc, #232]	; (8001124 <MX_GPIO_Init+0x13c>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001042:	60bb      	str	r3, [r7, #8]
 8001044:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001046:	4b37      	ldr	r3, [pc, #220]	; (8001124 <MX_GPIO_Init+0x13c>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	4a36      	ldr	r2, [pc, #216]	; (8001124 <MX_GPIO_Init+0x13c>)
 800104c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001050:	6153      	str	r3, [r2, #20]
 8001052:	4b34      	ldr	r3, [pc, #208]	; (8001124 <MX_GPIO_Init+0x13c>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_D3_Pin|LED_D4_Pin|LED_D5_Pin, GPIO_PIN_RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8001064:	4830      	ldr	r0, [pc, #192]	; (8001128 <MX_GPIO_Init+0x140>)
 8001066:	f002 f91f 	bl	80032a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001070:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001074:	f002 f918 	bl	80032a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001078:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800107c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800107e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	4619      	mov	r1, r3
 800108e:	4827      	ldr	r0, [pc, #156]	; (800112c <MX_GPIO_Init+0x144>)
 8001090:	f001 ff68 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001094:	23c0      	movs	r3, #192	; 0xc0
 8001096:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001098:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800109c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800109e:	2301      	movs	r3, #1
 80010a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	4619      	mov	r1, r3
 80010a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ac:	f001 ff5a 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D3_Pin LED_D4_Pin LED_D5_Pin */
  GPIO_InitStruct.Pin = LED_D3_Pin|LED_D4_Pin|LED_D5_Pin;
 80010b0:	f44f 6386 	mov.w	r3, #1072	; 0x430
 80010b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b6:	2301      	movs	r3, #1
 80010b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	2300      	movs	r3, #0
 80010c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	4619      	mov	r1, r3
 80010c8:	4817      	ldr	r0, [pc, #92]	; (8001128 <MX_GPIO_Init+0x140>)
 80010ca:	f001 ff4b 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D2_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin;
 80010ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d4:	2301      	movs	r3, #1
 80010d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010dc:	2300      	movs	r3, #0
 80010de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D2_GPIO_Port, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ea:	f001 ff3b 	bl	8002f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80010ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80010f4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010fa:	2301      	movs	r3, #1
 80010fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	4808      	ldr	r0, [pc, #32]	; (8001128 <MX_GPIO_Init+0x140>)
 8001106:	f001 ff2d 	bl	8002f64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800110a:	2200      	movs	r2, #0
 800110c:	2100      	movs	r1, #0
 800110e:	2017      	movs	r0, #23
 8001110:	f001 fcc7 	bl	8002aa2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001114:	2017      	movs	r0, #23
 8001116:	f001 fce0 	bl	8002ada <HAL_NVIC_EnableIRQ>

}
 800111a:	bf00      	nop
 800111c:	3728      	adds	r7, #40	; 0x28
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40021000 	.word	0x40021000
 8001128:	48000400 	.word	0x48000400
 800112c:	48000800 	.word	0x48000800

08001130 <MF_mode_LED>:

/* USER CODE BEGIN 4 */
// FUNCTIONS
void MF_mode_LED(){
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001134:	2201      	movs	r2, #1
 8001136:	f44f 7180 	mov.w	r1, #256	; 0x100
 800113a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800113e:	f002 f8b3 	bl	80032a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001148:	4807      	ldr	r0, [pc, #28]	; (8001168 <MF_mode_LED+0x38>)
 800114a:	f002 f8ad 	bl	80032a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	2110      	movs	r1, #16
 8001152:	4805      	ldr	r0, [pc, #20]	; (8001168 <MF_mode_LED+0x38>)
 8001154:	f002 f8a8 	bl	80032a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001158:	2200      	movs	r2, #0
 800115a:	2120      	movs	r1, #32
 800115c:	4802      	ldr	r0, [pc, #8]	; (8001168 <MF_mode_LED+0x38>)
 800115e:	f002 f8a3 	bl	80032a8 <HAL_GPIO_WritePin>
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	48000400 	.word	0x48000400

0800116c <ME_mode_LED>:

void ME_mode_LED(){
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001176:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117a:	f002 f895 	bl	80032a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800117e:	2201      	movs	r2, #1
 8001180:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001184:	4804      	ldr	r0, [pc, #16]	; (8001198 <ME_mode_LED+0x2c>)
 8001186:	f002 f88f 	bl	80032a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800118a:	2200      	movs	r2, #0
 800118c:	2110      	movs	r1, #16
 800118e:	4802      	ldr	r0, [pc, #8]	; (8001198 <ME_mode_LED+0x2c>)
 8001190:	f002 f88a 	bl	80032a8 <HAL_GPIO_WritePin>
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	48000400 	.word	0x48000400

0800119c <MM_mode_LED>:

void MM_mode_LED(){
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80011a0:	2200      	movs	r2, #0
 80011a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011aa:	f002 f87d 	bl	80032a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b4:	4807      	ldr	r0, [pc, #28]	; (80011d4 <MM_mode_LED+0x38>)
 80011b6:	f002 f877 	bl	80032a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80011ba:	2201      	movs	r2, #1
 80011bc:	2110      	movs	r1, #16
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <MM_mode_LED+0x38>)
 80011c0:	f002 f872 	bl	80032a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2120      	movs	r1, #32
 80011c8:	4802      	ldr	r0, [pc, #8]	; (80011d4 <MM_mode_LED+0x38>)
 80011ca:	f002 f86d 	bl	80032a8 <HAL_GPIO_WritePin>
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	48000400 	.word	0x48000400

080011d8 <HAL_ADC_ConvCpltCallback>:


// adc buffer filled by dma circular sampling
// data should not be processed in the interrupt, it makes rest of the
// progam inaccessible
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	adc_conv_complete = 1 ;
 80011e0:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <HAL_ADC_ConvCpltCallback+0x1c>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	701a      	strb	r2, [r3, #0]

}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20002236 	.word	0x20002236

080011f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011fc:	b672      	cpsid	i
}
 80011fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001200:	e7fe      	b.n	8001200 <Error_Handler+0x8>
	...

08001204 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120a:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <HAL_MspInit+0x44>)
 800120c:	699b      	ldr	r3, [r3, #24]
 800120e:	4a0e      	ldr	r2, [pc, #56]	; (8001248 <HAL_MspInit+0x44>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6193      	str	r3, [r2, #24]
 8001216:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <HAL_MspInit+0x44>)
 8001218:	699b      	ldr	r3, [r3, #24]
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <HAL_MspInit+0x44>)
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	4a08      	ldr	r2, [pc, #32]	; (8001248 <HAL_MspInit+0x44>)
 8001228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800122c:	61d3      	str	r3, [r2, #28]
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <HAL_MspInit+0x44>)
 8001230:	69db      	ldr	r3, [r3, #28]
 8001232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001236:	603b      	str	r3, [r7, #0]
 8001238:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800123a:	2007      	movs	r0, #7
 800123c:	f001 fc26 	bl	8002a8c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40021000 	.word	0x40021000

0800124c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	; 0x28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800126c:	d14c      	bne.n	8001308 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800126e:	4b28      	ldr	r3, [pc, #160]	; (8001310 <HAL_ADC_MspInit+0xc4>)
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	4a27      	ldr	r2, [pc, #156]	; (8001310 <HAL_ADC_MspInit+0xc4>)
 8001274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001278:	6153      	str	r3, [r2, #20]
 800127a:	4b25      	ldr	r3, [pc, #148]	; (8001310 <HAL_ADC_MspInit+0xc4>)
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001282:	613b      	str	r3, [r7, #16]
 8001284:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001286:	4b22      	ldr	r3, [pc, #136]	; (8001310 <HAL_ADC_MspInit+0xc4>)
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	4a21      	ldr	r2, [pc, #132]	; (8001310 <HAL_ADC_MspInit+0xc4>)
 800128c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001290:	6153      	str	r3, [r2, #20]
 8001292:	4b1f      	ldr	r3, [pc, #124]	; (8001310 <HAL_ADC_MspInit+0xc4>)
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800129e:	2301      	movs	r3, #1
 80012a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a2:	2303      	movs	r3, #3
 80012a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	4619      	mov	r1, r3
 80012b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b4:	f001 fe56 	bl	8002f64 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012b8:	4b16      	ldr	r3, [pc, #88]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012ba:	4a17      	ldr	r2, [pc, #92]	; (8001318 <HAL_ADC_MspInit+0xcc>)
 80012bc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012be:	4b15      	ldr	r3, [pc, #84]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c4:	4b13      	ldr	r3, [pc, #76]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012ca:	4b12      	ldr	r3, [pc, #72]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012cc:	2280      	movs	r2, #128	; 0x80
 80012ce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012d0:	4b10      	ldr	r3, [pc, #64]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012d6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012d8:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012de:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012e2:	2220      	movs	r2, #32
 80012e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80012ec:	4809      	ldr	r0, [pc, #36]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 80012ee:	f001 fc0e 	bl	8002b0e <HAL_DMA_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 80012f8:	f7ff ff7e 	bl	80011f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a05      	ldr	r2, [pc, #20]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 8001300:	639a      	str	r2, [r3, #56]	; 0x38
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <HAL_ADC_MspInit+0xc8>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001308:	bf00      	nop
 800130a:	3728      	adds	r7, #40	; 0x28
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40021000 	.word	0x40021000
 8001314:	20000100 	.word	0x20000100
 8001318:	40020008 	.word	0x40020008

0800131c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800132c:	d10b      	bne.n	8001346 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <HAL_TIM_Base_MspInit+0x38>)
 8001330:	69db      	ldr	r3, [r3, #28]
 8001332:	4a08      	ldr	r2, [pc, #32]	; (8001354 <HAL_TIM_Base_MspInit+0x38>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	61d3      	str	r3, [r2, #28]
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_TIM_Base_MspInit+0x38>)
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001346:	bf00      	nop
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	40021000 	.word	0x40021000

08001358 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001378:	d11c      	bne.n	80013b4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	4b10      	ldr	r3, [pc, #64]	; (80013bc <HAL_TIM_MspPostInit+0x64>)
 800137c:	695b      	ldr	r3, [r3, #20]
 800137e:	4a0f      	ldr	r2, [pc, #60]	; (80013bc <HAL_TIM_MspPostInit+0x64>)
 8001380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001384:	6153      	str	r3, [r2, #20]
 8001386:	4b0d      	ldr	r3, [pc, #52]	; (80013bc <HAL_TIM_MspPostInit+0x64>)
 8001388:	695b      	ldr	r3, [r3, #20]
 800138a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001392:	2320      	movs	r3, #32
 8001394:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001396:	2302      	movs	r3, #2
 8001398:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013a2:	2301      	movs	r3, #1
 80013a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	4619      	mov	r1, r3
 80013ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013b0:	f001 fdd8 	bl	8002f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80013b4:	bf00      	nop
 80013b6:	3720      	adds	r7, #32
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40021000 	.word	0x40021000

080013c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a1b      	ldr	r2, [pc, #108]	; (800144c <HAL_UART_MspInit+0x8c>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d130      	bne.n	8001444 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013e2:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <HAL_UART_MspInit+0x90>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	4a1a      	ldr	r2, [pc, #104]	; (8001450 <HAL_UART_MspInit+0x90>)
 80013e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ec:	61d3      	str	r3, [r2, #28]
 80013ee:	4b18      	ldr	r3, [pc, #96]	; (8001450 <HAL_UART_MspInit+0x90>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <HAL_UART_MspInit+0x90>)
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	4a14      	ldr	r2, [pc, #80]	; (8001450 <HAL_UART_MspInit+0x90>)
 8001400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001404:	6153      	str	r3, [r2, #20]
 8001406:	4b12      	ldr	r3, [pc, #72]	; (8001450 <HAL_UART_MspInit+0x90>)
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001412:	230c      	movs	r3, #12
 8001414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001416:	2302      	movs	r3, #2
 8001418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141e:	2300      	movs	r3, #0
 8001420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001422:	2307      	movs	r3, #7
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	4619      	mov	r1, r3
 800142c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001430:	f001 fd98 	bl	8002f64 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	2100      	movs	r1, #0
 8001438:	2026      	movs	r0, #38	; 0x26
 800143a:	f001 fb32 	bl	8002aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800143e:	2026      	movs	r0, #38	; 0x26
 8001440:	f001 fb4b 	bl	8002ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001444:	bf00      	nop
 8001446:	3728      	adds	r7, #40	; 0x28
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40004400 	.word	0x40004400
 8001450:	40021000 	.word	0x40021000

08001454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001458:	e7fe      	b.n	8001458 <NMI_Handler+0x4>

0800145a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800145a:	b480      	push	{r7}
 800145c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800145e:	e7fe      	b.n	800145e <HardFault_Handler+0x4>

08001460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001464:	e7fe      	b.n	8001464 <MemManage_Handler+0x4>

08001466 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800146a:	e7fe      	b.n	800146a <BusFault_Handler+0x4>

0800146c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <UsageFault_Handler+0x4>

08001472 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a0:	f000 f9a8 	bl	80017f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014ac:	4802      	ldr	r0, [pc, #8]	; (80014b8 <DMA1_Channel1_IRQHandler+0x10>)
 80014ae:	f001 fc4b 	bl	8002d48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000100 	.word	0x20000100

080014bc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET){
 80014c0:	4b64      	ldr	r3, [pc, #400]	; (8001654 <EXTI9_5_IRQHandler+0x198>)
 80014c2:	695b      	ldr	r3, [r3, #20]
 80014c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d038      	beq.n	800153e <EXTI9_5_IRQHandler+0x82>

		if(HAL_GetTick() - ticks_pressed >= 20){
 80014cc:	f000 f9a6 	bl	800181c <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	4b61      	ldr	r3, [pc, #388]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b13      	cmp	r3, #19
 80014da:	d92c      	bls.n	8001536 <EXTI9_5_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0){
 80014dc:	4b5f      	ldr	r3, [pc, #380]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d112      	bne.n	800150c <EXTI9_5_IRQHandler+0x50>
 80014e6:	2140      	movs	r1, #64	; 0x40
 80014e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ec:	f001 fec4 	bl	8003278 <HAL_GPIO_ReadPin>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10a      	bne.n	800150c <EXTI9_5_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 80014f6:	4b59      	ldr	r3, [pc, #356]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 80014fc:	f000 f98e 	bl	800181c <HAL_GetTick>
 8001500:	4603      	mov	r3, r0
 8001502:	4a55      	ldr	r2, [pc, #340]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 8001504:	6013      	str	r3, [r2, #0]

				middle_button_pressed = 1;
 8001506:	4b56      	ldr	r3, [pc, #344]	; (8001660 <EXTI9_5_IRQHandler+0x1a4>)
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_6) == 1 ){
 800150c:	4b53      	ldr	r3, [pc, #332]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d10f      	bne.n	8001536 <EXTI9_5_IRQHandler+0x7a>
 8001516:	2140      	movs	r1, #64	; 0x40
 8001518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151c:	f001 feac 	bl	8003278 <HAL_GPIO_ReadPin>
 8001520:	4603      	mov	r3, r0
 8001522:	2b01      	cmp	r3, #1
 8001524:	d107      	bne.n	8001536 <EXTI9_5_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 8001526:	f000 f979 	bl	800181c <HAL_GetTick>
 800152a:	4603      	mov	r3, r0
 800152c:	4a4a      	ldr	r2, [pc, #296]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 800152e:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8001530:	4b4a      	ldr	r3, [pc, #296]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 8001532:	2201      	movs	r2, #1
 8001534:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6) ;
 8001536:	4b47      	ldr	r3, [pc, #284]	; (8001654 <EXTI9_5_IRQHandler+0x198>)
 8001538:	2240      	movs	r2, #64	; 0x40
 800153a:	615a      	str	r2, [r3, #20]
 800153c:	e07d      	b.n	800163a <EXTI9_5_IRQHandler+0x17e>
	}
	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 800153e:	4b45      	ldr	r3, [pc, #276]	; (8001654 <EXTI9_5_IRQHandler+0x198>)
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001546:	2b00      	cmp	r3, #0
 8001548:	d038      	beq.n	80015bc <EXTI9_5_IRQHandler+0x100>

			if(HAL_GetTick() - ticks_pressed >= 20){
 800154a:	f000 f967 	bl	800181c <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	4b41      	ldr	r3, [pc, #260]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	2b13      	cmp	r3, #19
 8001558:	d92c      	bls.n	80015b4 <EXTI9_5_IRQHandler+0xf8>
				// stable low state
				if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0){
 800155a:	4b40      	ldr	r3, [pc, #256]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b01      	cmp	r3, #1
 8001562:	d112      	bne.n	800158a <EXTI9_5_IRQHandler+0xce>
 8001564:	2180      	movs	r1, #128	; 0x80
 8001566:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800156a:	f001 fe85 	bl	8003278 <HAL_GPIO_ReadPin>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d10a      	bne.n	800158a <EXTI9_5_IRQHandler+0xce>
					button_state =0 ; // stable low reached
 8001574:	4b39      	ldr	r3, [pc, #228]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
					ticks_pressed = HAL_GetTick() ;
 800157a:	f000 f94f 	bl	800181c <HAL_GetTick>
 800157e:	4603      	mov	r3, r0
 8001580:	4a35      	ldr	r2, [pc, #212]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 8001582:	6013      	str	r3, [r2, #0]

					right_button_pressed = 1;
 8001584:	4b37      	ldr	r3, [pc, #220]	; (8001664 <EXTI9_5_IRQHandler+0x1a8>)
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
				}

				// stable high state
				if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_7) == 1 ){
 800158a:	4b34      	ldr	r3, [pc, #208]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	b2db      	uxtb	r3, r3
 8001590:	2b00      	cmp	r3, #0
 8001592:	d10f      	bne.n	80015b4 <EXTI9_5_IRQHandler+0xf8>
 8001594:	2180      	movs	r1, #128	; 0x80
 8001596:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159a:	f001 fe6d 	bl	8003278 <HAL_GPIO_ReadPin>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d107      	bne.n	80015b4 <EXTI9_5_IRQHandler+0xf8>
					ticks_pressed = HAL_GetTick() ;
 80015a4:	f000 f93a 	bl	800181c <HAL_GetTick>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4a2b      	ldr	r2, [pc, #172]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 80015ac:	6013      	str	r3, [r2, #0]
					button_state =1 ; // stable high state
 80015ae:	4b2b      	ldr	r3, [pc, #172]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	701a      	strb	r2, [r3, #0]

				}
			}


			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 80015b4:	4b27      	ldr	r3, [pc, #156]	; (8001654 <EXTI9_5_IRQHandler+0x198>)
 80015b6:	2280      	movs	r2, #128	; 0x80
 80015b8:	615a      	str	r2, [r3, #20]
 80015ba:	e03e      	b.n	800163a <EXTI9_5_IRQHandler+0x17e>
	}
	else{
		if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET){
 80015bc:	4b25      	ldr	r3, [pc, #148]	; (8001654 <EXTI9_5_IRQHandler+0x198>)
 80015be:	695b      	ldr	r3, [r3, #20]
 80015c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d038      	beq.n	800163a <EXTI9_5_IRQHandler+0x17e>

				if(HAL_GetTick() - ticks_pressed >= 20){
 80015c8:	f000 f928 	bl	800181c <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	4b22      	ldr	r3, [pc, #136]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b13      	cmp	r3, #19
 80015d6:	d92c      	bls.n	8001632 <EXTI9_5_IRQHandler+0x176>
					// stable low state
					if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == 0){
 80015d8:	4b20      	ldr	r3, [pc, #128]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d112      	bne.n	8001608 <EXTI9_5_IRQHandler+0x14c>
 80015e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e6:	4820      	ldr	r0, [pc, #128]	; (8001668 <EXTI9_5_IRQHandler+0x1ac>)
 80015e8:	f001 fe46 	bl	8003278 <HAL_GPIO_ReadPin>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10a      	bne.n	8001608 <EXTI9_5_IRQHandler+0x14c>
						button_state =0 ; // stable low reached
 80015f2:	4b1a      	ldr	r3, [pc, #104]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
						ticks_pressed = HAL_GetTick() ;
 80015f8:	f000 f910 	bl	800181c <HAL_GetTick>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4a16      	ldr	r2, [pc, #88]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 8001600:	6013      	str	r3, [r2, #0]

						left_button_pressed = 1;
 8001602:	4b1a      	ldr	r3, [pc, #104]	; (800166c <EXTI9_5_IRQHandler+0x1b0>)
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]
					}

					// stable high state
					if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_8) == 1 ){
 8001608:	4b14      	ldr	r3, [pc, #80]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d10f      	bne.n	8001632 <EXTI9_5_IRQHandler+0x176>
 8001612:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001616:	4814      	ldr	r0, [pc, #80]	; (8001668 <EXTI9_5_IRQHandler+0x1ac>)
 8001618:	f001 fe2e 	bl	8003278 <HAL_GPIO_ReadPin>
 800161c:	4603      	mov	r3, r0
 800161e:	2b01      	cmp	r3, #1
 8001620:	d107      	bne.n	8001632 <EXTI9_5_IRQHandler+0x176>
						ticks_pressed = HAL_GetTick() ;
 8001622:	f000 f8fb 	bl	800181c <HAL_GetTick>
 8001626:	4603      	mov	r3, r0
 8001628:	4a0b      	ldr	r2, [pc, #44]	; (8001658 <EXTI9_5_IRQHandler+0x19c>)
 800162a:	6013      	str	r3, [r2, #0]
						button_state =1 ; // stable high state
 800162c:	4b0b      	ldr	r3, [pc, #44]	; (800165c <EXTI9_5_IRQHandler+0x1a0>)
 800162e:	2201      	movs	r2, #1
 8001630:	701a      	strb	r2, [r3, #0]

					}
				}
				__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8) ;
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <EXTI9_5_IRQHandler+0x198>)
 8001634:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001638:	615a      	str	r2, [r3, #20]
			}
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800163a:	2040      	movs	r0, #64	; 0x40
 800163c:	f001 fe4c 	bl	80032d8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001640:	2080      	movs	r0, #128	; 0x80
 8001642:	f001 fe49 	bl	80032d8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001646:	f44f 7080 	mov.w	r0, #256	; 0x100
 800164a:	f001 fe45 	bl	80032d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40010400 	.word	0x40010400
 8001658:	20002240 	.word	0x20002240
 800165c:	20000021 	.word	0x20000021
 8001660:	20002244 	.word	0x20002244
 8001664:	20002245 	.word	0x20002245
 8001668:	48000400 	.word	0x48000400
 800166c:	20002246 	.word	0x20002246

08001670 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001674:	4802      	ldr	r0, [pc, #8]	; (8001680 <USART2_IRQHandler+0x10>)
 8001676:	f004 fd07 	bl	8006088 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000190 	.word	0x20000190

08001684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800168c:	4a14      	ldr	r2, [pc, #80]	; (80016e0 <_sbrk+0x5c>)
 800168e:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <_sbrk+0x60>)
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001698:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <_sbrk+0x64>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d102      	bne.n	80016a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <_sbrk+0x64>)
 80016a2:	4a12      	ldr	r2, [pc, #72]	; (80016ec <_sbrk+0x68>)
 80016a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016a6:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <_sbrk+0x64>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d207      	bcs.n	80016c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b4:	f005 ff4c 	bl	8007550 <__errno>
 80016b8:	4603      	mov	r3, r0
 80016ba:	220c      	movs	r2, #12
 80016bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	e009      	b.n	80016d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <_sbrk+0x64>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ca:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <_sbrk+0x64>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	4a05      	ldr	r2, [pc, #20]	; (80016e8 <_sbrk+0x64>)
 80016d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016d6:	68fb      	ldr	r3, [r7, #12]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20010000 	.word	0x20010000
 80016e4:	00000400 	.word	0x00000400
 80016e8:	20002248 	.word	0x20002248
 80016ec:	20002260 	.word	0x20002260

080016f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <SystemInit+0x20>)
 80016f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016fa:	4a05      	ldr	r2, [pc, #20]	; (8001710 <SystemInit+0x20>)
 80016fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800174c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001718:	f7ff ffea 	bl	80016f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800171c:	480c      	ldr	r0, [pc, #48]	; (8001750 <LoopForever+0x6>)
  ldr r1, =_edata
 800171e:	490d      	ldr	r1, [pc, #52]	; (8001754 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001720:	4a0d      	ldr	r2, [pc, #52]	; (8001758 <LoopForever+0xe>)
  movs r3, #0
 8001722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001724:	e002      	b.n	800172c <LoopCopyDataInit>

08001726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800172a:	3304      	adds	r3, #4

0800172c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800172c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800172e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001730:	d3f9      	bcc.n	8001726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001732:	4a0a      	ldr	r2, [pc, #40]	; (800175c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001734:	4c0a      	ldr	r4, [pc, #40]	; (8001760 <LoopForever+0x16>)
  movs r3, #0
 8001736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001738:	e001      	b.n	800173e <LoopFillZerobss>

0800173a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800173a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800173c:	3204      	adds	r2, #4

0800173e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800173e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001740:	d3fb      	bcc.n	800173a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001742:	f005 ff0b 	bl	800755c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001746:	f7ff f9b7 	bl	8000ab8 <main>

0800174a <LoopForever>:

LoopForever:
    b LoopForever
 800174a:	e7fe      	b.n	800174a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800174c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001754:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001758:	08007f20 	.word	0x08007f20
  ldr r2, =_sbss
 800175c:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8001760:	20002260 	.word	0x20002260

08001764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001764:	e7fe      	b.n	8001764 <ADC1_2_IRQHandler>
	...

08001768 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800176c:	4b08      	ldr	r3, [pc, #32]	; (8001790 <HAL_Init+0x28>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a07      	ldr	r2, [pc, #28]	; (8001790 <HAL_Init+0x28>)
 8001772:	f043 0310 	orr.w	r3, r3, #16
 8001776:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001778:	2003      	movs	r0, #3
 800177a:	f001 f987 	bl	8002a8c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800177e:	2000      	movs	r0, #0
 8001780:	f000 f808 	bl	8001794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001784:	f7ff fd3e 	bl	8001204 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40022000 	.word	0x40022000

08001794 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800179c:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <HAL_InitTick+0x54>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	4b12      	ldr	r3, [pc, #72]	; (80017ec <HAL_InitTick+0x58>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	4619      	mov	r1, r3
 80017a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80017b2:	4618      	mov	r0, r3
 80017b4:	f001 f99f 	bl	8002af6 <HAL_SYSTICK_Config>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e00e      	b.n	80017e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b0f      	cmp	r3, #15
 80017c6:	d80a      	bhi.n	80017de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017c8:	2200      	movs	r2, #0
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	f04f 30ff 	mov.w	r0, #4294967295
 80017d0:	f001 f967 	bl	8002aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017d4:	4a06      	ldr	r2, [pc, #24]	; (80017f0 <HAL_InitTick+0x5c>)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80017da:	2300      	movs	r3, #0
 80017dc:	e000      	b.n	80017e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000024 	.word	0x20000024
 80017ec:	2000002c 	.word	0x2000002c
 80017f0:	20000028 	.word	0x20000028

080017f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017f8:	4b06      	ldr	r3, [pc, #24]	; (8001814 <HAL_IncTick+0x20>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	461a      	mov	r2, r3
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <HAL_IncTick+0x24>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4413      	add	r3, r2
 8001804:	4a04      	ldr	r2, [pc, #16]	; (8001818 <HAL_IncTick+0x24>)
 8001806:	6013      	str	r3, [r2, #0]
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	2000002c 	.word	0x2000002c
 8001818:	2000224c 	.word	0x2000224c

0800181c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001820:	4b03      	ldr	r3, [pc, #12]	; (8001830 <HAL_GetTick+0x14>)
 8001822:	681b      	ldr	r3, [r3, #0]
}
 8001824:	4618      	mov	r0, r3
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	2000224c 	.word	0x2000224c

08001834 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800183c:	f7ff ffee 	bl	800181c <HAL_GetTick>
 8001840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800184c:	d005      	beq.n	800185a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <HAL_Delay+0x44>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	461a      	mov	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	4413      	add	r3, r2
 8001858:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800185a:	bf00      	nop
 800185c:	f7ff ffde 	bl	800181c <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	429a      	cmp	r2, r3
 800186a:	d8f7      	bhi.n	800185c <HAL_Delay+0x28>
  {
  }
}
 800186c:	bf00      	nop
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	2000002c 	.word	0x2000002c

0800187c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b09a      	sub	sp, #104	; 0x68
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ac:	2300      	movs	r3, #0
 80018ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80018b2:	2300      	movs	r3, #0
 80018b4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d101      	bne.n	80018c4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e1e3      	b.n	8001c8c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	691b      	ldr	r3, [r3, #16]
 80018c8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	f003 0310 	and.w	r3, r3, #16
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d176      	bne.n	80019c4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d152      	bne.n	8001984 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2200      	movs	r2, #0
 80018ee:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff fca7 	bl	800124c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d13b      	bne.n	8001984 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f000 ff87 	bl	8002820 <ADC_Disable>
 8001912:	4603      	mov	r3, r0
 8001914:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191c:	f003 0310 	and.w	r3, r3, #16
 8001920:	2b00      	cmp	r3, #0
 8001922:	d12f      	bne.n	8001984 <HAL_ADC_Init+0xe0>
 8001924:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001928:	2b00      	cmp	r3, #0
 800192a:	d12b      	bne.n	8001984 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001930:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001934:	f023 0302 	bic.w	r3, r3, #2
 8001938:	f043 0202 	orr.w	r2, r3, #2
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689a      	ldr	r2, [r3, #8]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800194e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689a      	ldr	r2, [r3, #8]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800195e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001960:	4b92      	ldr	r3, [pc, #584]	; (8001bac <HAL_ADC_Init+0x308>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a92      	ldr	r2, [pc, #584]	; (8001bb0 <HAL_ADC_Init+0x30c>)
 8001966:	fba2 2303 	umull	r2, r3, r2, r3
 800196a:	0c9a      	lsrs	r2, r3, #18
 800196c:	4613      	mov	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001976:	e002      	b.n	800197e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	3b01      	subs	r3, #1
 800197c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1f9      	bne.n	8001978 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d007      	beq.n	80019a2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800199c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80019a0:	d110      	bne.n	80019c4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f023 0312 	bic.w	r3, r3, #18
 80019aa:	f043 0210 	orr.w	r2, r3, #16
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b6:	f043 0201 	orr.w	r2, r3, #1
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c8:	f003 0310 	and.w	r3, r3, #16
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f040 8150 	bne.w	8001c72 <HAL_ADC_Init+0x3ce>
 80019d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	f040 814b 	bne.w	8001c72 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f040 8143 	bne.w	8001c72 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80019f4:	f043 0202 	orr.w	r2, r3, #2
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a04:	d004      	beq.n	8001a10 <HAL_ADC_Init+0x16c>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a6a      	ldr	r2, [pc, #424]	; (8001bb4 <HAL_ADC_Init+0x310>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d101      	bne.n	8001a14 <HAL_ADC_Init+0x170>
 8001a10:	4b69      	ldr	r3, [pc, #420]	; (8001bb8 <HAL_ADC_Init+0x314>)
 8001a12:	e000      	b.n	8001a16 <HAL_ADC_Init+0x172>
 8001a14:	4b69      	ldr	r3, [pc, #420]	; (8001bbc <HAL_ADC_Init+0x318>)
 8001a16:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a20:	d102      	bne.n	8001a28 <HAL_ADC_Init+0x184>
 8001a22:	4b64      	ldr	r3, [pc, #400]	; (8001bb4 <HAL_ADC_Init+0x310>)
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	e01a      	b.n	8001a5e <HAL_ADC_Init+0x1ba>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a61      	ldr	r2, [pc, #388]	; (8001bb4 <HAL_ADC_Init+0x310>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d103      	bne.n	8001a3a <HAL_ADC_Init+0x196>
 8001a32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	e011      	b.n	8001a5e <HAL_ADC_Init+0x1ba>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a60      	ldr	r2, [pc, #384]	; (8001bc0 <HAL_ADC_Init+0x31c>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d102      	bne.n	8001a4a <HAL_ADC_Init+0x1a6>
 8001a44:	4b5f      	ldr	r3, [pc, #380]	; (8001bc4 <HAL_ADC_Init+0x320>)
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	e009      	b.n	8001a5e <HAL_ADC_Init+0x1ba>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a5d      	ldr	r2, [pc, #372]	; (8001bc4 <HAL_ADC_Init+0x320>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d102      	bne.n	8001a5a <HAL_ADC_Init+0x1b6>
 8001a54:	4b5a      	ldr	r3, [pc, #360]	; (8001bc0 <HAL_ADC_Init+0x31c>)
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	e001      	b.n	8001a5e <HAL_ADC_Init+0x1ba>
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f003 0303 	and.w	r3, r3, #3
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d108      	bne.n	8001a7e <HAL_ADC_Init+0x1da>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d101      	bne.n	8001a7e <HAL_ADC_Init+0x1da>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <HAL_ADC_Init+0x1dc>
 8001a7e:	2300      	movs	r3, #0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d11c      	bne.n	8001abe <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a84:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d010      	beq.n	8001aac <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f003 0303 	and.w	r3, r3, #3
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d107      	bne.n	8001aa6 <HAL_ADC_Init+0x202>
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d101      	bne.n	8001aa6 <HAL_ADC_Init+0x202>
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e000      	b.n	8001aa8 <HAL_ADC_Init+0x204>
 8001aa6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d108      	bne.n	8001abe <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001aac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001abc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	7e5b      	ldrb	r3, [r3, #25]
 8001ac2:	035b      	lsls	r3, r3, #13
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ac8:	2a01      	cmp	r2, #1
 8001aca:	d002      	beq.n	8001ad2 <HAL_ADC_Init+0x22e>
 8001acc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ad0:	e000      	b.n	8001ad4 <HAL_ADC_Init+0x230>
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	431a      	orrs	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	431a      	orrs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d11b      	bne.n	8001b2a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	7e5b      	ldrb	r3, [r3, #25]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d109      	bne.n	8001b0e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afe:	3b01      	subs	r3, #1
 8001b00:	045a      	lsls	r2, r3, #17
 8001b02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b04:	4313      	orrs	r3, r2
 8001b06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0a:	663b      	str	r3, [r7, #96]	; 0x60
 8001b0c:	e00d      	b.n	8001b2a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001b16:	f043 0220 	orr.w	r2, r3, #32
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b22:	f043 0201 	orr.w	r2, r3, #1
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d054      	beq.n	8001bdc <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a22      	ldr	r2, [pc, #136]	; (8001bc0 <HAL_ADC_Init+0x31c>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d004      	beq.n	8001b46 <HAL_ADC_Init+0x2a2>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a20      	ldr	r2, [pc, #128]	; (8001bc4 <HAL_ADC_Init+0x320>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d140      	bne.n	8001bc8 <HAL_ADC_Init+0x324>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001b4e:	d02a      	beq.n	8001ba6 <HAL_ADC_Init+0x302>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b58:	d022      	beq.n	8001ba0 <HAL_ADC_Init+0x2fc>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001b62:	d01a      	beq.n	8001b9a <HAL_ADC_Init+0x2f6>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b68:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001b6c:	d012      	beq.n	8001b94 <HAL_ADC_Init+0x2f0>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b72:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8001b76:	d00a      	beq.n	8001b8e <HAL_ADC_Init+0x2ea>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b7c:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001b80:	d002      	beq.n	8001b88 <HAL_ADC_Init+0x2e4>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b86:	e023      	b.n	8001bd0 <HAL_ADC_Init+0x32c>
 8001b88:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001b8c:	e020      	b.n	8001bd0 <HAL_ADC_Init+0x32c>
 8001b8e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001b92:	e01d      	b.n	8001bd0 <HAL_ADC_Init+0x32c>
 8001b94:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001b98:	e01a      	b.n	8001bd0 <HAL_ADC_Init+0x32c>
 8001b9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b9e:	e017      	b.n	8001bd0 <HAL_ADC_Init+0x32c>
 8001ba0:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001ba4:	e014      	b.n	8001bd0 <HAL_ADC_Init+0x32c>
 8001ba6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001baa:	e011      	b.n	8001bd0 <HAL_ADC_Init+0x32c>
 8001bac:	20000024 	.word	0x20000024
 8001bb0:	431bde83 	.word	0x431bde83
 8001bb4:	50000100 	.word	0x50000100
 8001bb8:	50000300 	.word	0x50000300
 8001bbc:	50000700 	.word	0x50000700
 8001bc0:	50000400 	.word	0x50000400
 8001bc4:	50000500 	.word	0x50000500
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 030c 	and.w	r3, r3, #12
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d114      	bne.n	8001c14 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	6812      	ldr	r2, [r2, #0]
 8001bf4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001bf8:	f023 0302 	bic.w	r3, r3, #2
 8001bfc:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	7e1b      	ldrb	r3, [r3, #24]
 8001c02:	039a      	lsls	r2, r3, #14
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c10:	4313      	orrs	r3, r2
 8001c12:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	68da      	ldr	r2, [r3, #12]
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	; (8001c94 <HAL_ADC_Init+0x3f0>)
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	6812      	ldr	r2, [r2, #0]
 8001c22:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001c24:	430b      	orrs	r3, r1
 8001c26:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d10c      	bne.n	8001c4a <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	f023 010f 	bic.w	r1, r3, #15
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	1e5a      	subs	r2, r3, #1
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	631a      	str	r2, [r3, #48]	; 0x30
 8001c48:	e007      	b.n	8001c5a <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 020f 	bic.w	r2, r2, #15
 8001c58:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c64:	f023 0303 	bic.w	r3, r3, #3
 8001c68:	f043 0201 	orr.w	r2, r3, #1
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	641a      	str	r2, [r3, #64]	; 0x40
 8001c70:	e00a      	b.n	8001c88 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	f023 0312 	bic.w	r3, r3, #18
 8001c7a:	f043 0210 	orr.w	r2, r3, #16
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001c82:	2301      	movs	r3, #1
 8001c84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001c88:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3768      	adds	r7, #104	; 0x68
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	fff0c007 	.word	0xfff0c007

08001c98 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f003 0304 	and.w	r3, r3, #4
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f040 80f7 	bne.w	8001ea6 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d101      	bne.n	8001cc6 <HAL_ADC_Start_DMA+0x2e>
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	e0f2      	b.n	8001eac <HAL_ADC_Start_DMA+0x214>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cd6:	d004      	beq.n	8001ce2 <HAL_ADC_Start_DMA+0x4a>
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a75      	ldr	r2, [pc, #468]	; (8001eb4 <HAL_ADC_Start_DMA+0x21c>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d109      	bne.n	8001cf6 <HAL_ADC_Start_DMA+0x5e>
 8001ce2:	4b75      	ldr	r3, [pc, #468]	; (8001eb8 <HAL_ADC_Start_DMA+0x220>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 031f 	and.w	r3, r3, #31
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	bf0c      	ite	eq
 8001cee:	2301      	moveq	r3, #1
 8001cf0:	2300      	movne	r3, #0
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	e008      	b.n	8001d08 <HAL_ADC_Start_DMA+0x70>
 8001cf6:	4b71      	ldr	r3, [pc, #452]	; (8001ebc <HAL_ADC_Start_DMA+0x224>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	bf0c      	ite	eq
 8001d02:	2301      	moveq	r3, #1
 8001d04:	2300      	movne	r3, #0
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	f000 80c5 	beq.w	8001e98 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 fd22 	bl	8002758 <ADC_Enable>
 8001d14:	4603      	mov	r3, r0
 8001d16:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001d18:	7dfb      	ldrb	r3, [r7, #23]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f040 80b7 	bne.w	8001e8e <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d24:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d28:	f023 0301 	bic.w	r3, r3, #1
 8001d2c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d3c:	d004      	beq.n	8001d48 <HAL_ADC_Start_DMA+0xb0>
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a5c      	ldr	r2, [pc, #368]	; (8001eb4 <HAL_ADC_Start_DMA+0x21c>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d106      	bne.n	8001d56 <HAL_ADC_Start_DMA+0xbe>
 8001d48:	4b5b      	ldr	r3, [pc, #364]	; (8001eb8 <HAL_ADC_Start_DMA+0x220>)
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f003 031f 	and.w	r3, r3, #31
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d010      	beq.n	8001d76 <HAL_ADC_Start_DMA+0xde>
 8001d54:	e005      	b.n	8001d62 <HAL_ADC_Start_DMA+0xca>
 8001d56:	4b59      	ldr	r3, [pc, #356]	; (8001ebc <HAL_ADC_Start_DMA+0x224>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 031f 	and.w	r3, r3, #31
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d009      	beq.n	8001d76 <HAL_ADC_Start_DMA+0xde>
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d6a:	d004      	beq.n	8001d76 <HAL_ADC_Start_DMA+0xde>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a53      	ldr	r2, [pc, #332]	; (8001ec0 <HAL_ADC_Start_DMA+0x228>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d115      	bne.n	8001da2 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d036      	beq.n	8001dfe <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d98:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001da0:	e02d      	b.n	8001dfe <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001db6:	d004      	beq.n	8001dc2 <HAL_ADC_Start_DMA+0x12a>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a3d      	ldr	r2, [pc, #244]	; (8001eb4 <HAL_ADC_Start_DMA+0x21c>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d10a      	bne.n	8001dd8 <HAL_ADC_Start_DMA+0x140>
 8001dc2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	bf14      	ite	ne
 8001dd0:	2301      	movne	r3, #1
 8001dd2:	2300      	moveq	r3, #0
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	e008      	b.n	8001dea <HAL_ADC_Start_DMA+0x152>
 8001dd8:	4b39      	ldr	r3, [pc, #228]	; (8001ec0 <HAL_ADC_Start_DMA+0x228>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	bf14      	ite	ne
 8001de4:	2301      	movne	r3, #1
 8001de6:	2300      	moveq	r3, #0
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001df6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e0a:	d106      	bne.n	8001e1a <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e10:	f023 0206 	bic.w	r2, r3, #6
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	645a      	str	r2, [r3, #68]	; 0x44
 8001e18:	e002      	b.n	8001e20 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2c:	4a25      	ldr	r2, [pc, #148]	; (8001ec4 <HAL_ADC_Start_DMA+0x22c>)
 8001e2e:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e34:	4a24      	ldr	r2, [pc, #144]	; (8001ec8 <HAL_ADC_Start_DMA+0x230>)
 8001e36:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e3c:	4a23      	ldr	r2, [pc, #140]	; (8001ecc <HAL_ADC_Start_DMA+0x234>)
 8001e3e:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	221c      	movs	r2, #28
 8001e46:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	685a      	ldr	r2, [r3, #4]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 0210 	orr.w	r2, r2, #16
 8001e56:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 0201 	orr.w	r2, r2, #1
 8001e66:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	3340      	adds	r3, #64	; 0x40
 8001e72:	4619      	mov	r1, r3
 8001e74:	68ba      	ldr	r2, [r7, #8]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f000 fe90 	bl	8002b9c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f042 0204 	orr.w	r2, r2, #4
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	e00d      	b.n	8001eaa <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001e96:	e008      	b.n	8001eaa <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001ea4:	e001      	b.n	8001eaa <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	50000100 	.word	0x50000100
 8001eb8:	50000300 	.word	0x50000300
 8001ebc:	50000700 	.word	0x50000700
 8001ec0:	50000400 	.word	0x50000400
 8001ec4:	0800268d 	.word	0x0800268d
 8001ec8:	08002707 	.word	0x08002707
 8001ecc:	08002723 	.word	0x08002723

08001ed0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b09b      	sub	sp, #108	; 0x6c
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eda:	2300      	movs	r3, #0
 8001edc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d101      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x22>
 8001eee:	2302      	movs	r3, #2
 8001ef0:	e2ca      	b.n	8002488 <HAL_ADC_ConfigChannel+0x5b8>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 0304 	and.w	r3, r3, #4
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f040 82ae 	bne.w	8002466 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2b04      	cmp	r3, #4
 8001f10:	d81c      	bhi.n	8001f4c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685a      	ldr	r2, [r3, #4]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	4413      	add	r3, r2
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	461a      	mov	r2, r3
 8001f26:	231f      	movs	r3, #31
 8001f28:	4093      	lsls	r3, r2
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	4019      	ands	r1, r3
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	6818      	ldr	r0, [r3, #0]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	4613      	mov	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4413      	add	r3, r2
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	430a      	orrs	r2, r1
 8001f48:	631a      	str	r2, [r3, #48]	; 0x30
 8001f4a:	e063      	b.n	8002014 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	2b09      	cmp	r3, #9
 8001f52:	d81e      	bhi.n	8001f92 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	4413      	add	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	3b1e      	subs	r3, #30
 8001f68:	221f      	movs	r2, #31
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	4019      	ands	r1, r3
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	6818      	ldr	r0, [r3, #0]
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4413      	add	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	3b1e      	subs	r3, #30
 8001f84:	fa00 f203 	lsl.w	r2, r0, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	635a      	str	r2, [r3, #52]	; 0x34
 8001f90:	e040      	b.n	8002014 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b0e      	cmp	r3, #14
 8001f98:	d81e      	bhi.n	8001fd8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	4413      	add	r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	3b3c      	subs	r3, #60	; 0x3c
 8001fae:	221f      	movs	r2, #31
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	4019      	ands	r1, r3
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	6818      	ldr	r0, [r3, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	3b3c      	subs	r3, #60	; 0x3c
 8001fca:	fa00 f203 	lsl.w	r2, r0, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	639a      	str	r2, [r3, #56]	; 0x38
 8001fd6:	e01d      	b.n	8002014 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	3b5a      	subs	r3, #90	; 0x5a
 8001fec:	221f      	movs	r2, #31
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	4019      	ands	r1, r3
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	4613      	mov	r3, r2
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	4413      	add	r3, r2
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	3b5a      	subs	r3, #90	; 0x5a
 8002008:	fa00 f203 	lsl.w	r2, r0, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	430a      	orrs	r2, r1
 8002012:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 030c 	and.w	r3, r3, #12
 800201e:	2b00      	cmp	r3, #0
 8002020:	f040 80e5 	bne.w	80021ee <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b09      	cmp	r3, #9
 800202a:	d91c      	bls.n	8002066 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6999      	ldr	r1, [r3, #24]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	4613      	mov	r3, r2
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	4413      	add	r3, r2
 800203c:	3b1e      	subs	r3, #30
 800203e:	2207      	movs	r2, #7
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	43db      	mvns	r3, r3
 8002046:	4019      	ands	r1, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	6898      	ldr	r0, [r3, #8]
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	3b1e      	subs	r3, #30
 8002058:	fa00 f203 	lsl.w	r2, r0, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	619a      	str	r2, [r3, #24]
 8002064:	e019      	b.n	800209a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	6959      	ldr	r1, [r3, #20]
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	4613      	mov	r3, r2
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	4413      	add	r3, r2
 8002076:	2207      	movs	r2, #7
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43db      	mvns	r3, r3
 800207e:	4019      	ands	r1, r3
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	6898      	ldr	r0, [r3, #8]
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4613      	mov	r3, r2
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	4413      	add	r3, r2
 800208e:	fa00 f203 	lsl.w	r2, r0, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	695a      	ldr	r2, [r3, #20]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	08db      	lsrs	r3, r3, #3
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	691b      	ldr	r3, [r3, #16]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	2b03      	cmp	r3, #3
 80020ba:	d84f      	bhi.n	800215c <HAL_ADC_ConfigChannel+0x28c>
 80020bc:	a201      	add	r2, pc, #4	; (adr r2, 80020c4 <HAL_ADC_ConfigChannel+0x1f4>)
 80020be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c2:	bf00      	nop
 80020c4:	080020d5 	.word	0x080020d5
 80020c8:	080020f7 	.word	0x080020f7
 80020cc:	08002119 	.word	0x08002119
 80020d0:	0800213b 	.word	0x0800213b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020da:	4b9a      	ldr	r3, [pc, #616]	; (8002344 <HAL_ADC_ConfigChannel+0x474>)
 80020dc:	4013      	ands	r3, r2
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	6812      	ldr	r2, [r2, #0]
 80020e2:	0691      	lsls	r1, r2, #26
 80020e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80020e6:	430a      	orrs	r2, r1
 80020e8:	431a      	orrs	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80020f2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80020f4:	e07e      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80020fc:	4b91      	ldr	r3, [pc, #580]	; (8002344 <HAL_ADC_ConfigChannel+0x474>)
 80020fe:	4013      	ands	r3, r2
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	6812      	ldr	r2, [r2, #0]
 8002104:	0691      	lsls	r1, r2, #26
 8002106:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002108:	430a      	orrs	r2, r1
 800210a:	431a      	orrs	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002114:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002116:	e06d      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800211e:	4b89      	ldr	r3, [pc, #548]	; (8002344 <HAL_ADC_ConfigChannel+0x474>)
 8002120:	4013      	ands	r3, r2
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	6812      	ldr	r2, [r2, #0]
 8002126:	0691      	lsls	r1, r2, #26
 8002128:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800212a:	430a      	orrs	r2, r1
 800212c:	431a      	orrs	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002136:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002138:	e05c      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002140:	4b80      	ldr	r3, [pc, #512]	; (8002344 <HAL_ADC_ConfigChannel+0x474>)
 8002142:	4013      	ands	r3, r2
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	6812      	ldr	r2, [r2, #0]
 8002148:	0691      	lsls	r1, r2, #26
 800214a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800214c:	430a      	orrs	r2, r1
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002158:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800215a:	e04b      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002162:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	069b      	lsls	r3, r3, #26
 800216c:	429a      	cmp	r2, r3
 800216e:	d107      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800217e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002186:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	069b      	lsls	r3, r3, #26
 8002190:	429a      	cmp	r2, r3
 8002192:	d107      	bne.n	80021a4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021a2:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	069b      	lsls	r3, r3, #26
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d107      	bne.n	80021c8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021c6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	069b      	lsls	r3, r3, #26
 80021d8:	429a      	cmp	r2, r3
 80021da:	d10a      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021ea:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80021ec:	e001      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80021ee:	bf00      	nop
 80021f0:	e000      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80021f2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d108      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x344>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0301 	and.w	r3, r3, #1
 800220c:	2b01      	cmp	r3, #1
 800220e:	d101      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x344>
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <HAL_ADC_ConfigChannel+0x346>
 8002214:	2300      	movs	r3, #0
 8002216:	2b00      	cmp	r3, #0
 8002218:	f040 8130 	bne.w	800247c <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d00f      	beq.n	8002244 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2201      	movs	r2, #1
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43da      	mvns	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	400a      	ands	r2, r1
 800223e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002242:	e049      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2201      	movs	r2, #1
 8002252:	409a      	lsls	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	430a      	orrs	r2, r1
 800225a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2b09      	cmp	r3, #9
 8002264:	d91c      	bls.n	80022a0 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6999      	ldr	r1, [r3, #24]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4613      	mov	r3, r2
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	4413      	add	r3, r2
 8002276:	3b1b      	subs	r3, #27
 8002278:	2207      	movs	r2, #7
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	4019      	ands	r1, r3
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	6898      	ldr	r0, [r3, #8]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	4613      	mov	r3, r2
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	4413      	add	r3, r2
 8002290:	3b1b      	subs	r3, #27
 8002292:	fa00 f203 	lsl.w	r2, r0, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	619a      	str	r2, [r3, #24]
 800229e:	e01b      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6959      	ldr	r1, [r3, #20]
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	1c5a      	adds	r2, r3, #1
 80022ac:	4613      	mov	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4413      	add	r3, r2
 80022b2:	2207      	movs	r2, #7
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	4019      	ands	r1, r3
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	6898      	ldr	r0, [r3, #8]
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	4613      	mov	r3, r2
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	4413      	add	r3, r2
 80022cc:	fa00 f203 	lsl.w	r2, r0, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022e0:	d004      	beq.n	80022ec <HAL_ADC_ConfigChannel+0x41c>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a18      	ldr	r2, [pc, #96]	; (8002348 <HAL_ADC_ConfigChannel+0x478>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d101      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x420>
 80022ec:	4b17      	ldr	r3, [pc, #92]	; (800234c <HAL_ADC_ConfigChannel+0x47c>)
 80022ee:	e000      	b.n	80022f2 <HAL_ADC_ConfigChannel+0x422>
 80022f0:	4b17      	ldr	r3, [pc, #92]	; (8002350 <HAL_ADC_ConfigChannel+0x480>)
 80022f2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b10      	cmp	r3, #16
 80022fa:	d105      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80022fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002304:	2b00      	cmp	r3, #0
 8002306:	d015      	beq.n	8002334 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800230c:	2b11      	cmp	r3, #17
 800230e:	d105      	bne.n	800231c <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002310:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00b      	beq.n	8002334 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002320:	2b12      	cmp	r3, #18
 8002322:	f040 80ab 	bne.w	800247c <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002326:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800232e:	2b00      	cmp	r3, #0
 8002330:	f040 80a4 	bne.w	800247c <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800233c:	d10a      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x484>
 800233e:	4b02      	ldr	r3, [pc, #8]	; (8002348 <HAL_ADC_ConfigChannel+0x478>)
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	e022      	b.n	800238a <HAL_ADC_ConfigChannel+0x4ba>
 8002344:	83fff000 	.word	0x83fff000
 8002348:	50000100 	.word	0x50000100
 800234c:	50000300 	.word	0x50000300
 8002350:	50000700 	.word	0x50000700
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a4e      	ldr	r2, [pc, #312]	; (8002494 <HAL_ADC_ConfigChannel+0x5c4>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d103      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x496>
 800235e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	e011      	b.n	800238a <HAL_ADC_ConfigChannel+0x4ba>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a4b      	ldr	r2, [pc, #300]	; (8002498 <HAL_ADC_ConfigChannel+0x5c8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d102      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x4a6>
 8002370:	4b4a      	ldr	r3, [pc, #296]	; (800249c <HAL_ADC_ConfigChannel+0x5cc>)
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	e009      	b.n	800238a <HAL_ADC_ConfigChannel+0x4ba>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a48      	ldr	r2, [pc, #288]	; (800249c <HAL_ADC_ConfigChannel+0x5cc>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d102      	bne.n	8002386 <HAL_ADC_ConfigChannel+0x4b6>
 8002380:	4b45      	ldr	r3, [pc, #276]	; (8002498 <HAL_ADC_ConfigChannel+0x5c8>)
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	e001      	b.n	800238a <HAL_ADC_ConfigChannel+0x4ba>
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b01      	cmp	r3, #1
 8002396:	d108      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x4da>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x4da>
 80023a6:	2301      	movs	r3, #1
 80023a8:	e000      	b.n	80023ac <HAL_ADC_ConfigChannel+0x4dc>
 80023aa:	2300      	movs	r3, #0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d150      	bne.n	8002452 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80023b0:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d010      	beq.n	80023d8 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 0303 	and.w	r3, r3, #3
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d107      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x502>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d101      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x502>
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x504>
 80023d2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d13c      	bne.n	8002452 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b10      	cmp	r3, #16
 80023de:	d11d      	bne.n	800241c <HAL_ADC_ConfigChannel+0x54c>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023e8:	d118      	bne.n	800241c <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80023ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023f4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023f6:	4b2a      	ldr	r3, [pc, #168]	; (80024a0 <HAL_ADC_ConfigChannel+0x5d0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a2a      	ldr	r2, [pc, #168]	; (80024a4 <HAL_ADC_ConfigChannel+0x5d4>)
 80023fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002400:	0c9a      	lsrs	r2, r3, #18
 8002402:	4613      	mov	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800240c:	e002      	b.n	8002414 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	3b01      	subs	r3, #1
 8002412:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d1f9      	bne.n	800240e <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800241a:	e02e      	b.n	800247a <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2b11      	cmp	r3, #17
 8002422:	d10b      	bne.n	800243c <HAL_ADC_ConfigChannel+0x56c>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800242c:	d106      	bne.n	800243c <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800242e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002436:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002438:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800243a:	e01e      	b.n	800247a <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b12      	cmp	r3, #18
 8002442:	d11a      	bne.n	800247a <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002444:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800244c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800244e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002450:	e013      	b.n	800247a <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f043 0220 	orr.w	r2, r3, #32
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002464:	e00a      	b.n	800247c <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246a:	f043 0220 	orr.w	r2, r3, #32
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002478:	e000      	b.n	800247c <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800247a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002484:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002488:	4618      	mov	r0, r3
 800248a:	376c      	adds	r7, #108	; 0x6c
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	50000100 	.word	0x50000100
 8002498:	50000400 	.word	0x50000400
 800249c:	50000500 	.word	0x50000500
 80024a0:	20000024 	.word	0x20000024
 80024a4:	431bde83 	.word	0x431bde83

080024a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b099      	sub	sp, #100	; 0x64
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024c0:	d102      	bne.n	80024c8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80024c2:	4b6d      	ldr	r3, [pc, #436]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	e01a      	b.n	80024fe <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a6a      	ldr	r2, [pc, #424]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d103      	bne.n	80024da <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80024d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	e011      	b.n	80024fe <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a67      	ldr	r2, [pc, #412]	; (800267c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d102      	bne.n	80024ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80024e4:	4b66      	ldr	r3, [pc, #408]	; (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	e009      	b.n	80024fe <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a64      	ldr	r2, [pc, #400]	; (8002680 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d102      	bne.n	80024fa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80024f4:	4b61      	ldr	r3, [pc, #388]	; (800267c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80024f6:	60bb      	str	r3, [r7, #8]
 80024f8:	e001      	b.n	80024fe <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80024fa:	2300      	movs	r3, #0
 80024fc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d101      	bne.n	8002508 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0b0      	b.n	800266a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800250e:	2b01      	cmp	r3, #1
 8002510:	d101      	bne.n	8002516 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002512:	2302      	movs	r3, #2
 8002514:	e0a9      	b.n	800266a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	2b00      	cmp	r3, #0
 800252a:	f040 808d 	bne.w	8002648 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f003 0304 	and.w	r3, r3, #4
 8002536:	2b00      	cmp	r3, #0
 8002538:	f040 8086 	bne.w	8002648 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002544:	d004      	beq.n	8002550 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a4b      	ldr	r2, [pc, #300]	; (8002678 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d101      	bne.n	8002554 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002550:	4b4c      	ldr	r3, [pc, #304]	; (8002684 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002552:	e000      	b.n	8002556 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002554:	4b4c      	ldr	r3, [pc, #304]	; (8002688 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002556:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d040      	beq.n	80025e2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002560:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	6859      	ldr	r1, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002572:	035b      	lsls	r3, r3, #13
 8002574:	430b      	orrs	r3, r1
 8002576:	431a      	orrs	r2, r3
 8002578:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800257a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	2b01      	cmp	r3, #1
 8002588:	d108      	bne.n	800259c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002598:	2301      	movs	r3, #1
 800259a:	e000      	b.n	800259e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800259c:	2300      	movs	r3, #0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d15c      	bne.n	800265c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d107      	bne.n	80025be <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d101      	bne.n	80025be <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80025ba:	2301      	movs	r3, #1
 80025bc:	e000      	b.n	80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80025be:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d14b      	bne.n	800265c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80025c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80025cc:	f023 030f 	bic.w	r3, r3, #15
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	6811      	ldr	r1, [r2, #0]
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	6892      	ldr	r2, [r2, #8]
 80025d8:	430a      	orrs	r2, r1
 80025da:	431a      	orrs	r2, r3
 80025dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025de:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80025e0:	e03c      	b.n	800265c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80025e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80025ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025ec:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d108      	bne.n	800260e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b01      	cmp	r3, #1
 8002608:	d101      	bne.n	800260e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800260e:	2300      	movs	r3, #0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d123      	bne.n	800265c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f003 0303 	and.w	r3, r3, #3
 800261c:	2b01      	cmp	r3, #1
 800261e:	d107      	bne.n	8002630 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800262c:	2301      	movs	r3, #1
 800262e:	e000      	b.n	8002632 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002630:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002632:	2b00      	cmp	r3, #0
 8002634:	d112      	bne.n	800265c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002636:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800263e:	f023 030f 	bic.w	r3, r3, #15
 8002642:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002644:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002646:	e009      	b.n	800265c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264c:	f043 0220 	orr.w	r2, r3, #32
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800265a:	e000      	b.n	800265e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800265c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002666:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800266a:	4618      	mov	r0, r3
 800266c:	3764      	adds	r7, #100	; 0x64
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	50000100 	.word	0x50000100
 800267c:	50000400 	.word	0x50000400
 8002680:	50000500 	.word	0x50000500
 8002684:	50000300 	.word	0x50000300
 8002688:	50000700 	.word	0x50000700

0800268c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002698:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d126      	bne.n	80026f4 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d115      	bne.n	80026ec <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d111      	bne.n	80026ec <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d105      	bne.n	80026ec <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e4:	f043 0201 	orr.w	r2, r3, #1
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f7fe fd73 	bl	80011d8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80026f2:	e004      	b.n	80026fe <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	4798      	blx	r3
}
 80026fe:	bf00      	nop
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b084      	sub	sp, #16
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002712:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f7ff f8b1 	bl	800187c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b084      	sub	sp, #16
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002734:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002740:	f043 0204 	orr.w	r2, r3, #4
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f7ff f8a1 	bl	8001890 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
	...

08002758 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002760:	2300      	movs	r3, #0
 8002762:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 0303 	and.w	r3, r3, #3
 800276e:	2b01      	cmp	r3, #1
 8002770:	d108      	bne.n	8002784 <ADC_Enable+0x2c>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	2b01      	cmp	r3, #1
 800277e:	d101      	bne.n	8002784 <ADC_Enable+0x2c>
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <ADC_Enable+0x2e>
 8002784:	2300      	movs	r3, #0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d143      	bne.n	8002812 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	4b22      	ldr	r3, [pc, #136]	; (800281c <ADC_Enable+0xc4>)
 8002792:	4013      	ands	r3, r2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00d      	beq.n	80027b4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279c:	f043 0210 	orr.w	r2, r3, #16
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a8:	f043 0201 	orr.w	r2, r3, #1
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e02f      	b.n	8002814 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f042 0201 	orr.w	r2, r2, #1
 80027c2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80027c4:	f7ff f82a 	bl	800181c <HAL_GetTick>
 80027c8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80027ca:	e01b      	b.n	8002804 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027cc:	f7ff f826 	bl	800181c <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d914      	bls.n	8002804 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d00d      	beq.n	8002804 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ec:	f043 0210 	orr.w	r2, r3, #16
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f8:	f043 0201 	orr.w	r2, r3, #1
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e007      	b.n	8002814 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b01      	cmp	r3, #1
 8002810:	d1dc      	bne.n	80027cc <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	8000003f 	.word	0x8000003f

08002820 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 0303 	and.w	r3, r3, #3
 8002836:	2b01      	cmp	r3, #1
 8002838:	d108      	bne.n	800284c <ADC_Disable+0x2c>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <ADC_Disable+0x2c>
 8002848:	2301      	movs	r3, #1
 800284a:	e000      	b.n	800284e <ADC_Disable+0x2e>
 800284c:	2300      	movs	r3, #0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d047      	beq.n	80028e2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 030d 	and.w	r3, r3, #13
 800285c:	2b01      	cmp	r3, #1
 800285e:	d10f      	bne.n	8002880 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0202 	orr.w	r2, r2, #2
 800286e:	609a      	str	r2, [r3, #8]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2203      	movs	r2, #3
 8002876:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002878:	f7fe ffd0 	bl	800181c <HAL_GetTick>
 800287c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800287e:	e029      	b.n	80028d4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	f043 0210 	orr.w	r2, r3, #16
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002890:	f043 0201 	orr.w	r2, r3, #1
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e023      	b.n	80028e4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800289c:	f7fe ffbe 	bl	800181c <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d914      	bls.n	80028d4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d10d      	bne.n	80028d4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	f043 0210 	orr.w	r2, r3, #16
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c8:	f043 0201 	orr.w	r2, r3, #1
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e007      	b.n	80028e4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d0dc      	beq.n	800289c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028fc:	4b0c      	ldr	r3, [pc, #48]	; (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002908:	4013      	ands	r3, r2
 800290a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002914:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800291c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800291e:	4a04      	ldr	r2, [pc, #16]	; (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	60d3      	str	r3, [r2, #12]
}
 8002924:	bf00      	nop
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002938:	4b04      	ldr	r3, [pc, #16]	; (800294c <__NVIC_GetPriorityGrouping+0x18>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	0a1b      	lsrs	r3, r3, #8
 800293e:	f003 0307 	and.w	r3, r3, #7
}
 8002942:	4618      	mov	r0, r3
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295e:	2b00      	cmp	r3, #0
 8002960:	db0b      	blt.n	800297a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002962:	79fb      	ldrb	r3, [r7, #7]
 8002964:	f003 021f 	and.w	r2, r3, #31
 8002968:	4907      	ldr	r1, [pc, #28]	; (8002988 <__NVIC_EnableIRQ+0x38>)
 800296a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296e:	095b      	lsrs	r3, r3, #5
 8002970:	2001      	movs	r0, #1
 8002972:	fa00 f202 	lsl.w	r2, r0, r2
 8002976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800297a:	bf00      	nop
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	e000e100 	.word	0xe000e100

0800298c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	6039      	str	r1, [r7, #0]
 8002996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299c:	2b00      	cmp	r3, #0
 800299e:	db0a      	blt.n	80029b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	490c      	ldr	r1, [pc, #48]	; (80029d8 <__NVIC_SetPriority+0x4c>)
 80029a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029aa:	0112      	lsls	r2, r2, #4
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	440b      	add	r3, r1
 80029b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b4:	e00a      	b.n	80029cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	4908      	ldr	r1, [pc, #32]	; (80029dc <__NVIC_SetPriority+0x50>)
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	3b04      	subs	r3, #4
 80029c4:	0112      	lsls	r2, r2, #4
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	440b      	add	r3, r1
 80029ca:	761a      	strb	r2, [r3, #24]
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000e100 	.word	0xe000e100
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b089      	sub	sp, #36	; 0x24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	f1c3 0307 	rsb	r3, r3, #7
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	bf28      	it	cs
 80029fe:	2304      	movcs	r3, #4
 8002a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3304      	adds	r3, #4
 8002a06:	2b06      	cmp	r3, #6
 8002a08:	d902      	bls.n	8002a10 <NVIC_EncodePriority+0x30>
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3b03      	subs	r3, #3
 8002a0e:	e000      	b.n	8002a12 <NVIC_EncodePriority+0x32>
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a14:	f04f 32ff 	mov.w	r2, #4294967295
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43da      	mvns	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	401a      	ands	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a28:	f04f 31ff 	mov.w	r1, #4294967295
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	43d9      	mvns	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	4313      	orrs	r3, r2
         );
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3724      	adds	r7, #36	; 0x24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a58:	d301      	bcc.n	8002a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e00f      	b.n	8002a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a5e:	4a0a      	ldr	r2, [pc, #40]	; (8002a88 <SysTick_Config+0x40>)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a66:	210f      	movs	r1, #15
 8002a68:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6c:	f7ff ff8e 	bl	800298c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a70:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <SysTick_Config+0x40>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a76:	4b04      	ldr	r3, [pc, #16]	; (8002a88 <SysTick_Config+0x40>)
 8002a78:	2207      	movs	r2, #7
 8002a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	e000e010 	.word	0xe000e010

08002a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ff29 	bl	80028ec <__NVIC_SetPriorityGrouping>
}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b086      	sub	sp, #24
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
 8002aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ab4:	f7ff ff3e 	bl	8002934 <__NVIC_GetPriorityGrouping>
 8002ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	68b9      	ldr	r1, [r7, #8]
 8002abe:	6978      	ldr	r0, [r7, #20]
 8002ac0:	f7ff ff8e 	bl	80029e0 <NVIC_EncodePriority>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aca:	4611      	mov	r1, r2
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff ff5d 	bl	800298c <__NVIC_SetPriority>
}
 8002ad2:	bf00      	nop
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff ff31 	bl	8002950 <__NVIC_EnableIRQ>
}
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b082      	sub	sp, #8
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7ff ffa2 	bl	8002a48 <SysTick_Config>
 8002b04:	4603      	mov	r3, r0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b084      	sub	sp, #16
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e037      	b.n	8002b94 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2202      	movs	r2, #2
 8002b28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002b3a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002b3e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002b48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b68:	68fa      	ldr	r2, [r7, #12]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f9b8 	bl	8002eec <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}  
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d101      	bne.n	8002bbc <HAL_DMA_Start_IT+0x20>
 8002bb8:	2302      	movs	r3, #2
 8002bba:	e04a      	b.n	8002c52 <HAL_DMA_Start_IT+0xb6>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d13a      	bne.n	8002c44 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 0201 	bic.w	r2, r2, #1
 8002bea:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	68b9      	ldr	r1, [r7, #8]
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 f94b 	bl	8002e8e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d008      	beq.n	8002c12 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 020e 	orr.w	r2, r2, #14
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	e00f      	b.n	8002c32 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f042 020a 	orr.w	r2, r2, #10
 8002c20:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 0204 	bic.w	r2, r2, #4
 8002c30:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f042 0201 	orr.w	r2, r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	e005      	b.n	8002c50 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002c50:	7dfb      	ldrb	r3, [r7, #23]
} 
 8002c52:	4618      	mov	r0, r3
 8002c54:	3718      	adds	r7, #24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d008      	beq.n	8002c7e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2204      	movs	r2, #4
 8002c70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e020      	b.n	8002cc0 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 020e 	bic.w	r2, r2, #14
 8002c8c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 0201 	bic.w	r2, r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8002cac:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d005      	beq.n	8002cee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	73fb      	strb	r3, [r7, #15]
 8002cec:	e027      	b.n	8002d3e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 020e 	bic.w	r2, r2, #14
 8002cfc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0201 	bic.w	r2, r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d16:	2101      	movs	r1, #1
 8002d18:	fa01 f202 	lsl.w	r2, r1, r2
 8002d1c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	4798      	blx	r3
    } 
  }
  return status;
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d64:	2204      	movs	r2, #4
 8002d66:	409a      	lsls	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d024      	beq.n	8002dba <HAL_DMA_IRQHandler+0x72>
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	f003 0304 	and.w	r3, r3, #4
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d01f      	beq.n	8002dba <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0320 	and.w	r3, r3, #32
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d107      	bne.n	8002d98 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f022 0204 	bic.w	r2, r2, #4
 8002d96:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da0:	2104      	movs	r1, #4
 8002da2:	fa01 f202 	lsl.w	r2, r1, r2
 8002da6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d06a      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002db8:	e065      	b.n	8002e86 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	409a      	lsls	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d02c      	beq.n	8002e24 <HAL_DMA_IRQHandler+0xdc>
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d027      	beq.n	8002e24 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0320 	and.w	r3, r3, #32
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10b      	bne.n	8002dfa <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 020a 	bic.w	r2, r2, #10
 8002df0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e02:	2102      	movs	r1, #2
 8002e04:	fa01 f202 	lsl.w	r2, r1, r2
 8002e08:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d035      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002e22:	e030      	b.n	8002e86 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e28:	2208      	movs	r2, #8
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d028      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x13e>
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	f003 0308 	and.w	r3, r3, #8
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d023      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 020e 	bic.w	r2, r2, #14
 8002e4c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e56:	2101      	movs	r1, #1
 8002e58:	fa01 f202 	lsl.w	r2, r1, r2
 8002e5c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d004      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	4798      	blx	r3
    }
  }
}  
 8002e84:	e7ff      	b.n	8002e86 <HAL_DMA_IRQHandler+0x13e>
 8002e86:	bf00      	nop
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	b085      	sub	sp, #20
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	60f8      	str	r0, [r7, #12]
 8002e96:	60b9      	str	r1, [r7, #8]
 8002e98:	607a      	str	r2, [r7, #4]
 8002e9a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eaa:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b10      	cmp	r3, #16
 8002eba:	d108      	bne.n	8002ece <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68ba      	ldr	r2, [r7, #8]
 8002eca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ecc:	e007      	b.n	8002ede <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	60da      	str	r2, [r3, #12]
}
 8002ede:	bf00      	nop
 8002ee0:	3714      	adds	r7, #20
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
	...

08002eec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4b14      	ldr	r3, [pc, #80]	; (8002f4c <DMA_CalcBaseAndBitshift+0x60>)
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d80f      	bhi.n	8002f20 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <DMA_CalcBaseAndBitshift+0x64>)
 8002f08:	4413      	add	r3, r2
 8002f0a:	4a12      	ldr	r2, [pc, #72]	; (8002f54 <DMA_CalcBaseAndBitshift+0x68>)
 8002f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	009a      	lsls	r2, r3, #2
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a0f      	ldr	r2, [pc, #60]	; (8002f58 <DMA_CalcBaseAndBitshift+0x6c>)
 8002f1c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002f1e:	e00e      	b.n	8002f3e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	4b0d      	ldr	r3, [pc, #52]	; (8002f5c <DMA_CalcBaseAndBitshift+0x70>)
 8002f28:	4413      	add	r3, r2
 8002f2a:	4a0a      	ldr	r2, [pc, #40]	; (8002f54 <DMA_CalcBaseAndBitshift+0x68>)
 8002f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f30:	091b      	lsrs	r3, r3, #4
 8002f32:	009a      	lsls	r2, r3, #2
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a09      	ldr	r2, [pc, #36]	; (8002f60 <DMA_CalcBaseAndBitshift+0x74>)
 8002f3c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	40020407 	.word	0x40020407
 8002f50:	bffdfff8 	.word	0xbffdfff8
 8002f54:	cccccccd 	.word	0xcccccccd
 8002f58:	40020000 	.word	0x40020000
 8002f5c:	bffdfbf8 	.word	0xbffdfbf8
 8002f60:	40020400 	.word	0x40020400

08002f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b087      	sub	sp, #28
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f72:	e160      	b.n	8003236 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	2101      	movs	r1, #1
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f80:	4013      	ands	r3, r2
 8002f82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f000 8152 	beq.w	8003230 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f003 0303 	and.w	r3, r3, #3
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d005      	beq.n	8002fa4 <HAL_GPIO_Init+0x40>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 0303 	and.w	r3, r3, #3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d130      	bne.n	8003006 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	2203      	movs	r2, #3
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	68da      	ldr	r2, [r3, #12]
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	693a      	ldr	r2, [r7, #16]
 8002fd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fda:	2201      	movs	r2, #1
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	091b      	lsrs	r3, r3, #4
 8002ff0:	f003 0201 	and.w	r2, r3, #1
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	2b03      	cmp	r3, #3
 8003010:	d017      	beq.n	8003042 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	2203      	movs	r2, #3
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	4013      	ands	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f003 0303 	and.w	r3, r3, #3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d123      	bne.n	8003096 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	08da      	lsrs	r2, r3, #3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3208      	adds	r2, #8
 8003056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800305a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	220f      	movs	r2, #15
 8003066:	fa02 f303 	lsl.w	r3, r2, r3
 800306a:	43db      	mvns	r3, r3
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4013      	ands	r3, r2
 8003070:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	691a      	ldr	r2, [r3, #16]
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	4313      	orrs	r3, r2
 8003086:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	08da      	lsrs	r2, r3, #3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	3208      	adds	r2, #8
 8003090:	6939      	ldr	r1, [r7, #16]
 8003092:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	2203      	movs	r2, #3
 80030a2:	fa02 f303 	lsl.w	r3, r2, r3
 80030a6:	43db      	mvns	r3, r3
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	4013      	ands	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f003 0203 	and.w	r2, r3, #3
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 80ac 	beq.w	8003230 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030d8:	4b5e      	ldr	r3, [pc, #376]	; (8003254 <HAL_GPIO_Init+0x2f0>)
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	4a5d      	ldr	r2, [pc, #372]	; (8003254 <HAL_GPIO_Init+0x2f0>)
 80030de:	f043 0301 	orr.w	r3, r3, #1
 80030e2:	6193      	str	r3, [r2, #24]
 80030e4:	4b5b      	ldr	r3, [pc, #364]	; (8003254 <HAL_GPIO_Init+0x2f0>)
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	f003 0301 	and.w	r3, r3, #1
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80030f0:	4a59      	ldr	r2, [pc, #356]	; (8003258 <HAL_GPIO_Init+0x2f4>)
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	089b      	lsrs	r3, r3, #2
 80030f6:	3302      	adds	r3, #2
 80030f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f003 0303 	and.w	r3, r3, #3
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	220f      	movs	r2, #15
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	4013      	ands	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800311a:	d025      	beq.n	8003168 <HAL_GPIO_Init+0x204>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a4f      	ldr	r2, [pc, #316]	; (800325c <HAL_GPIO_Init+0x2f8>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d01f      	beq.n	8003164 <HAL_GPIO_Init+0x200>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a4e      	ldr	r2, [pc, #312]	; (8003260 <HAL_GPIO_Init+0x2fc>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d019      	beq.n	8003160 <HAL_GPIO_Init+0x1fc>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a4d      	ldr	r2, [pc, #308]	; (8003264 <HAL_GPIO_Init+0x300>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d013      	beq.n	800315c <HAL_GPIO_Init+0x1f8>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a4c      	ldr	r2, [pc, #304]	; (8003268 <HAL_GPIO_Init+0x304>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d00d      	beq.n	8003158 <HAL_GPIO_Init+0x1f4>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a4b      	ldr	r2, [pc, #300]	; (800326c <HAL_GPIO_Init+0x308>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d007      	beq.n	8003154 <HAL_GPIO_Init+0x1f0>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a4a      	ldr	r2, [pc, #296]	; (8003270 <HAL_GPIO_Init+0x30c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d101      	bne.n	8003150 <HAL_GPIO_Init+0x1ec>
 800314c:	2306      	movs	r3, #6
 800314e:	e00c      	b.n	800316a <HAL_GPIO_Init+0x206>
 8003150:	2307      	movs	r3, #7
 8003152:	e00a      	b.n	800316a <HAL_GPIO_Init+0x206>
 8003154:	2305      	movs	r3, #5
 8003156:	e008      	b.n	800316a <HAL_GPIO_Init+0x206>
 8003158:	2304      	movs	r3, #4
 800315a:	e006      	b.n	800316a <HAL_GPIO_Init+0x206>
 800315c:	2303      	movs	r3, #3
 800315e:	e004      	b.n	800316a <HAL_GPIO_Init+0x206>
 8003160:	2302      	movs	r3, #2
 8003162:	e002      	b.n	800316a <HAL_GPIO_Init+0x206>
 8003164:	2301      	movs	r3, #1
 8003166:	e000      	b.n	800316a <HAL_GPIO_Init+0x206>
 8003168:	2300      	movs	r3, #0
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	f002 0203 	and.w	r2, r2, #3
 8003170:	0092      	lsls	r2, r2, #2
 8003172:	4093      	lsls	r3, r2
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	4313      	orrs	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800317a:	4937      	ldr	r1, [pc, #220]	; (8003258 <HAL_GPIO_Init+0x2f4>)
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	089b      	lsrs	r3, r3, #2
 8003180:	3302      	adds	r3, #2
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003188:	4b3a      	ldr	r3, [pc, #232]	; (8003274 <HAL_GPIO_Init+0x310>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	43db      	mvns	r3, r3
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	4013      	ands	r3, r2
 8003196:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d003      	beq.n	80031ac <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80031a4:	693a      	ldr	r2, [r7, #16]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80031ac:	4a31      	ldr	r2, [pc, #196]	; (8003274 <HAL_GPIO_Init+0x310>)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031b2:	4b30      	ldr	r3, [pc, #192]	; (8003274 <HAL_GPIO_Init+0x310>)
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	43db      	mvns	r3, r3
 80031bc:	693a      	ldr	r2, [r7, #16]
 80031be:	4013      	ands	r3, r2
 80031c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80031d6:	4a27      	ldr	r2, [pc, #156]	; (8003274 <HAL_GPIO_Init+0x310>)
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031dc:	4b25      	ldr	r3, [pc, #148]	; (8003274 <HAL_GPIO_Init+0x310>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	43db      	mvns	r3, r3
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	4013      	ands	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003200:	4a1c      	ldr	r2, [pc, #112]	; (8003274 <HAL_GPIO_Init+0x310>)
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003206:	4b1b      	ldr	r3, [pc, #108]	; (8003274 <HAL_GPIO_Init+0x310>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	43db      	mvns	r3, r3
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	4013      	ands	r3, r2
 8003214:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4313      	orrs	r3, r2
 8003228:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800322a:	4a12      	ldr	r2, [pc, #72]	; (8003274 <HAL_GPIO_Init+0x310>)
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	3301      	adds	r3, #1
 8003234:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	fa22 f303 	lsr.w	r3, r2, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	f47f ae97 	bne.w	8002f74 <HAL_GPIO_Init+0x10>
  }
}
 8003246:	bf00      	nop
 8003248:	bf00      	nop
 800324a:	371c      	adds	r7, #28
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	40021000 	.word	0x40021000
 8003258:	40010000 	.word	0x40010000
 800325c:	48000400 	.word	0x48000400
 8003260:	48000800 	.word	0x48000800
 8003264:	48000c00 	.word	0x48000c00
 8003268:	48001000 	.word	0x48001000
 800326c:	48001400 	.word	0x48001400
 8003270:	48001800 	.word	0x48001800
 8003274:	40010400 	.word	0x40010400

08003278 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	460b      	mov	r3, r1
 8003282:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	887b      	ldrh	r3, [r7, #2]
 800328a:	4013      	ands	r3, r2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d002      	beq.n	8003296 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003290:	2301      	movs	r3, #1
 8003292:	73fb      	strb	r3, [r7, #15]
 8003294:	e001      	b.n	800329a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003296:	2300      	movs	r3, #0
 8003298:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800329a:	7bfb      	ldrb	r3, [r7, #15]
}
 800329c:	4618      	mov	r0, r3
 800329e:	3714      	adds	r7, #20
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	460b      	mov	r3, r1
 80032b2:	807b      	strh	r3, [r7, #2]
 80032b4:	4613      	mov	r3, r2
 80032b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032b8:	787b      	ldrb	r3, [r7, #1]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d003      	beq.n	80032c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032be:	887a      	ldrh	r2, [r7, #2]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80032c4:	e002      	b.n	80032cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032c6:	887a      	ldrh	r2, [r7, #2]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80032e2:	4b08      	ldr	r3, [pc, #32]	; (8003304 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032e4:	695a      	ldr	r2, [r3, #20]
 80032e6:	88fb      	ldrh	r3, [r7, #6]
 80032e8:	4013      	ands	r3, r2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d006      	beq.n	80032fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032ee:	4a05      	ldr	r2, [pc, #20]	; (8003304 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032f0:	88fb      	ldrh	r3, [r7, #6]
 80032f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032f4:	88fb      	ldrh	r3, [r7, #6]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 f806 	bl	8003308 <HAL_GPIO_EXTI_Callback>
  }
}
 80032fc:	bf00      	nop
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	40010400 	.word	0x40010400

08003308 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
	...

08003320 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8003326:	af00      	add	r7, sp, #0
 8003328:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800332c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003330:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003332:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003336:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d102      	bne.n	8003346 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	f001 b83a 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003346:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800334a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b00      	cmp	r3, #0
 8003358:	f000 816f 	beq.w	800363a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800335c:	4bb5      	ldr	r3, [pc, #724]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 030c 	and.w	r3, r3, #12
 8003364:	2b04      	cmp	r3, #4
 8003366:	d00c      	beq.n	8003382 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003368:	4bb2      	ldr	r3, [pc, #712]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f003 030c 	and.w	r3, r3, #12
 8003370:	2b08      	cmp	r3, #8
 8003372:	d15c      	bne.n	800342e <HAL_RCC_OscConfig+0x10e>
 8003374:	4baf      	ldr	r3, [pc, #700]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800337c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003380:	d155      	bne.n	800342e <HAL_RCC_OscConfig+0x10e>
 8003382:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003386:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800338e:	fa93 f3a3 	rbit	r3, r3
 8003392:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003396:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800339a:	fab3 f383 	clz	r3, r3
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	095b      	lsrs	r3, r3, #5
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	f043 0301 	orr.w	r3, r3, #1
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d102      	bne.n	80033b4 <HAL_RCC_OscConfig+0x94>
 80033ae:	4ba1      	ldr	r3, [pc, #644]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	e015      	b.n	80033e0 <HAL_RCC_OscConfig+0xc0>
 80033b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033b8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033bc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80033c0:	fa93 f3a3 	rbit	r3, r3
 80033c4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80033c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033cc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80033d0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80033d4:	fa93 f3a3 	rbit	r3, r3
 80033d8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80033dc:	4b95      	ldr	r3, [pc, #596]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033e4:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80033e8:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80033ec:	fa92 f2a2 	rbit	r2, r2
 80033f0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80033f4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80033f8:	fab2 f282 	clz	r2, r2
 80033fc:	b2d2      	uxtb	r2, r2
 80033fe:	f042 0220 	orr.w	r2, r2, #32
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	f002 021f 	and.w	r2, r2, #31
 8003408:	2101      	movs	r1, #1
 800340a:	fa01 f202 	lsl.w	r2, r1, r2
 800340e:	4013      	ands	r3, r2
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 8111 	beq.w	8003638 <HAL_RCC_OscConfig+0x318>
 8003416:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800341a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	f040 8108 	bne.w	8003638 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	f000 bfc6 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800342e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003432:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800343e:	d106      	bne.n	800344e <HAL_RCC_OscConfig+0x12e>
 8003440:	4b7c      	ldr	r3, [pc, #496]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a7b      	ldr	r2, [pc, #492]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800344a:	6013      	str	r3, [r2, #0]
 800344c:	e036      	b.n	80034bc <HAL_RCC_OscConfig+0x19c>
 800344e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003452:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10c      	bne.n	8003478 <HAL_RCC_OscConfig+0x158>
 800345e:	4b75      	ldr	r3, [pc, #468]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a74      	ldr	r2, [pc, #464]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003464:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003468:	6013      	str	r3, [r2, #0]
 800346a:	4b72      	ldr	r3, [pc, #456]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a71      	ldr	r2, [pc, #452]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003470:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003474:	6013      	str	r3, [r2, #0]
 8003476:	e021      	b.n	80034bc <HAL_RCC_OscConfig+0x19c>
 8003478:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800347c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003488:	d10c      	bne.n	80034a4 <HAL_RCC_OscConfig+0x184>
 800348a:	4b6a      	ldr	r3, [pc, #424]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a69      	ldr	r2, [pc, #420]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003490:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003494:	6013      	str	r3, [r2, #0]
 8003496:	4b67      	ldr	r3, [pc, #412]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a66      	ldr	r2, [pc, #408]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 800349c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034a0:	6013      	str	r3, [r2, #0]
 80034a2:	e00b      	b.n	80034bc <HAL_RCC_OscConfig+0x19c>
 80034a4:	4b63      	ldr	r3, [pc, #396]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a62      	ldr	r2, [pc, #392]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 80034aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034ae:	6013      	str	r3, [r2, #0]
 80034b0:	4b60      	ldr	r3, [pc, #384]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a5f      	ldr	r2, [pc, #380]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 80034b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034ba:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d059      	beq.n	8003580 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034cc:	f7fe f9a6 	bl	800181c <HAL_GetTick>
 80034d0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d4:	e00a      	b.n	80034ec <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034d6:	f7fe f9a1 	bl	800181c <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b64      	cmp	r3, #100	; 0x64
 80034e4:	d902      	bls.n	80034ec <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	f000 bf67 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>
 80034ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80034f0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80034f8:	fa93 f3a3 	rbit	r3, r3
 80034fc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003500:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003504:	fab3 f383 	clz	r3, r3
 8003508:	b2db      	uxtb	r3, r3
 800350a:	095b      	lsrs	r3, r3, #5
 800350c:	b2db      	uxtb	r3, r3
 800350e:	f043 0301 	orr.w	r3, r3, #1
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b01      	cmp	r3, #1
 8003516:	d102      	bne.n	800351e <HAL_RCC_OscConfig+0x1fe>
 8003518:	4b46      	ldr	r3, [pc, #280]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	e015      	b.n	800354a <HAL_RCC_OscConfig+0x22a>
 800351e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003522:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003526:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800352a:	fa93 f3a3 	rbit	r3, r3
 800352e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003532:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003536:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800353a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800353e:	fa93 f3a3 	rbit	r3, r3
 8003542:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003546:	4b3b      	ldr	r3, [pc, #236]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 8003548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800354e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003552:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003556:	fa92 f2a2 	rbit	r2, r2
 800355a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800355e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003562:	fab2 f282 	clz	r2, r2
 8003566:	b2d2      	uxtb	r2, r2
 8003568:	f042 0220 	orr.w	r2, r2, #32
 800356c:	b2d2      	uxtb	r2, r2
 800356e:	f002 021f 	and.w	r2, r2, #31
 8003572:	2101      	movs	r1, #1
 8003574:	fa01 f202 	lsl.w	r2, r1, r2
 8003578:	4013      	ands	r3, r2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0ab      	beq.n	80034d6 <HAL_RCC_OscConfig+0x1b6>
 800357e:	e05c      	b.n	800363a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003580:	f7fe f94c 	bl	800181c <HAL_GetTick>
 8003584:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003588:	e00a      	b.n	80035a0 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800358a:	f7fe f947 	bl	800181c <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b64      	cmp	r3, #100	; 0x64
 8003598:	d902      	bls.n	80035a0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	f000 bf0d 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>
 80035a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035a4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80035ac:	fa93 f3a3 	rbit	r3, r3
 80035b0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80035b4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b8:	fab3 f383 	clz	r3, r3
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	095b      	lsrs	r3, r3, #5
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	f043 0301 	orr.w	r3, r3, #1
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d102      	bne.n	80035d2 <HAL_RCC_OscConfig+0x2b2>
 80035cc:	4b19      	ldr	r3, [pc, #100]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	e015      	b.n	80035fe <HAL_RCC_OscConfig+0x2de>
 80035d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035d6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80035de:	fa93 f3a3 	rbit	r3, r3
 80035e2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80035e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035ea:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80035ee:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80035f2:	fa93 f3a3 	rbit	r3, r3
 80035f6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80035fa:	4b0e      	ldr	r3, [pc, #56]	; (8003634 <HAL_RCC_OscConfig+0x314>)
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003602:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003606:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800360a:	fa92 f2a2 	rbit	r2, r2
 800360e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003612:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003616:	fab2 f282 	clz	r2, r2
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	f042 0220 	orr.w	r2, r2, #32
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	f002 021f 	and.w	r2, r2, #31
 8003626:	2101      	movs	r1, #1
 8003628:	fa01 f202 	lsl.w	r2, r1, r2
 800362c:	4013      	ands	r3, r2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1ab      	bne.n	800358a <HAL_RCC_OscConfig+0x26a>
 8003632:	e002      	b.n	800363a <HAL_RCC_OscConfig+0x31a>
 8003634:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003638:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800363a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800363e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 817f 	beq.w	800394e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003650:	4ba7      	ldr	r3, [pc, #668]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f003 030c 	and.w	r3, r3, #12
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00c      	beq.n	8003676 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800365c:	4ba4      	ldr	r3, [pc, #656]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f003 030c 	and.w	r3, r3, #12
 8003664:	2b08      	cmp	r3, #8
 8003666:	d173      	bne.n	8003750 <HAL_RCC_OscConfig+0x430>
 8003668:	4ba1      	ldr	r3, [pc, #644]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003670:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003674:	d16c      	bne.n	8003750 <HAL_RCC_OscConfig+0x430>
 8003676:	2302      	movs	r3, #2
 8003678:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003680:	fa93 f3a3 	rbit	r3, r3
 8003684:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003688:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800368c:	fab3 f383 	clz	r3, r3
 8003690:	b2db      	uxtb	r3, r3
 8003692:	095b      	lsrs	r3, r3, #5
 8003694:	b2db      	uxtb	r3, r3
 8003696:	f043 0301 	orr.w	r3, r3, #1
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b01      	cmp	r3, #1
 800369e:	d102      	bne.n	80036a6 <HAL_RCC_OscConfig+0x386>
 80036a0:	4b93      	ldr	r3, [pc, #588]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	e013      	b.n	80036ce <HAL_RCC_OscConfig+0x3ae>
 80036a6:	2302      	movs	r3, #2
 80036a8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ac:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80036b0:	fa93 f3a3 	rbit	r3, r3
 80036b4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80036b8:	2302      	movs	r3, #2
 80036ba:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80036be:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80036c2:	fa93 f3a3 	rbit	r3, r3
 80036c6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80036ca:	4b89      	ldr	r3, [pc, #548]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 80036cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ce:	2202      	movs	r2, #2
 80036d0:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80036d4:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80036d8:	fa92 f2a2 	rbit	r2, r2
 80036dc:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80036e0:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80036e4:	fab2 f282 	clz	r2, r2
 80036e8:	b2d2      	uxtb	r2, r2
 80036ea:	f042 0220 	orr.w	r2, r2, #32
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	f002 021f 	and.w	r2, r2, #31
 80036f4:	2101      	movs	r1, #1
 80036f6:	fa01 f202 	lsl.w	r2, r1, r2
 80036fa:	4013      	ands	r3, r2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00a      	beq.n	8003716 <HAL_RCC_OscConfig+0x3f6>
 8003700:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003704:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	2b01      	cmp	r3, #1
 800370e:	d002      	beq.n	8003716 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	f000 be52 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003716:	4b76      	ldr	r3, [pc, #472]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800371e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003722:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	21f8      	movs	r1, #248	; 0xf8
 800372c:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003730:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003734:	fa91 f1a1 	rbit	r1, r1
 8003738:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800373c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003740:	fab1 f181 	clz	r1, r1
 8003744:	b2c9      	uxtb	r1, r1
 8003746:	408b      	lsls	r3, r1
 8003748:	4969      	ldr	r1, [pc, #420]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 800374a:	4313      	orrs	r3, r2
 800374c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800374e:	e0fe      	b.n	800394e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003750:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003754:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	2b00      	cmp	r3, #0
 800375e:	f000 8088 	beq.w	8003872 <HAL_RCC_OscConfig+0x552>
 8003762:	2301      	movs	r3, #1
 8003764:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003768:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800376c:	fa93 f3a3 	rbit	r3, r3
 8003770:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003774:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003778:	fab3 f383 	clz	r3, r3
 800377c:	b2db      	uxtb	r3, r3
 800377e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003782:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	461a      	mov	r2, r3
 800378a:	2301      	movs	r3, #1
 800378c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378e:	f7fe f845 	bl	800181c <HAL_GetTick>
 8003792:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003796:	e00a      	b.n	80037ae <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003798:	f7fe f840 	bl	800181c <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d902      	bls.n	80037ae <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	f000 be06 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>
 80037ae:	2302      	movs	r3, #2
 80037b0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80037b8:	fa93 f3a3 	rbit	r3, r3
 80037bc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80037c0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c4:	fab3 f383 	clz	r3, r3
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	095b      	lsrs	r3, r3, #5
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d102      	bne.n	80037de <HAL_RCC_OscConfig+0x4be>
 80037d8:	4b45      	ldr	r3, [pc, #276]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	e013      	b.n	8003806 <HAL_RCC_OscConfig+0x4e6>
 80037de:	2302      	movs	r3, #2
 80037e0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80037e8:	fa93 f3a3 	rbit	r3, r3
 80037ec:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80037f0:	2302      	movs	r3, #2
 80037f2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80037f6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80037fa:	fa93 f3a3 	rbit	r3, r3
 80037fe:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003802:	4b3b      	ldr	r3, [pc, #236]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003806:	2202      	movs	r2, #2
 8003808:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800380c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003810:	fa92 f2a2 	rbit	r2, r2
 8003814:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003818:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800381c:	fab2 f282 	clz	r2, r2
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	f042 0220 	orr.w	r2, r2, #32
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	f002 021f 	and.w	r2, r2, #31
 800382c:	2101      	movs	r1, #1
 800382e:	fa01 f202 	lsl.w	r2, r1, r2
 8003832:	4013      	ands	r3, r2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d0af      	beq.n	8003798 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003838:	4b2d      	ldr	r3, [pc, #180]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003840:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003844:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	691b      	ldr	r3, [r3, #16]
 800384c:	21f8      	movs	r1, #248	; 0xf8
 800384e:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003852:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003856:	fa91 f1a1 	rbit	r1, r1
 800385a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800385e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003862:	fab1 f181 	clz	r1, r1
 8003866:	b2c9      	uxtb	r1, r1
 8003868:	408b      	lsls	r3, r1
 800386a:	4921      	ldr	r1, [pc, #132]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 800386c:	4313      	orrs	r3, r2
 800386e:	600b      	str	r3, [r1, #0]
 8003870:	e06d      	b.n	800394e <HAL_RCC_OscConfig+0x62e>
 8003872:	2301      	movs	r3, #1
 8003874:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003878:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800387c:	fa93 f3a3 	rbit	r3, r3
 8003880:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003884:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003888:	fab3 f383 	clz	r3, r3
 800388c:	b2db      	uxtb	r3, r3
 800388e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003892:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	461a      	mov	r2, r3
 800389a:	2300      	movs	r3, #0
 800389c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800389e:	f7fd ffbd 	bl	800181c <HAL_GetTick>
 80038a2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038a6:	e00a      	b.n	80038be <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038a8:	f7fd ffb8 	bl	800181c <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d902      	bls.n	80038be <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	f000 bd7e 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>
 80038be:	2302      	movs	r3, #2
 80038c0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80038c8:	fa93 f3a3 	rbit	r3, r3
 80038cc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80038d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d4:	fab3 f383 	clz	r3, r3
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	095b      	lsrs	r3, r3, #5
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	f043 0301 	orr.w	r3, r3, #1
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d105      	bne.n	80038f4 <HAL_RCC_OscConfig+0x5d4>
 80038e8:	4b01      	ldr	r3, [pc, #4]	; (80038f0 <HAL_RCC_OscConfig+0x5d0>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	e016      	b.n	800391c <HAL_RCC_OscConfig+0x5fc>
 80038ee:	bf00      	nop
 80038f0:	40021000 	.word	0x40021000
 80038f4:	2302      	movs	r3, #2
 80038f6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80038fe:	fa93 f3a3 	rbit	r3, r3
 8003902:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8003906:	2302      	movs	r3, #2
 8003908:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800390c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003910:	fa93 f3a3 	rbit	r3, r3
 8003914:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003918:	4bbf      	ldr	r3, [pc, #764]	; (8003c18 <HAL_RCC_OscConfig+0x8f8>)
 800391a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391c:	2202      	movs	r2, #2
 800391e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003922:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8003926:	fa92 f2a2 	rbit	r2, r2
 800392a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800392e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003932:	fab2 f282 	clz	r2, r2
 8003936:	b2d2      	uxtb	r2, r2
 8003938:	f042 0220 	orr.w	r2, r2, #32
 800393c:	b2d2      	uxtb	r2, r2
 800393e:	f002 021f 	and.w	r2, r2, #31
 8003942:	2101      	movs	r1, #1
 8003944:	fa01 f202 	lsl.w	r2, r1, r2
 8003948:	4013      	ands	r3, r2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1ac      	bne.n	80038a8 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800394e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003952:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 8113 	beq.w	8003b8a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003964:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003968:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d07c      	beq.n	8003a6e <HAL_RCC_OscConfig+0x74e>
 8003974:	2301      	movs	r3, #1
 8003976:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800397a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800397e:	fa93 f3a3 	rbit	r3, r3
 8003982:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8003986:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800398a:	fab3 f383 	clz	r3, r3
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
 8003992:	4ba2      	ldr	r3, [pc, #648]	; (8003c1c <HAL_RCC_OscConfig+0x8fc>)
 8003994:	4413      	add	r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	461a      	mov	r2, r3
 800399a:	2301      	movs	r3, #1
 800399c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800399e:	f7fd ff3d 	bl	800181c <HAL_GetTick>
 80039a2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039a6:	e00a      	b.n	80039be <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039a8:	f7fd ff38 	bl	800181c <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d902      	bls.n	80039be <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	f000 bcfe 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>
 80039be:	2302      	movs	r3, #2
 80039c0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80039c8:	fa93 f2a3 	rbit	r2, r3
 80039cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039d0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80039de:	2202      	movs	r2, #2
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	fa93 f2a3 	rbit	r2, r3
 80039f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039fe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003a02:	2202      	movs	r2, #2
 8003a04:	601a      	str	r2, [r3, #0]
 8003a06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a0a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	fa93 f2a3 	rbit	r2, r3
 8003a14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a18:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003a1c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a1e:	4b7e      	ldr	r3, [pc, #504]	; (8003c18 <HAL_RCC_OscConfig+0x8f8>)
 8003a20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a26:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003a2a:	2102      	movs	r1, #2
 8003a2c:	6019      	str	r1, [r3, #0]
 8003a2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a32:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	fa93 f1a3 	rbit	r1, r3
 8003a3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a40:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003a44:	6019      	str	r1, [r3, #0]
  return result;
 8003a46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a4a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	fab3 f383 	clz	r3, r3
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	f003 031f 	and.w	r3, r3, #31
 8003a60:	2101      	movs	r1, #1
 8003a62:	fa01 f303 	lsl.w	r3, r1, r3
 8003a66:	4013      	ands	r3, r2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d09d      	beq.n	80039a8 <HAL_RCC_OscConfig+0x688>
 8003a6c:	e08d      	b.n	8003b8a <HAL_RCC_OscConfig+0x86a>
 8003a6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a72:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003a76:	2201      	movs	r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a7e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	fa93 f2a3 	rbit	r2, r3
 8003a88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a8c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003a90:	601a      	str	r2, [r3, #0]
  return result;
 8003a92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a96:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003a9a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a9c:	fab3 f383 	clz	r3, r3
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	4b5d      	ldr	r3, [pc, #372]	; (8003c1c <HAL_RCC_OscConfig+0x8fc>)
 8003aa6:	4413      	add	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	461a      	mov	r2, r3
 8003aac:	2300      	movs	r3, #0
 8003aae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ab0:	f7fd feb4 	bl	800181c <HAL_GetTick>
 8003ab4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ab8:	e00a      	b.n	8003ad0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aba:	f7fd feaf 	bl	800181c <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d902      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	f000 bc75 	b.w	80043ba <HAL_RCC_OscConfig+0x109a>
 8003ad0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ad4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003ad8:	2202      	movs	r2, #2
 8003ada:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003adc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ae0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	fa93 f2a3 	rbit	r2, r3
 8003aea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003aee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003af8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003afc:	2202      	movs	r2, #2
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b04:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	fa93 f2a3 	rbit	r2, r3
 8003b0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b12:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b1c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003b20:	2202      	movs	r2, #2
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b28:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	fa93 f2a3 	rbit	r2, r3
 8003b32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b36:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003b3a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b3c:	4b36      	ldr	r3, [pc, #216]	; (8003c18 <HAL_RCC_OscConfig+0x8f8>)
 8003b3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b44:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003b48:	2102      	movs	r1, #2
 8003b4a:	6019      	str	r1, [r3, #0]
 8003b4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b50:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	fa93 f1a3 	rbit	r1, r3
 8003b5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b5e:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003b62:	6019      	str	r1, [r3, #0]
  return result;
 8003b64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b68:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	fab3 f383 	clz	r3, r3
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	f003 031f 	and.w	r3, r3, #31
 8003b7e:	2101      	movs	r1, #1
 8003b80:	fa01 f303 	lsl.w	r3, r1, r3
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d197      	bne.n	8003aba <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b8e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0304 	and.w	r3, r3, #4
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 81a5 	beq.w	8003eea <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba6:	4b1c      	ldr	r3, [pc, #112]	; (8003c18 <HAL_RCC_OscConfig+0x8f8>)
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d116      	bne.n	8003be0 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb2:	4b19      	ldr	r3, [pc, #100]	; (8003c18 <HAL_RCC_OscConfig+0x8f8>)
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	4a18      	ldr	r2, [pc, #96]	; (8003c18 <HAL_RCC_OscConfig+0x8f8>)
 8003bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bbc:	61d3      	str	r3, [r2, #28]
 8003bbe:	4b16      	ldr	r3, [pc, #88]	; (8003c18 <HAL_RCC_OscConfig+0x8f8>)
 8003bc0:	69db      	ldr	r3, [r3, #28]
 8003bc2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003bc6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bd4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bd8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003be0:	4b0f      	ldr	r3, [pc, #60]	; (8003c20 <HAL_RCC_OscConfig+0x900>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d121      	bne.n	8003c30 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bec:	4b0c      	ldr	r3, [pc, #48]	; (8003c20 <HAL_RCC_OscConfig+0x900>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a0b      	ldr	r2, [pc, #44]	; (8003c20 <HAL_RCC_OscConfig+0x900>)
 8003bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bf6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bf8:	f7fd fe10 	bl	800181c <HAL_GetTick>
 8003bfc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c00:	e010      	b.n	8003c24 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c02:	f7fd fe0b 	bl	800181c <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b64      	cmp	r3, #100	; 0x64
 8003c10:	d908      	bls.n	8003c24 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e3d1      	b.n	80043ba <HAL_RCC_OscConfig+0x109a>
 8003c16:	bf00      	nop
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	10908120 	.word	0x10908120
 8003c20:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c24:	4b8d      	ldr	r3, [pc, #564]	; (8003e5c <HAL_RCC_OscConfig+0xb3c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d0e8      	beq.n	8003c02 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c34:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d106      	bne.n	8003c4e <HAL_RCC_OscConfig+0x92e>
 8003c40:	4b87      	ldr	r3, [pc, #540]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	4a86      	ldr	r2, [pc, #536]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c46:	f043 0301 	orr.w	r3, r3, #1
 8003c4a:	6213      	str	r3, [r2, #32]
 8003c4c:	e035      	b.n	8003cba <HAL_RCC_OscConfig+0x99a>
 8003c4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c52:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10c      	bne.n	8003c78 <HAL_RCC_OscConfig+0x958>
 8003c5e:	4b80      	ldr	r3, [pc, #512]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c60:	6a1b      	ldr	r3, [r3, #32]
 8003c62:	4a7f      	ldr	r2, [pc, #508]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c64:	f023 0301 	bic.w	r3, r3, #1
 8003c68:	6213      	str	r3, [r2, #32]
 8003c6a:	4b7d      	ldr	r3, [pc, #500]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
 8003c6e:	4a7c      	ldr	r2, [pc, #496]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c70:	f023 0304 	bic.w	r3, r3, #4
 8003c74:	6213      	str	r3, [r2, #32]
 8003c76:	e020      	b.n	8003cba <HAL_RCC_OscConfig+0x99a>
 8003c78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c7c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2b05      	cmp	r3, #5
 8003c86:	d10c      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x982>
 8003c88:	4b75      	ldr	r3, [pc, #468]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	4a74      	ldr	r2, [pc, #464]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c8e:	f043 0304 	orr.w	r3, r3, #4
 8003c92:	6213      	str	r3, [r2, #32]
 8003c94:	4b72      	ldr	r3, [pc, #456]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	4a71      	ldr	r2, [pc, #452]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003c9a:	f043 0301 	orr.w	r3, r3, #1
 8003c9e:	6213      	str	r3, [r2, #32]
 8003ca0:	e00b      	b.n	8003cba <HAL_RCC_OscConfig+0x99a>
 8003ca2:	4b6f      	ldr	r3, [pc, #444]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	4a6e      	ldr	r2, [pc, #440]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003ca8:	f023 0301 	bic.w	r3, r3, #1
 8003cac:	6213      	str	r3, [r2, #32]
 8003cae:	4b6c      	ldr	r3, [pc, #432]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	4a6b      	ldr	r2, [pc, #428]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003cb4:	f023 0304 	bic.w	r3, r3, #4
 8003cb8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cbe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 8081 	beq.w	8003dce <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ccc:	f7fd fda6 	bl	800181c <HAL_GetTick>
 8003cd0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd4:	e00b      	b.n	8003cee <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cd6:	f7fd fda1 	bl	800181c <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e365      	b.n	80043ba <HAL_RCC_OscConfig+0x109a>
 8003cee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cf2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cfe:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	fa93 f2a3 	rbit	r2, r3
 8003d08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d0c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003d10:	601a      	str	r2, [r3, #0]
 8003d12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d16:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	601a      	str	r2, [r3, #0]
 8003d1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d22:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	fa93 f2a3 	rbit	r2, r3
 8003d2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d30:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003d34:	601a      	str	r2, [r3, #0]
  return result;
 8003d36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d3a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003d3e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d40:	fab3 f383 	clz	r3, r3
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	095b      	lsrs	r3, r3, #5
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	f043 0302 	orr.w	r3, r3, #2
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d102      	bne.n	8003d5a <HAL_RCC_OscConfig+0xa3a>
 8003d54:	4b42      	ldr	r3, [pc, #264]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	e013      	b.n	8003d82 <HAL_RCC_OscConfig+0xa62>
 8003d5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d5e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003d62:	2202      	movs	r2, #2
 8003d64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d6a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	fa93 f2a3 	rbit	r2, r3
 8003d74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d78:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8003d7c:	601a      	str	r2, [r3, #0]
 8003d7e:	4b38      	ldr	r3, [pc, #224]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d82:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d86:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003d8a:	2102      	movs	r1, #2
 8003d8c:	6011      	str	r1, [r2, #0]
 8003d8e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d92:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003d96:	6812      	ldr	r2, [r2, #0]
 8003d98:	fa92 f1a2 	rbit	r1, r2
 8003d9c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003da0:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003da4:	6011      	str	r1, [r2, #0]
  return result;
 8003da6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003daa:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003dae:	6812      	ldr	r2, [r2, #0]
 8003db0:	fab2 f282 	clz	r2, r2
 8003db4:	b2d2      	uxtb	r2, r2
 8003db6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	f002 021f 	and.w	r2, r2, #31
 8003dc0:	2101      	movs	r1, #1
 8003dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d084      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x9b6>
 8003dcc:	e083      	b.n	8003ed6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dce:	f7fd fd25 	bl	800181c <HAL_GetTick>
 8003dd2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd6:	e00b      	b.n	8003df0 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dd8:	f7fd fd20 	bl	800181c <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d901      	bls.n	8003df0 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e2e4      	b.n	80043ba <HAL_RCC_OscConfig+0x109a>
 8003df0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003df4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003df8:	2202      	movs	r2, #2
 8003dfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e00:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	fa93 f2a3 	rbit	r2, r3
 8003e0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e0e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e18:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e24:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	fa93 f2a3 	rbit	r2, r3
 8003e2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e32:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003e36:	601a      	str	r2, [r3, #0]
  return result;
 8003e38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e3c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003e40:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e42:	fab3 f383 	clz	r3, r3
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	095b      	lsrs	r3, r3, #5
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	f043 0302 	orr.w	r3, r3, #2
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d106      	bne.n	8003e64 <HAL_RCC_OscConfig+0xb44>
 8003e56:	4b02      	ldr	r3, [pc, #8]	; (8003e60 <HAL_RCC_OscConfig+0xb40>)
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	e017      	b.n	8003e8c <HAL_RCC_OscConfig+0xb6c>
 8003e5c:	40007000 	.word	0x40007000
 8003e60:	40021000 	.word	0x40021000
 8003e64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e68:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e74:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	fa93 f2a3 	rbit	r2, r3
 8003e7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e82:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	4bb3      	ldr	r3, [pc, #716]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e90:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003e94:	2102      	movs	r1, #2
 8003e96:	6011      	str	r1, [r2, #0]
 8003e98:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e9c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003ea0:	6812      	ldr	r2, [r2, #0]
 8003ea2:	fa92 f1a2 	rbit	r1, r2
 8003ea6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003eaa:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003eae:	6011      	str	r1, [r2, #0]
  return result;
 8003eb0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003eb4:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003eb8:	6812      	ldr	r2, [r2, #0]
 8003eba:	fab2 f282 	clz	r2, r2
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ec4:	b2d2      	uxtb	r2, r2
 8003ec6:	f002 021f 	and.w	r2, r2, #31
 8003eca:	2101      	movs	r1, #1
 8003ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d180      	bne.n	8003dd8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ed6:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d105      	bne.n	8003eea <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ede:	4b9e      	ldr	r3, [pc, #632]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	4a9d      	ldr	r2, [pc, #628]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8003ee4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ee8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 825e 	beq.w	80043b8 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003efc:	4b96      	ldr	r3, [pc, #600]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f003 030c 	and.w	r3, r3, #12
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	f000 821f 	beq.w	8004348 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f0e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	f040 8170 	bne.w	80041fc <HAL_RCC_OscConfig+0xedc>
 8003f1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f20:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003f24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f2e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	fa93 f2a3 	rbit	r2, r3
 8003f38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f3c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003f40:	601a      	str	r2, [r3, #0]
  return result;
 8003f42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f46:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003f4a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f4c:	fab3 f383 	clz	r3, r3
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f56:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2300      	movs	r3, #0
 8003f60:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f62:	f7fd fc5b 	bl	800181c <HAL_GetTick>
 8003f66:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f6a:	e009      	b.n	8003f80 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f6c:	f7fd fc56 	bl	800181c <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e21c      	b.n	80043ba <HAL_RCC_OscConfig+0x109a>
 8003f80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f84:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003f88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f92:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	fa93 f2a3 	rbit	r2, r3
 8003f9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fa0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003fa4:	601a      	str	r2, [r3, #0]
  return result;
 8003fa6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003faa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003fae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fb0:	fab3 f383 	clz	r3, r3
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	095b      	lsrs	r3, r3, #5
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d102      	bne.n	8003fca <HAL_RCC_OscConfig+0xcaa>
 8003fc4:	4b64      	ldr	r3, [pc, #400]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	e027      	b.n	800401a <HAL_RCC_OscConfig+0xcfa>
 8003fca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fce:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003fd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fdc:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	fa93 f2a3 	rbit	r2, r3
 8003fe6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fea:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ff4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003ff8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004002:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	fa93 f2a3 	rbit	r2, r3
 800400c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004010:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8004014:	601a      	str	r2, [r3, #0]
 8004016:	4b50      	ldr	r3, [pc, #320]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800401e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004022:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004026:	6011      	str	r1, [r2, #0]
 8004028:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800402c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004030:	6812      	ldr	r2, [r2, #0]
 8004032:	fa92 f1a2 	rbit	r1, r2
 8004036:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800403a:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800403e:	6011      	str	r1, [r2, #0]
  return result;
 8004040:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004044:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8004048:	6812      	ldr	r2, [r2, #0]
 800404a:	fab2 f282 	clz	r2, r2
 800404e:	b2d2      	uxtb	r2, r2
 8004050:	f042 0220 	orr.w	r2, r2, #32
 8004054:	b2d2      	uxtb	r2, r2
 8004056:	f002 021f 	and.w	r2, r2, #31
 800405a:	2101      	movs	r1, #1
 800405c:	fa01 f202 	lsl.w	r2, r1, r2
 8004060:	4013      	ands	r3, r2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d182      	bne.n	8003f6c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004066:	4b3c      	ldr	r3, [pc, #240]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8004068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406a:	f023 020f 	bic.w	r2, r3, #15
 800406e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004072:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407a:	4937      	ldr	r1, [pc, #220]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 800407c:	4313      	orrs	r3, r2
 800407e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004080:	4b35      	ldr	r3, [pc, #212]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8004088:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800408c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6a19      	ldr	r1, [r3, #32]
 8004094:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004098:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	69db      	ldr	r3, [r3, #28]
 80040a0:	430b      	orrs	r3, r1
 80040a2:	492d      	ldr	r1, [pc, #180]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	604b      	str	r3, [r1, #4]
 80040a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040ac:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80040b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80040b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040ba:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	fa93 f2a3 	rbit	r2, r3
 80040c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040c8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80040cc:	601a      	str	r2, [r3, #0]
  return result;
 80040ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040d2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80040d6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040d8:	fab3 f383 	clz	r3, r3
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80040e2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	461a      	mov	r2, r3
 80040ea:	2301      	movs	r3, #1
 80040ec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fd fb95 	bl	800181c <HAL_GetTick>
 80040f2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040f6:	e009      	b.n	800410c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040f8:	f7fd fb90 	bl	800181c <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	2b02      	cmp	r3, #2
 8004106:	d901      	bls.n	800410c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e156      	b.n	80043ba <HAL_RCC_OscConfig+0x109a>
 800410c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004110:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004114:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004118:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800411e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	fa93 f2a3 	rbit	r2, r3
 8004128:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800412c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004130:	601a      	str	r2, [r3, #0]
  return result;
 8004132:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004136:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800413a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800413c:	fab3 f383 	clz	r3, r3
 8004140:	b2db      	uxtb	r3, r3
 8004142:	095b      	lsrs	r3, r3, #5
 8004144:	b2db      	uxtb	r3, r3
 8004146:	f043 0301 	orr.w	r3, r3, #1
 800414a:	b2db      	uxtb	r3, r3
 800414c:	2b01      	cmp	r3, #1
 800414e:	d105      	bne.n	800415c <HAL_RCC_OscConfig+0xe3c>
 8004150:	4b01      	ldr	r3, [pc, #4]	; (8004158 <HAL_RCC_OscConfig+0xe38>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	e02a      	b.n	80041ac <HAL_RCC_OscConfig+0xe8c>
 8004156:	bf00      	nop
 8004158:	40021000 	.word	0x40021000
 800415c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004160:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004164:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004168:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800416e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	fa93 f2a3 	rbit	r2, r3
 8004178:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800417c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004186:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800418a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004194:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	fa93 f2a3 	rbit	r2, r3
 800419e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80041a2:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	4b86      	ldr	r3, [pc, #536]	; (80043c4 <HAL_RCC_OscConfig+0x10a4>)
 80041aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ac:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80041b0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80041b4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80041b8:	6011      	str	r1, [r2, #0]
 80041ba:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80041be:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80041c2:	6812      	ldr	r2, [r2, #0]
 80041c4:	fa92 f1a2 	rbit	r1, r2
 80041c8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80041cc:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80041d0:	6011      	str	r1, [r2, #0]
  return result;
 80041d2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80041d6:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80041da:	6812      	ldr	r2, [r2, #0]
 80041dc:	fab2 f282 	clz	r2, r2
 80041e0:	b2d2      	uxtb	r2, r2
 80041e2:	f042 0220 	orr.w	r2, r2, #32
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	f002 021f 	and.w	r2, r2, #31
 80041ec:	2101      	movs	r1, #1
 80041ee:	fa01 f202 	lsl.w	r2, r1, r2
 80041f2:	4013      	ands	r3, r2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f43f af7f 	beq.w	80040f8 <HAL_RCC_OscConfig+0xdd8>
 80041fa:	e0dd      	b.n	80043b8 <HAL_RCC_OscConfig+0x1098>
 80041fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004200:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004204:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004208:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800420e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	fa93 f2a3 	rbit	r2, r3
 8004218:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800421c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004220:	601a      	str	r2, [r3, #0]
  return result;
 8004222:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004226:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800422a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800422c:	fab3 f383 	clz	r3, r3
 8004230:	b2db      	uxtb	r3, r3
 8004232:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004236:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	461a      	mov	r2, r3
 800423e:	2300      	movs	r3, #0
 8004240:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004242:	f7fd faeb 	bl	800181c <HAL_GetTick>
 8004246:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800424a:	e009      	b.n	8004260 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800424c:	f7fd fae6 	bl	800181c <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e0ac      	b.n	80043ba <HAL_RCC_OscConfig+0x109a>
 8004260:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004264:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004268:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800426c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004272:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	fa93 f2a3 	rbit	r2, r3
 800427c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004280:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004284:	601a      	str	r2, [r3, #0]
  return result;
 8004286:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800428a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800428e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004290:	fab3 f383 	clz	r3, r3
 8004294:	b2db      	uxtb	r3, r3
 8004296:	095b      	lsrs	r3, r3, #5
 8004298:	b2db      	uxtb	r3, r3
 800429a:	f043 0301 	orr.w	r3, r3, #1
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d102      	bne.n	80042aa <HAL_RCC_OscConfig+0xf8a>
 80042a4:	4b47      	ldr	r3, [pc, #284]	; (80043c4 <HAL_RCC_OscConfig+0x10a4>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	e027      	b.n	80042fa <HAL_RCC_OscConfig+0xfda>
 80042aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042ae:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80042b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80042b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042bc:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	fa93 f2a3 	rbit	r2, r3
 80042c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042ca:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042d4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80042d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042e2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	fa93 f2a3 	rbit	r2, r3
 80042ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80042f0:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	4b33      	ldr	r3, [pc, #204]	; (80043c4 <HAL_RCC_OscConfig+0x10a4>)
 80042f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80042fe:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004302:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004306:	6011      	str	r1, [r2, #0]
 8004308:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800430c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	fa92 f1a2 	rbit	r1, r2
 8004316:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800431a:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800431e:	6011      	str	r1, [r2, #0]
  return result;
 8004320:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004324:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8004328:	6812      	ldr	r2, [r2, #0]
 800432a:	fab2 f282 	clz	r2, r2
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	f042 0220 	orr.w	r2, r2, #32
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	f002 021f 	and.w	r2, r2, #31
 800433a:	2101      	movs	r1, #1
 800433c:	fa01 f202 	lsl.w	r2, r1, r2
 8004340:	4013      	ands	r3, r2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d182      	bne.n	800424c <HAL_RCC_OscConfig+0xf2c>
 8004346:	e037      	b.n	80043b8 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004348:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800434c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d101      	bne.n	800435c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e02e      	b.n	80043ba <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800435c:	4b19      	ldr	r3, [pc, #100]	; (80043c4 <HAL_RCC_OscConfig+0x10a4>)
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004364:	4b17      	ldr	r3, [pc, #92]	; (80043c4 <HAL_RCC_OscConfig+0x10a4>)
 8004366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004368:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800436c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004370:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8004374:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004378:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	429a      	cmp	r2, r3
 8004382:	d117      	bne.n	80043b4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004384:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004388:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800438c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004390:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004398:	429a      	cmp	r2, r3
 800439a:	d10b      	bne.n	80043b4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800439c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043a0:	f003 020f 	and.w	r2, r3, #15
 80043a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80043a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d001      	beq.n	80043b8 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e000      	b.n	80043ba <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40021000 	.word	0x40021000

080043c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b09e      	sub	sp, #120	; 0x78
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80043d2:	2300      	movs	r3, #0
 80043d4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e162      	b.n	80046a6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043e0:	4b90      	ldr	r3, [pc, #576]	; (8004624 <HAL_RCC_ClockConfig+0x25c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0307 	and.w	r3, r3, #7
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d910      	bls.n	8004410 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ee:	4b8d      	ldr	r3, [pc, #564]	; (8004624 <HAL_RCC_ClockConfig+0x25c>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f023 0207 	bic.w	r2, r3, #7
 80043f6:	498b      	ldr	r1, [pc, #556]	; (8004624 <HAL_RCC_ClockConfig+0x25c>)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043fe:	4b89      	ldr	r3, [pc, #548]	; (8004624 <HAL_RCC_ClockConfig+0x25c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0307 	and.w	r3, r3, #7
 8004406:	683a      	ldr	r2, [r7, #0]
 8004408:	429a      	cmp	r2, r3
 800440a:	d001      	beq.n	8004410 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e14a      	b.n	80046a6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d008      	beq.n	800442e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800441c:	4b82      	ldr	r3, [pc, #520]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	497f      	ldr	r1, [pc, #508]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 800442a:	4313      	orrs	r3, r2
 800442c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 80dc 	beq.w	80045f4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d13c      	bne.n	80044be <HAL_RCC_ClockConfig+0xf6>
 8004444:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004448:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800444c:	fa93 f3a3 	rbit	r3, r3
 8004450:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004454:	fab3 f383 	clz	r3, r3
 8004458:	b2db      	uxtb	r3, r3
 800445a:	095b      	lsrs	r3, r3, #5
 800445c:	b2db      	uxtb	r3, r3
 800445e:	f043 0301 	orr.w	r3, r3, #1
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b01      	cmp	r3, #1
 8004466:	d102      	bne.n	800446e <HAL_RCC_ClockConfig+0xa6>
 8004468:	4b6f      	ldr	r3, [pc, #444]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	e00f      	b.n	800448e <HAL_RCC_ClockConfig+0xc6>
 800446e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004472:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004474:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004476:	fa93 f3a3 	rbit	r3, r3
 800447a:	667b      	str	r3, [r7, #100]	; 0x64
 800447c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004480:	663b      	str	r3, [r7, #96]	; 0x60
 8004482:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004484:	fa93 f3a3 	rbit	r3, r3
 8004488:	65fb      	str	r3, [r7, #92]	; 0x5c
 800448a:	4b67      	ldr	r3, [pc, #412]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 800448c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004492:	65ba      	str	r2, [r7, #88]	; 0x58
 8004494:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004496:	fa92 f2a2 	rbit	r2, r2
 800449a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800449c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800449e:	fab2 f282 	clz	r2, r2
 80044a2:	b2d2      	uxtb	r2, r2
 80044a4:	f042 0220 	orr.w	r2, r2, #32
 80044a8:	b2d2      	uxtb	r2, r2
 80044aa:	f002 021f 	and.w	r2, r2, #31
 80044ae:	2101      	movs	r1, #1
 80044b0:	fa01 f202 	lsl.w	r2, r1, r2
 80044b4:	4013      	ands	r3, r2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d17b      	bne.n	80045b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e0f3      	b.n	80046a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d13c      	bne.n	8004540 <HAL_RCC_ClockConfig+0x178>
 80044c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044ca:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044ce:	fa93 f3a3 	rbit	r3, r3
 80044d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80044d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d6:	fab3 f383 	clz	r3, r3
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	095b      	lsrs	r3, r3, #5
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	f043 0301 	orr.w	r3, r3, #1
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d102      	bne.n	80044f0 <HAL_RCC_ClockConfig+0x128>
 80044ea:	4b4f      	ldr	r3, [pc, #316]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	e00f      	b.n	8004510 <HAL_RCC_ClockConfig+0x148>
 80044f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044f8:	fa93 f3a3 	rbit	r3, r3
 80044fc:	647b      	str	r3, [r7, #68]	; 0x44
 80044fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004502:	643b      	str	r3, [r7, #64]	; 0x40
 8004504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004506:	fa93 f3a3 	rbit	r3, r3
 800450a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800450c:	4b46      	ldr	r3, [pc, #280]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004514:	63ba      	str	r2, [r7, #56]	; 0x38
 8004516:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004518:	fa92 f2a2 	rbit	r2, r2
 800451c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800451e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004520:	fab2 f282 	clz	r2, r2
 8004524:	b2d2      	uxtb	r2, r2
 8004526:	f042 0220 	orr.w	r2, r2, #32
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	f002 021f 	and.w	r2, r2, #31
 8004530:	2101      	movs	r1, #1
 8004532:	fa01 f202 	lsl.w	r2, r1, r2
 8004536:	4013      	ands	r3, r2
 8004538:	2b00      	cmp	r3, #0
 800453a:	d13a      	bne.n	80045b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e0b2      	b.n	80046a6 <HAL_RCC_ClockConfig+0x2de>
 8004540:	2302      	movs	r3, #2
 8004542:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004546:	fa93 f3a3 	rbit	r3, r3
 800454a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800454c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800454e:	fab3 f383 	clz	r3, r3
 8004552:	b2db      	uxtb	r3, r3
 8004554:	095b      	lsrs	r3, r3, #5
 8004556:	b2db      	uxtb	r3, r3
 8004558:	f043 0301 	orr.w	r3, r3, #1
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b01      	cmp	r3, #1
 8004560:	d102      	bne.n	8004568 <HAL_RCC_ClockConfig+0x1a0>
 8004562:	4b31      	ldr	r3, [pc, #196]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	e00d      	b.n	8004584 <HAL_RCC_ClockConfig+0x1bc>
 8004568:	2302      	movs	r3, #2
 800456a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800456c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456e:	fa93 f3a3 	rbit	r3, r3
 8004572:	627b      	str	r3, [r7, #36]	; 0x24
 8004574:	2302      	movs	r3, #2
 8004576:	623b      	str	r3, [r7, #32]
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	fa93 f3a3 	rbit	r3, r3
 800457e:	61fb      	str	r3, [r7, #28]
 8004580:	4b29      	ldr	r3, [pc, #164]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 8004582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004584:	2202      	movs	r2, #2
 8004586:	61ba      	str	r2, [r7, #24]
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	fa92 f2a2 	rbit	r2, r2
 800458e:	617a      	str	r2, [r7, #20]
  return result;
 8004590:	697a      	ldr	r2, [r7, #20]
 8004592:	fab2 f282 	clz	r2, r2
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	f042 0220 	orr.w	r2, r2, #32
 800459c:	b2d2      	uxtb	r2, r2
 800459e:	f002 021f 	and.w	r2, r2, #31
 80045a2:	2101      	movs	r1, #1
 80045a4:	fa01 f202 	lsl.w	r2, r1, r2
 80045a8:	4013      	ands	r3, r2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e079      	b.n	80046a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045b2:	4b1d      	ldr	r3, [pc, #116]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f023 0203 	bic.w	r2, r3, #3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	491a      	ldr	r1, [pc, #104]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045c4:	f7fd f92a 	bl	800181c <HAL_GetTick>
 80045c8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ca:	e00a      	b.n	80045e2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045cc:	f7fd f926 	bl	800181c <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80045da:	4293      	cmp	r3, r2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e061      	b.n	80046a6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e2:	4b11      	ldr	r3, [pc, #68]	; (8004628 <HAL_RCC_ClockConfig+0x260>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f003 020c 	and.w	r2, r3, #12
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d1eb      	bne.n	80045cc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045f4:	4b0b      	ldr	r3, [pc, #44]	; (8004624 <HAL_RCC_ClockConfig+0x25c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d214      	bcs.n	800462c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004602:	4b08      	ldr	r3, [pc, #32]	; (8004624 <HAL_RCC_ClockConfig+0x25c>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f023 0207 	bic.w	r2, r3, #7
 800460a:	4906      	ldr	r1, [pc, #24]	; (8004624 <HAL_RCC_ClockConfig+0x25c>)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	4313      	orrs	r3, r2
 8004610:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004612:	4b04      	ldr	r3, [pc, #16]	; (8004624 <HAL_RCC_ClockConfig+0x25c>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	d005      	beq.n	800462c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e040      	b.n	80046a6 <HAL_RCC_ClockConfig+0x2de>
 8004624:	40022000 	.word	0x40022000
 8004628:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b00      	cmp	r3, #0
 8004636:	d008      	beq.n	800464a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004638:	4b1d      	ldr	r3, [pc, #116]	; (80046b0 <HAL_RCC_ClockConfig+0x2e8>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	491a      	ldr	r1, [pc, #104]	; (80046b0 <HAL_RCC_ClockConfig+0x2e8>)
 8004646:	4313      	orrs	r3, r2
 8004648:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0308 	and.w	r3, r3, #8
 8004652:	2b00      	cmp	r3, #0
 8004654:	d009      	beq.n	800466a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004656:	4b16      	ldr	r3, [pc, #88]	; (80046b0 <HAL_RCC_ClockConfig+0x2e8>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	4912      	ldr	r1, [pc, #72]	; (80046b0 <HAL_RCC_ClockConfig+0x2e8>)
 8004666:	4313      	orrs	r3, r2
 8004668:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800466a:	f000 f829 	bl	80046c0 <HAL_RCC_GetSysClockFreq>
 800466e:	4601      	mov	r1, r0
 8004670:	4b0f      	ldr	r3, [pc, #60]	; (80046b0 <HAL_RCC_ClockConfig+0x2e8>)
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004678:	22f0      	movs	r2, #240	; 0xf0
 800467a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	fa92 f2a2 	rbit	r2, r2
 8004682:	60fa      	str	r2, [r7, #12]
  return result;
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	fab2 f282 	clz	r2, r2
 800468a:	b2d2      	uxtb	r2, r2
 800468c:	40d3      	lsrs	r3, r2
 800468e:	4a09      	ldr	r2, [pc, #36]	; (80046b4 <HAL_RCC_ClockConfig+0x2ec>)
 8004690:	5cd3      	ldrb	r3, [r2, r3]
 8004692:	fa21 f303 	lsr.w	r3, r1, r3
 8004696:	4a08      	ldr	r2, [pc, #32]	; (80046b8 <HAL_RCC_ClockConfig+0x2f0>)
 8004698:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800469a:	4b08      	ldr	r3, [pc, #32]	; (80046bc <HAL_RCC_ClockConfig+0x2f4>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4618      	mov	r0, r3
 80046a0:	f7fd f878 	bl	8001794 <HAL_InitTick>
  
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3778      	adds	r7, #120	; 0x78
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	40021000 	.word	0x40021000
 80046b4:	08007eac 	.word	0x08007eac
 80046b8:	20000024 	.word	0x20000024
 80046bc:	20000028 	.word	0x20000028

080046c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b08b      	sub	sp, #44	; 0x2c
 80046c4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046c6:	2300      	movs	r3, #0
 80046c8:	61fb      	str	r3, [r7, #28]
 80046ca:	2300      	movs	r3, #0
 80046cc:	61bb      	str	r3, [r7, #24]
 80046ce:	2300      	movs	r3, #0
 80046d0:	627b      	str	r3, [r7, #36]	; 0x24
 80046d2:	2300      	movs	r3, #0
 80046d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80046da:	4b2a      	ldr	r3, [pc, #168]	; (8004784 <HAL_RCC_GetSysClockFreq+0xc4>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f003 030c 	and.w	r3, r3, #12
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d002      	beq.n	80046f0 <HAL_RCC_GetSysClockFreq+0x30>
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d003      	beq.n	80046f6 <HAL_RCC_GetSysClockFreq+0x36>
 80046ee:	e03f      	b.n	8004770 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046f0:	4b25      	ldr	r3, [pc, #148]	; (8004788 <HAL_RCC_GetSysClockFreq+0xc8>)
 80046f2:	623b      	str	r3, [r7, #32]
      break;
 80046f4:	e03f      	b.n	8004776 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80046fc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004700:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004702:	68ba      	ldr	r2, [r7, #8]
 8004704:	fa92 f2a2 	rbit	r2, r2
 8004708:	607a      	str	r2, [r7, #4]
  return result;
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	fab2 f282 	clz	r2, r2
 8004710:	b2d2      	uxtb	r2, r2
 8004712:	40d3      	lsrs	r3, r2
 8004714:	4a1d      	ldr	r2, [pc, #116]	; (800478c <HAL_RCC_GetSysClockFreq+0xcc>)
 8004716:	5cd3      	ldrb	r3, [r2, r3]
 8004718:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800471a:	4b1a      	ldr	r3, [pc, #104]	; (8004784 <HAL_RCC_GetSysClockFreq+0xc4>)
 800471c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	220f      	movs	r2, #15
 8004724:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	fa92 f2a2 	rbit	r2, r2
 800472c:	60fa      	str	r2, [r7, #12]
  return result;
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	fab2 f282 	clz	r2, r2
 8004734:	b2d2      	uxtb	r2, r2
 8004736:	40d3      	lsrs	r3, r2
 8004738:	4a15      	ldr	r2, [pc, #84]	; (8004790 <HAL_RCC_GetSysClockFreq+0xd0>)
 800473a:	5cd3      	ldrb	r3, [r2, r3]
 800473c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d008      	beq.n	800475a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004748:	4a0f      	ldr	r2, [pc, #60]	; (8004788 <HAL_RCC_GetSysClockFreq+0xc8>)
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	fb02 f303 	mul.w	r3, r2, r3
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
 8004758:	e007      	b.n	800476a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800475a:	4a0b      	ldr	r2, [pc, #44]	; (8004788 <HAL_RCC_GetSysClockFreq+0xc8>)
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	fb02 f303 	mul.w	r3, r2, r3
 8004768:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800476a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476c:	623b      	str	r3, [r7, #32]
      break;
 800476e:	e002      	b.n	8004776 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004770:	4b05      	ldr	r3, [pc, #20]	; (8004788 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004772:	623b      	str	r3, [r7, #32]
      break;
 8004774:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004776:	6a3b      	ldr	r3, [r7, #32]
}
 8004778:	4618      	mov	r0, r3
 800477a:	372c      	adds	r7, #44	; 0x2c
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	40021000 	.word	0x40021000
 8004788:	007a1200 	.word	0x007a1200
 800478c:	08007ec4 	.word	0x08007ec4
 8004790:	08007ed4 	.word	0x08007ed4

08004794 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004798:	4b03      	ldr	r3, [pc, #12]	; (80047a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800479a:	681b      	ldr	r3, [r3, #0]
}
 800479c:	4618      	mov	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	20000024 	.word	0x20000024

080047ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80047b2:	f7ff ffef 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047b6:	4601      	mov	r1, r0
 80047b8:	4b0b      	ldr	r3, [pc, #44]	; (80047e8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80047c0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80047c4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	fa92 f2a2 	rbit	r2, r2
 80047cc:	603a      	str	r2, [r7, #0]
  return result;
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	fab2 f282 	clz	r2, r2
 80047d4:	b2d2      	uxtb	r2, r2
 80047d6:	40d3      	lsrs	r3, r2
 80047d8:	4a04      	ldr	r2, [pc, #16]	; (80047ec <HAL_RCC_GetPCLK1Freq+0x40>)
 80047da:	5cd3      	ldrb	r3, [r2, r3]
 80047dc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80047e0:	4618      	mov	r0, r3
 80047e2:	3708      	adds	r7, #8
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40021000 	.word	0x40021000
 80047ec:	08007ebc 	.word	0x08007ebc

080047f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80047f6:	f7ff ffcd 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047fa:	4601      	mov	r1, r0
 80047fc:	4b0b      	ldr	r3, [pc, #44]	; (800482c <HAL_RCC_GetPCLK2Freq+0x3c>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004804:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004808:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	fa92 f2a2 	rbit	r2, r2
 8004810:	603a      	str	r2, [r7, #0]
  return result;
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	fab2 f282 	clz	r2, r2
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	40d3      	lsrs	r3, r2
 800481c:	4a04      	ldr	r2, [pc, #16]	; (8004830 <HAL_RCC_GetPCLK2Freq+0x40>)
 800481e:	5cd3      	ldrb	r3, [r2, r3]
 8004820:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004824:	4618      	mov	r0, r3
 8004826:	3708      	adds	r7, #8
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	40021000 	.word	0x40021000
 8004830:	08007ebc 	.word	0x08007ebc

08004834 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b092      	sub	sp, #72	; 0x48
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004844:	2300      	movs	r3, #0
 8004846:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 80d4 	beq.w	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004858:	4b4e      	ldr	r3, [pc, #312]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10e      	bne.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004864:	4b4b      	ldr	r3, [pc, #300]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	4a4a      	ldr	r2, [pc, #296]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800486a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800486e:	61d3      	str	r3, [r2, #28]
 8004870:	4b48      	ldr	r3, [pc, #288]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800487c:	2301      	movs	r3, #1
 800487e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004882:	4b45      	ldr	r3, [pc, #276]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800488a:	2b00      	cmp	r3, #0
 800488c:	d118      	bne.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800488e:	4b42      	ldr	r3, [pc, #264]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a41      	ldr	r2, [pc, #260]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004898:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800489a:	f7fc ffbf 	bl	800181c <HAL_GetTick>
 800489e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048a0:	e008      	b.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048a2:	f7fc ffbb 	bl	800181c <HAL_GetTick>
 80048a6:	4602      	mov	r2, r0
 80048a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	2b64      	cmp	r3, #100	; 0x64
 80048ae:	d901      	bls.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e1d6      	b.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048b4:	4b38      	ldr	r3, [pc, #224]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d0f0      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048c0:	4b34      	ldr	r3, [pc, #208]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 8084 	beq.w	80049da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80048dc:	429a      	cmp	r2, r3
 80048de:	d07c      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048e0:	4b2c      	ldr	r3, [pc, #176]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048e2:	6a1b      	ldr	r3, [r3, #32]
 80048e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80048ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f2:	fa93 f3a3 	rbit	r3, r3
 80048f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80048f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048fa:	fab3 f383 	clz	r3, r3
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	461a      	mov	r2, r3
 8004902:	4b26      	ldr	r3, [pc, #152]	; (800499c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004904:	4413      	add	r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	461a      	mov	r2, r3
 800490a:	2301      	movs	r3, #1
 800490c:	6013      	str	r3, [r2, #0]
 800490e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004912:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004916:	fa93 f3a3 	rbit	r3, r3
 800491a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800491c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800491e:	fab3 f383 	clz	r3, r3
 8004922:	b2db      	uxtb	r3, r3
 8004924:	461a      	mov	r2, r3
 8004926:	4b1d      	ldr	r3, [pc, #116]	; (800499c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004928:	4413      	add	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	461a      	mov	r2, r3
 800492e:	2300      	movs	r3, #0
 8004930:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004932:	4a18      	ldr	r2, [pc, #96]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004936:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004938:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	d04b      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004942:	f7fc ff6b 	bl	800181c <HAL_GetTick>
 8004946:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004948:	e00a      	b.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800494a:	f7fc ff67 	bl	800181c <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	f241 3288 	movw	r2, #5000	; 0x1388
 8004958:	4293      	cmp	r3, r2
 800495a:	d901      	bls.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e180      	b.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004960:	2302      	movs	r3, #2
 8004962:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004966:	fa93 f3a3 	rbit	r3, r3
 800496a:	627b      	str	r3, [r7, #36]	; 0x24
 800496c:	2302      	movs	r3, #2
 800496e:	623b      	str	r3, [r7, #32]
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	fa93 f3a3 	rbit	r3, r3
 8004976:	61fb      	str	r3, [r7, #28]
  return result;
 8004978:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800497a:	fab3 f383 	clz	r3, r3
 800497e:	b2db      	uxtb	r3, r3
 8004980:	095b      	lsrs	r3, r3, #5
 8004982:	b2db      	uxtb	r3, r3
 8004984:	f043 0302 	orr.w	r3, r3, #2
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d108      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800498e:	4b01      	ldr	r3, [pc, #4]	; (8004994 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	e00d      	b.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004994:	40021000 	.word	0x40021000
 8004998:	40007000 	.word	0x40007000
 800499c:	10908100 	.word	0x10908100
 80049a0:	2302      	movs	r3, #2
 80049a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	fa93 f3a3 	rbit	r3, r3
 80049aa:	617b      	str	r3, [r7, #20]
 80049ac:	4b9a      	ldr	r3, [pc, #616]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	2202      	movs	r2, #2
 80049b2:	613a      	str	r2, [r7, #16]
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	fa92 f2a2 	rbit	r2, r2
 80049ba:	60fa      	str	r2, [r7, #12]
  return result;
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	fab2 f282 	clz	r2, r2
 80049c2:	b2d2      	uxtb	r2, r2
 80049c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	f002 021f 	and.w	r2, r2, #31
 80049ce:	2101      	movs	r1, #1
 80049d0:	fa01 f202 	lsl.w	r2, r1, r2
 80049d4:	4013      	ands	r3, r2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0b7      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80049da:	4b8f      	ldr	r3, [pc, #572]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	498c      	ldr	r1, [pc, #560]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80049ec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d105      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049f4:	4b88      	ldr	r3, [pc, #544]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	4a87      	ldr	r2, [pc, #540]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d008      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a0c:	4b82      	ldr	r3, [pc, #520]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a10:	f023 0203 	bic.w	r2, r3, #3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	497f      	ldr	r1, [pc, #508]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d008      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a2a:	4b7b      	ldr	r3, [pc, #492]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	4978      	ldr	r1, [pc, #480]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0304 	and.w	r3, r3, #4
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d008      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a48:	4b73      	ldr	r3, [pc, #460]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	4970      	ldr	r1, [pc, #448]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0320 	and.w	r3, r3, #32
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d008      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a66:	4b6c      	ldr	r3, [pc, #432]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6a:	f023 0210 	bic.w	r2, r3, #16
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	4969      	ldr	r1, [pc, #420]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d008      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004a84:	4b64      	ldr	r3, [pc, #400]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a90:	4961      	ldr	r1, [pc, #388]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d008      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004aa2:	4b5d      	ldr	r3, [pc, #372]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa6:	f023 0220 	bic.w	r2, r3, #32
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	495a      	ldr	r1, [pc, #360]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d008      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ac0:	4b55      	ldr	r3, [pc, #340]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	4952      	ldr	r1, [pc, #328]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0308 	and.w	r3, r3, #8
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d008      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ade:	4b4e      	ldr	r3, [pc, #312]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	494b      	ldr	r1, [pc, #300]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0310 	and.w	r3, r3, #16
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d008      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004afc:	4b46      	ldr	r3, [pc, #280]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b00:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	4943      	ldr	r1, [pc, #268]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d008      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b1a:	4b3f      	ldr	r3, [pc, #252]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b26:	493c      	ldr	r1, [pc, #240]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d008      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004b38:	4b37      	ldr	r3, [pc, #220]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b44:	4934      	ldr	r1, [pc, #208]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d008      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004b56:	4b30      	ldr	r3, [pc, #192]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b62:	492d      	ldr	r1, [pc, #180]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d008      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004b74:	4b28      	ldr	r3, [pc, #160]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b80:	4925      	ldr	r1, [pc, #148]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d008      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004b92:	4b21      	ldr	r3, [pc, #132]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b96:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	491e      	ldr	r1, [pc, #120]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d008      	beq.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004bb0:	4b19      	ldr	r3, [pc, #100]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bbc:	4916      	ldr	r1, [pc, #88]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d008      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004bce:	4b12      	ldr	r3, [pc, #72]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bda:	490f      	ldr	r1, [pc, #60]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d008      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004bec:	4b0a      	ldr	r3, [pc, #40]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf8:	4907      	ldr	r1, [pc, #28]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00c      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004c0a:	4b03      	ldr	r3, [pc, #12]	; (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	e002      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004c16:	bf00      	nop
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c1e:	4913      	ldr	r1, [pc, #76]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d008      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004c30:	4b0e      	ldr	r3, [pc, #56]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c34:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c3c:	490b      	ldr	r1, [pc, #44]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d008      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004c4e:	4b07      	ldr	r3, [pc, #28]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c5a:	4904      	ldr	r1, [pc, #16]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3748      	adds	r7, #72	; 0x48
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	40021000 	.word	0x40021000

08004c70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e049      	b.n	8004d16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d106      	bne.n	8004c9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7fc fb40 	bl	800131c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	3304      	adds	r3, #4
 8004cac:	4619      	mov	r1, r3
 8004cae:	4610      	mov	r0, r2
 8004cb0:	f000 fb80 	bl	80053b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b082      	sub	sp, #8
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e049      	b.n	8004dc4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d106      	bne.n	8004d4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 f841 	bl	8004dcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	3304      	adds	r3, #4
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	f000 fb29 	bl	80053b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3708      	adds	r7, #8
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d109      	bne.n	8004e04 <HAL_TIM_PWM_Start+0x24>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	bf14      	ite	ne
 8004dfc:	2301      	movne	r3, #1
 8004dfe:	2300      	moveq	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	e03c      	b.n	8004e7e <HAL_TIM_PWM_Start+0x9e>
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	d109      	bne.n	8004e1e <HAL_TIM_PWM_Start+0x3e>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	bf14      	ite	ne
 8004e16:	2301      	movne	r3, #1
 8004e18:	2300      	moveq	r3, #0
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	e02f      	b.n	8004e7e <HAL_TIM_PWM_Start+0x9e>
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b08      	cmp	r3, #8
 8004e22:	d109      	bne.n	8004e38 <HAL_TIM_PWM_Start+0x58>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	bf14      	ite	ne
 8004e30:	2301      	movne	r3, #1
 8004e32:	2300      	moveq	r3, #0
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	e022      	b.n	8004e7e <HAL_TIM_PWM_Start+0x9e>
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	2b0c      	cmp	r3, #12
 8004e3c:	d109      	bne.n	8004e52 <HAL_TIM_PWM_Start+0x72>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	bf14      	ite	ne
 8004e4a:	2301      	movne	r3, #1
 8004e4c:	2300      	moveq	r3, #0
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	e015      	b.n	8004e7e <HAL_TIM_PWM_Start+0x9e>
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	2b10      	cmp	r3, #16
 8004e56:	d109      	bne.n	8004e6c <HAL_TIM_PWM_Start+0x8c>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	bf14      	ite	ne
 8004e64:	2301      	movne	r3, #1
 8004e66:	2300      	moveq	r3, #0
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	e008      	b.n	8004e7e <HAL_TIM_PWM_Start+0x9e>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	bf14      	ite	ne
 8004e78:	2301      	movne	r3, #1
 8004e7a:	2300      	moveq	r3, #0
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d001      	beq.n	8004e86 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e0a1      	b.n	8004fca <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d104      	bne.n	8004e96 <HAL_TIM_PWM_Start+0xb6>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e94:	e023      	b.n	8004ede <HAL_TIM_PWM_Start+0xfe>
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	2b04      	cmp	r3, #4
 8004e9a:	d104      	bne.n	8004ea6 <HAL_TIM_PWM_Start+0xc6>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ea4:	e01b      	b.n	8004ede <HAL_TIM_PWM_Start+0xfe>
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	2b08      	cmp	r3, #8
 8004eaa:	d104      	bne.n	8004eb6 <HAL_TIM_PWM_Start+0xd6>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004eb4:	e013      	b.n	8004ede <HAL_TIM_PWM_Start+0xfe>
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b0c      	cmp	r3, #12
 8004eba:	d104      	bne.n	8004ec6 <HAL_TIM_PWM_Start+0xe6>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004ec4:	e00b      	b.n	8004ede <HAL_TIM_PWM_Start+0xfe>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b10      	cmp	r3, #16
 8004eca:	d104      	bne.n	8004ed6 <HAL_TIM_PWM_Start+0xf6>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ed4:	e003      	b.n	8004ede <HAL_TIM_PWM_Start+0xfe>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2202      	movs	r2, #2
 8004eda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	6839      	ldr	r1, [r7, #0]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fea2 	bl	8005c30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a38      	ldr	r2, [pc, #224]	; (8004fd4 <HAL_TIM_PWM_Start+0x1f4>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d018      	beq.n	8004f28 <HAL_TIM_PWM_Start+0x148>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a37      	ldr	r2, [pc, #220]	; (8004fd8 <HAL_TIM_PWM_Start+0x1f8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d013      	beq.n	8004f28 <HAL_TIM_PWM_Start+0x148>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a35      	ldr	r2, [pc, #212]	; (8004fdc <HAL_TIM_PWM_Start+0x1fc>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d00e      	beq.n	8004f28 <HAL_TIM_PWM_Start+0x148>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a34      	ldr	r2, [pc, #208]	; (8004fe0 <HAL_TIM_PWM_Start+0x200>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d009      	beq.n	8004f28 <HAL_TIM_PWM_Start+0x148>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a32      	ldr	r2, [pc, #200]	; (8004fe4 <HAL_TIM_PWM_Start+0x204>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d004      	beq.n	8004f28 <HAL_TIM_PWM_Start+0x148>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a31      	ldr	r2, [pc, #196]	; (8004fe8 <HAL_TIM_PWM_Start+0x208>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d101      	bne.n	8004f2c <HAL_TIM_PWM_Start+0x14c>
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e000      	b.n	8004f2e <HAL_TIM_PWM_Start+0x14e>
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d007      	beq.n	8004f42 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a23      	ldr	r2, [pc, #140]	; (8004fd4 <HAL_TIM_PWM_Start+0x1f4>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d01d      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x1a8>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f54:	d018      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x1a8>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a24      	ldr	r2, [pc, #144]	; (8004fec <HAL_TIM_PWM_Start+0x20c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d013      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x1a8>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a22      	ldr	r2, [pc, #136]	; (8004ff0 <HAL_TIM_PWM_Start+0x210>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00e      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x1a8>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a1a      	ldr	r2, [pc, #104]	; (8004fd8 <HAL_TIM_PWM_Start+0x1f8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d009      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x1a8>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a18      	ldr	r2, [pc, #96]	; (8004fdc <HAL_TIM_PWM_Start+0x1fc>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d004      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x1a8>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a19      	ldr	r2, [pc, #100]	; (8004fe8 <HAL_TIM_PWM_Start+0x208>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d115      	bne.n	8004fb4 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	4b19      	ldr	r3, [pc, #100]	; (8004ff4 <HAL_TIM_PWM_Start+0x214>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2b06      	cmp	r3, #6
 8004f98:	d015      	beq.n	8004fc6 <HAL_TIM_PWM_Start+0x1e6>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fa0:	d011      	beq.n	8004fc6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 0201 	orr.w	r2, r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb2:	e008      	b.n	8004fc6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f042 0201 	orr.w	r2, r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]
 8004fc4:	e000      	b.n	8004fc8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	40012c00 	.word	0x40012c00
 8004fd8:	40013400 	.word	0x40013400
 8004fdc:	40014000 	.word	0x40014000
 8004fe0:	40014400 	.word	0x40014400
 8004fe4:	40014800 	.word	0x40014800
 8004fe8:	40015000 	.word	0x40015000
 8004fec:	40000400 	.word	0x40000400
 8004ff0:	40000800 	.word	0x40000800
 8004ff4:	00010007 	.word	0x00010007

08004ff8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005004:	2300      	movs	r3, #0
 8005006:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800500e:	2b01      	cmp	r3, #1
 8005010:	d101      	bne.n	8005016 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005012:	2302      	movs	r3, #2
 8005014:	e0ff      	b.n	8005216 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b14      	cmp	r3, #20
 8005022:	f200 80f0 	bhi.w	8005206 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005026:	a201      	add	r2, pc, #4	; (adr r2, 800502c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800502c:	08005081 	.word	0x08005081
 8005030:	08005207 	.word	0x08005207
 8005034:	08005207 	.word	0x08005207
 8005038:	08005207 	.word	0x08005207
 800503c:	080050c1 	.word	0x080050c1
 8005040:	08005207 	.word	0x08005207
 8005044:	08005207 	.word	0x08005207
 8005048:	08005207 	.word	0x08005207
 800504c:	08005103 	.word	0x08005103
 8005050:	08005207 	.word	0x08005207
 8005054:	08005207 	.word	0x08005207
 8005058:	08005207 	.word	0x08005207
 800505c:	08005143 	.word	0x08005143
 8005060:	08005207 	.word	0x08005207
 8005064:	08005207 	.word	0x08005207
 8005068:	08005207 	.word	0x08005207
 800506c:	08005185 	.word	0x08005185
 8005070:	08005207 	.word	0x08005207
 8005074:	08005207 	.word	0x08005207
 8005078:	08005207 	.word	0x08005207
 800507c:	080051c5 	.word	0x080051c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68b9      	ldr	r1, [r7, #8]
 8005086:	4618      	mov	r0, r3
 8005088:	f000 fa32 	bl	80054f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	699a      	ldr	r2, [r3, #24]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f042 0208 	orr.w	r2, r2, #8
 800509a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 0204 	bic.w	r2, r2, #4
 80050aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6999      	ldr	r1, [r3, #24]
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	691a      	ldr	r2, [r3, #16]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	619a      	str	r2, [r3, #24]
      break;
 80050be:	e0a5      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68b9      	ldr	r1, [r7, #8]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f000 faac 	bl	8005624 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	699a      	ldr	r2, [r3, #24]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699a      	ldr	r2, [r3, #24]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6999      	ldr	r1, [r3, #24]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	021a      	lsls	r2, r3, #8
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	430a      	orrs	r2, r1
 80050fe:	619a      	str	r2, [r3, #24]
      break;
 8005100:	e084      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68b9      	ldr	r1, [r7, #8]
 8005108:	4618      	mov	r0, r3
 800510a:	f000 fb1f 	bl	800574c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	69da      	ldr	r2, [r3, #28]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f042 0208 	orr.w	r2, r2, #8
 800511c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69da      	ldr	r2, [r3, #28]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0204 	bic.w	r2, r2, #4
 800512c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	69d9      	ldr	r1, [r3, #28]
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	61da      	str	r2, [r3, #28]
      break;
 8005140:	e064      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68b9      	ldr	r1, [r7, #8]
 8005148:	4618      	mov	r0, r3
 800514a:	f000 fb91 	bl	8005870 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	69da      	ldr	r2, [r3, #28]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800515c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	69da      	ldr	r2, [r3, #28]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800516c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	69d9      	ldr	r1, [r3, #28]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	021a      	lsls	r2, r3, #8
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	61da      	str	r2, [r3, #28]
      break;
 8005182:	e043      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	4618      	mov	r0, r3
 800518c:	f000 fbe0 	bl	8005950 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0208 	orr.w	r2, r2, #8
 800519e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0204 	bic.w	r2, r2, #4
 80051ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	691a      	ldr	r2, [r3, #16]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80051c2:	e023      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68b9      	ldr	r1, [r7, #8]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fc2a 	bl	8005a24 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	691b      	ldr	r3, [r3, #16]
 80051fa:	021a      	lsls	r2, r3, #8
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	430a      	orrs	r2, r1
 8005202:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005204:	e002      	b.n	800520c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	75fb      	strb	r3, [r7, #23]
      break;
 800520a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005214:	7dfb      	ldrb	r3, [r7, #23]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3718      	adds	r7, #24
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop

08005220 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800522a:	2300      	movs	r3, #0
 800522c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005234:	2b01      	cmp	r3, #1
 8005236:	d101      	bne.n	800523c <HAL_TIM_ConfigClockSource+0x1c>
 8005238:	2302      	movs	r3, #2
 800523a:	e0b6      	b.n	80053aa <HAL_TIM_ConfigClockSource+0x18a>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2202      	movs	r2, #2
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800525a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800525e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005266:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005278:	d03e      	beq.n	80052f8 <HAL_TIM_ConfigClockSource+0xd8>
 800527a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800527e:	f200 8087 	bhi.w	8005390 <HAL_TIM_ConfigClockSource+0x170>
 8005282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005286:	f000 8086 	beq.w	8005396 <HAL_TIM_ConfigClockSource+0x176>
 800528a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800528e:	d87f      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 8005290:	2b70      	cmp	r3, #112	; 0x70
 8005292:	d01a      	beq.n	80052ca <HAL_TIM_ConfigClockSource+0xaa>
 8005294:	2b70      	cmp	r3, #112	; 0x70
 8005296:	d87b      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 8005298:	2b60      	cmp	r3, #96	; 0x60
 800529a:	d050      	beq.n	800533e <HAL_TIM_ConfigClockSource+0x11e>
 800529c:	2b60      	cmp	r3, #96	; 0x60
 800529e:	d877      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052a0:	2b50      	cmp	r3, #80	; 0x50
 80052a2:	d03c      	beq.n	800531e <HAL_TIM_ConfigClockSource+0xfe>
 80052a4:	2b50      	cmp	r3, #80	; 0x50
 80052a6:	d873      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052a8:	2b40      	cmp	r3, #64	; 0x40
 80052aa:	d058      	beq.n	800535e <HAL_TIM_ConfigClockSource+0x13e>
 80052ac:	2b40      	cmp	r3, #64	; 0x40
 80052ae:	d86f      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052b0:	2b30      	cmp	r3, #48	; 0x30
 80052b2:	d064      	beq.n	800537e <HAL_TIM_ConfigClockSource+0x15e>
 80052b4:	2b30      	cmp	r3, #48	; 0x30
 80052b6:	d86b      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052b8:	2b20      	cmp	r3, #32
 80052ba:	d060      	beq.n	800537e <HAL_TIM_ConfigClockSource+0x15e>
 80052bc:	2b20      	cmp	r3, #32
 80052be:	d867      	bhi.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d05c      	beq.n	800537e <HAL_TIM_ConfigClockSource+0x15e>
 80052c4:	2b10      	cmp	r3, #16
 80052c6:	d05a      	beq.n	800537e <HAL_TIM_ConfigClockSource+0x15e>
 80052c8:	e062      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6818      	ldr	r0, [r3, #0]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	6899      	ldr	r1, [r3, #8]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	f000 fc89 	bl	8005bf0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80052ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68ba      	ldr	r2, [r7, #8]
 80052f4:	609a      	str	r2, [r3, #8]
      break;
 80052f6:	e04f      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	6899      	ldr	r1, [r3, #8]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	685a      	ldr	r2, [r3, #4]
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	f000 fc72 	bl	8005bf0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689a      	ldr	r2, [r3, #8]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800531a:	609a      	str	r2, [r3, #8]
      break;
 800531c:	e03c      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6818      	ldr	r0, [r3, #0]
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	6859      	ldr	r1, [r3, #4]
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	461a      	mov	r2, r3
 800532c:	f000 fbe6 	bl	8005afc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	2150      	movs	r1, #80	; 0x50
 8005336:	4618      	mov	r0, r3
 8005338:	f000 fc3f 	bl	8005bba <TIM_ITRx_SetConfig>
      break;
 800533c:	e02c      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6818      	ldr	r0, [r3, #0]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	6859      	ldr	r1, [r3, #4]
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	461a      	mov	r2, r3
 800534c:	f000 fc05 	bl	8005b5a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2160      	movs	r1, #96	; 0x60
 8005356:	4618      	mov	r0, r3
 8005358:	f000 fc2f 	bl	8005bba <TIM_ITRx_SetConfig>
      break;
 800535c:	e01c      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6818      	ldr	r0, [r3, #0]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	6859      	ldr	r1, [r3, #4]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	461a      	mov	r2, r3
 800536c:	f000 fbc6 	bl	8005afc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2140      	movs	r1, #64	; 0x40
 8005376:	4618      	mov	r0, r3
 8005378:	f000 fc1f 	bl	8005bba <TIM_ITRx_SetConfig>
      break;
 800537c:	e00c      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4619      	mov	r1, r3
 8005388:	4610      	mov	r0, r2
 800538a:	f000 fc16 	bl	8005bba <TIM_ITRx_SetConfig>
      break;
 800538e:	e003      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	73fb      	strb	r3, [r7, #15]
      break;
 8005394:	e000      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005396:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a42      	ldr	r2, [pc, #264]	; (80054d0 <TIM_Base_SetConfig+0x11c>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d013      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d2:	d00f      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a3f      	ldr	r2, [pc, #252]	; (80054d4 <TIM_Base_SetConfig+0x120>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00b      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a3e      	ldr	r2, [pc, #248]	; (80054d8 <TIM_Base_SetConfig+0x124>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d007      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a3d      	ldr	r2, [pc, #244]	; (80054dc <TIM_Base_SetConfig+0x128>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d003      	beq.n	80053f4 <TIM_Base_SetConfig+0x40>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a3c      	ldr	r2, [pc, #240]	; (80054e0 <TIM_Base_SetConfig+0x12c>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d108      	bne.n	8005406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	68fa      	ldr	r2, [r7, #12]
 8005402:	4313      	orrs	r3, r2
 8005404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a31      	ldr	r2, [pc, #196]	; (80054d0 <TIM_Base_SetConfig+0x11c>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d01f      	beq.n	800544e <TIM_Base_SetConfig+0x9a>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005414:	d01b      	beq.n	800544e <TIM_Base_SetConfig+0x9a>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a2e      	ldr	r2, [pc, #184]	; (80054d4 <TIM_Base_SetConfig+0x120>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d017      	beq.n	800544e <TIM_Base_SetConfig+0x9a>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a2d      	ldr	r2, [pc, #180]	; (80054d8 <TIM_Base_SetConfig+0x124>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d013      	beq.n	800544e <TIM_Base_SetConfig+0x9a>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a2c      	ldr	r2, [pc, #176]	; (80054dc <TIM_Base_SetConfig+0x128>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d00f      	beq.n	800544e <TIM_Base_SetConfig+0x9a>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a2c      	ldr	r2, [pc, #176]	; (80054e4 <TIM_Base_SetConfig+0x130>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d00b      	beq.n	800544e <TIM_Base_SetConfig+0x9a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a2b      	ldr	r2, [pc, #172]	; (80054e8 <TIM_Base_SetConfig+0x134>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d007      	beq.n	800544e <TIM_Base_SetConfig+0x9a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a2a      	ldr	r2, [pc, #168]	; (80054ec <TIM_Base_SetConfig+0x138>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d003      	beq.n	800544e <TIM_Base_SetConfig+0x9a>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a25      	ldr	r2, [pc, #148]	; (80054e0 <TIM_Base_SetConfig+0x12c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d108      	bne.n	8005460 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005454:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	4313      	orrs	r3, r2
 800545e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	4313      	orrs	r3, r2
 800546c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a12      	ldr	r2, [pc, #72]	; (80054d0 <TIM_Base_SetConfig+0x11c>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d013      	beq.n	80054b4 <TIM_Base_SetConfig+0x100>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a13      	ldr	r2, [pc, #76]	; (80054dc <TIM_Base_SetConfig+0x128>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00f      	beq.n	80054b4 <TIM_Base_SetConfig+0x100>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a13      	ldr	r2, [pc, #76]	; (80054e4 <TIM_Base_SetConfig+0x130>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d00b      	beq.n	80054b4 <TIM_Base_SetConfig+0x100>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a12      	ldr	r2, [pc, #72]	; (80054e8 <TIM_Base_SetConfig+0x134>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d007      	beq.n	80054b4 <TIM_Base_SetConfig+0x100>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a11      	ldr	r2, [pc, #68]	; (80054ec <TIM_Base_SetConfig+0x138>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d003      	beq.n	80054b4 <TIM_Base_SetConfig+0x100>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a0c      	ldr	r2, [pc, #48]	; (80054e0 <TIM_Base_SetConfig+0x12c>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d103      	bne.n	80054bc <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	691a      	ldr	r2, [r3, #16]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	615a      	str	r2, [r3, #20]
}
 80054c2:	bf00      	nop
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40012c00 	.word	0x40012c00
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800
 80054dc:	40013400 	.word	0x40013400
 80054e0:	40015000 	.word	0x40015000
 80054e4:	40014000 	.word	0x40014000
 80054e8:	40014400 	.word	0x40014400
 80054ec:	40014800 	.word	0x40014800

080054f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b087      	sub	sp, #28
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	f023 0201 	bic.w	r2, r3, #1
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800551e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f023 0303 	bic.w	r3, r3, #3
 800552a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	4313      	orrs	r3, r2
 8005534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	f023 0302 	bic.w	r3, r3, #2
 800553c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	4313      	orrs	r3, r2
 8005546:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a30      	ldr	r2, [pc, #192]	; (800560c <TIM_OC1_SetConfig+0x11c>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d013      	beq.n	8005578 <TIM_OC1_SetConfig+0x88>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a2f      	ldr	r2, [pc, #188]	; (8005610 <TIM_OC1_SetConfig+0x120>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d00f      	beq.n	8005578 <TIM_OC1_SetConfig+0x88>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a2e      	ldr	r2, [pc, #184]	; (8005614 <TIM_OC1_SetConfig+0x124>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d00b      	beq.n	8005578 <TIM_OC1_SetConfig+0x88>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a2d      	ldr	r2, [pc, #180]	; (8005618 <TIM_OC1_SetConfig+0x128>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d007      	beq.n	8005578 <TIM_OC1_SetConfig+0x88>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a2c      	ldr	r2, [pc, #176]	; (800561c <TIM_OC1_SetConfig+0x12c>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d003      	beq.n	8005578 <TIM_OC1_SetConfig+0x88>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a2b      	ldr	r2, [pc, #172]	; (8005620 <TIM_OC1_SetConfig+0x130>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d10c      	bne.n	8005592 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f023 0308 	bic.w	r3, r3, #8
 800557e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	697a      	ldr	r2, [r7, #20]
 8005586:	4313      	orrs	r3, r2
 8005588:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f023 0304 	bic.w	r3, r3, #4
 8005590:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a1d      	ldr	r2, [pc, #116]	; (800560c <TIM_OC1_SetConfig+0x11c>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d013      	beq.n	80055c2 <TIM_OC1_SetConfig+0xd2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a1c      	ldr	r2, [pc, #112]	; (8005610 <TIM_OC1_SetConfig+0x120>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d00f      	beq.n	80055c2 <TIM_OC1_SetConfig+0xd2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a1b      	ldr	r2, [pc, #108]	; (8005614 <TIM_OC1_SetConfig+0x124>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d00b      	beq.n	80055c2 <TIM_OC1_SetConfig+0xd2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a1a      	ldr	r2, [pc, #104]	; (8005618 <TIM_OC1_SetConfig+0x128>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d007      	beq.n	80055c2 <TIM_OC1_SetConfig+0xd2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a19      	ldr	r2, [pc, #100]	; (800561c <TIM_OC1_SetConfig+0x12c>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d003      	beq.n	80055c2 <TIM_OC1_SetConfig+0xd2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a18      	ldr	r2, [pc, #96]	; (8005620 <TIM_OC1_SetConfig+0x130>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d111      	bne.n	80055e6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80055d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	4313      	orrs	r3, r2
 80055da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	621a      	str	r2, [r3, #32]
}
 8005600:	bf00      	nop
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	40012c00 	.word	0x40012c00
 8005610:	40013400 	.word	0x40013400
 8005614:	40014000 	.word	0x40014000
 8005618:	40014400 	.word	0x40014400
 800561c:	40014800 	.word	0x40014800
 8005620:	40015000 	.word	0x40015000

08005624 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005624:	b480      	push	{r7}
 8005626:	b087      	sub	sp, #28
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a1b      	ldr	r3, [r3, #32]
 8005632:	f023 0210 	bic.w	r2, r3, #16
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	699b      	ldr	r3, [r3, #24]
 800564a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005652:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800565e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	021b      	lsls	r3, r3, #8
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	4313      	orrs	r3, r2
 800566a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	f023 0320 	bic.w	r3, r3, #32
 8005672:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	011b      	lsls	r3, r3, #4
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	4313      	orrs	r3, r2
 800567e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a2c      	ldr	r2, [pc, #176]	; (8005734 <TIM_OC2_SetConfig+0x110>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d007      	beq.n	8005698 <TIM_OC2_SetConfig+0x74>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a2b      	ldr	r2, [pc, #172]	; (8005738 <TIM_OC2_SetConfig+0x114>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d003      	beq.n	8005698 <TIM_OC2_SetConfig+0x74>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a2a      	ldr	r2, [pc, #168]	; (800573c <TIM_OC2_SetConfig+0x118>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d10d      	bne.n	80056b4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800569e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	011b      	lsls	r3, r3, #4
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a1f      	ldr	r2, [pc, #124]	; (8005734 <TIM_OC2_SetConfig+0x110>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d013      	beq.n	80056e4 <TIM_OC2_SetConfig+0xc0>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a1e      	ldr	r2, [pc, #120]	; (8005738 <TIM_OC2_SetConfig+0x114>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d00f      	beq.n	80056e4 <TIM_OC2_SetConfig+0xc0>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a1e      	ldr	r2, [pc, #120]	; (8005740 <TIM_OC2_SetConfig+0x11c>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d00b      	beq.n	80056e4 <TIM_OC2_SetConfig+0xc0>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a1d      	ldr	r2, [pc, #116]	; (8005744 <TIM_OC2_SetConfig+0x120>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d007      	beq.n	80056e4 <TIM_OC2_SetConfig+0xc0>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a1c      	ldr	r2, [pc, #112]	; (8005748 <TIM_OC2_SetConfig+0x124>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d003      	beq.n	80056e4 <TIM_OC2_SetConfig+0xc0>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a17      	ldr	r2, [pc, #92]	; (800573c <TIM_OC2_SetConfig+0x118>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d113      	bne.n	800570c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056ea:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80056f2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	4313      	orrs	r3, r2
 800570a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	68fa      	ldr	r2, [r7, #12]
 8005716:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	685a      	ldr	r2, [r3, #4]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	621a      	str	r2, [r3, #32]
}
 8005726:	bf00      	nop
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	40012c00 	.word	0x40012c00
 8005738:	40013400 	.word	0x40013400
 800573c:	40015000 	.word	0x40015000
 8005740:	40014000 	.word	0x40014000
 8005744:	40014400 	.word	0x40014400
 8005748:	40014800 	.word	0x40014800

0800574c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a1b      	ldr	r3, [r3, #32]
 8005766:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800577a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800577e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0303 	bic.w	r3, r3, #3
 8005786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	4313      	orrs	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	021b      	lsls	r3, r3, #8
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a2b      	ldr	r2, [pc, #172]	; (8005858 <TIM_OC3_SetConfig+0x10c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d007      	beq.n	80057be <TIM_OC3_SetConfig+0x72>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a2a      	ldr	r2, [pc, #168]	; (800585c <TIM_OC3_SetConfig+0x110>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d003      	beq.n	80057be <TIM_OC3_SetConfig+0x72>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a29      	ldr	r2, [pc, #164]	; (8005860 <TIM_OC3_SetConfig+0x114>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d10d      	bne.n	80057da <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	021b      	lsls	r3, r3, #8
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057d8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a1e      	ldr	r2, [pc, #120]	; (8005858 <TIM_OC3_SetConfig+0x10c>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d013      	beq.n	800580a <TIM_OC3_SetConfig+0xbe>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a1d      	ldr	r2, [pc, #116]	; (800585c <TIM_OC3_SetConfig+0x110>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d00f      	beq.n	800580a <TIM_OC3_SetConfig+0xbe>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a1d      	ldr	r2, [pc, #116]	; (8005864 <TIM_OC3_SetConfig+0x118>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d00b      	beq.n	800580a <TIM_OC3_SetConfig+0xbe>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a1c      	ldr	r2, [pc, #112]	; (8005868 <TIM_OC3_SetConfig+0x11c>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d007      	beq.n	800580a <TIM_OC3_SetConfig+0xbe>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a1b      	ldr	r2, [pc, #108]	; (800586c <TIM_OC3_SetConfig+0x120>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d003      	beq.n	800580a <TIM_OC3_SetConfig+0xbe>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a16      	ldr	r2, [pc, #88]	; (8005860 <TIM_OC3_SetConfig+0x114>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d113      	bne.n	8005832 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005810:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005818:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	011b      	lsls	r3, r3, #4
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	4313      	orrs	r3, r2
 8005824:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	011b      	lsls	r3, r3, #4
 800582c:	693a      	ldr	r2, [r7, #16]
 800582e:	4313      	orrs	r3, r2
 8005830:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	685a      	ldr	r2, [r3, #4]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	621a      	str	r2, [r3, #32]
}
 800584c:	bf00      	nop
 800584e:	371c      	adds	r7, #28
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	40012c00 	.word	0x40012c00
 800585c:	40013400 	.word	0x40013400
 8005860:	40015000 	.word	0x40015000
 8005864:	40014000 	.word	0x40014000
 8005868:	40014400 	.word	0x40014400
 800586c:	40014800 	.word	0x40014800

08005870 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800589e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	021b      	lsls	r3, r3, #8
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	031b      	lsls	r3, r3, #12
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a1a      	ldr	r2, [pc, #104]	; (8005938 <TIM_OC4_SetConfig+0xc8>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d013      	beq.n	80058fc <TIM_OC4_SetConfig+0x8c>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a19      	ldr	r2, [pc, #100]	; (800593c <TIM_OC4_SetConfig+0xcc>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00f      	beq.n	80058fc <TIM_OC4_SetConfig+0x8c>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a18      	ldr	r2, [pc, #96]	; (8005940 <TIM_OC4_SetConfig+0xd0>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d00b      	beq.n	80058fc <TIM_OC4_SetConfig+0x8c>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a17      	ldr	r2, [pc, #92]	; (8005944 <TIM_OC4_SetConfig+0xd4>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d007      	beq.n	80058fc <TIM_OC4_SetConfig+0x8c>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a16      	ldr	r2, [pc, #88]	; (8005948 <TIM_OC4_SetConfig+0xd8>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d003      	beq.n	80058fc <TIM_OC4_SetConfig+0x8c>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a15      	ldr	r2, [pc, #84]	; (800594c <TIM_OC4_SetConfig+0xdc>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d109      	bne.n	8005910 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005902:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	019b      	lsls	r3, r3, #6
 800590a:	697a      	ldr	r2, [r7, #20]
 800590c:	4313      	orrs	r3, r2
 800590e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685a      	ldr	r2, [r3, #4]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	621a      	str	r2, [r3, #32]
}
 800592a:	bf00      	nop
 800592c:	371c      	adds	r7, #28
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop
 8005938:	40012c00 	.word	0x40012c00
 800593c:	40013400 	.word	0x40013400
 8005940:	40014000 	.word	0x40014000
 8005944:	40014400 	.word	0x40014400
 8005948:	40014800 	.word	0x40014800
 800594c:	40015000 	.word	0x40015000

08005950 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005950:	b480      	push	{r7}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800597e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005982:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68fa      	ldr	r2, [r7, #12]
 800598a:	4313      	orrs	r3, r2
 800598c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005994:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	041b      	lsls	r3, r3, #16
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	4313      	orrs	r3, r2
 80059a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a19      	ldr	r2, [pc, #100]	; (8005a0c <TIM_OC5_SetConfig+0xbc>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d013      	beq.n	80059d2 <TIM_OC5_SetConfig+0x82>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a18      	ldr	r2, [pc, #96]	; (8005a10 <TIM_OC5_SetConfig+0xc0>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d00f      	beq.n	80059d2 <TIM_OC5_SetConfig+0x82>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a17      	ldr	r2, [pc, #92]	; (8005a14 <TIM_OC5_SetConfig+0xc4>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d00b      	beq.n	80059d2 <TIM_OC5_SetConfig+0x82>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a16      	ldr	r2, [pc, #88]	; (8005a18 <TIM_OC5_SetConfig+0xc8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d007      	beq.n	80059d2 <TIM_OC5_SetConfig+0x82>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a15      	ldr	r2, [pc, #84]	; (8005a1c <TIM_OC5_SetConfig+0xcc>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d003      	beq.n	80059d2 <TIM_OC5_SetConfig+0x82>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a14      	ldr	r2, [pc, #80]	; (8005a20 <TIM_OC5_SetConfig+0xd0>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d109      	bne.n	80059e6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	021b      	lsls	r3, r3, #8
 80059e0:	697a      	ldr	r2, [r7, #20]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685a      	ldr	r2, [r3, #4]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	621a      	str	r2, [r3, #32]
}
 8005a00:	bf00      	nop
 8005a02:	371c      	adds	r7, #28
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	40012c00 	.word	0x40012c00
 8005a10:	40013400 	.word	0x40013400
 8005a14:	40014000 	.word	0x40014000
 8005a18:	40014400 	.word	0x40014400
 8005a1c:	40014800 	.word	0x40014800
 8005a20:	40015000 	.word	0x40015000

08005a24 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b087      	sub	sp, #28
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	021b      	lsls	r3, r3, #8
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	051b      	lsls	r3, r3, #20
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a1a      	ldr	r2, [pc, #104]	; (8005ae4 <TIM_OC6_SetConfig+0xc0>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d013      	beq.n	8005aa8 <TIM_OC6_SetConfig+0x84>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a19      	ldr	r2, [pc, #100]	; (8005ae8 <TIM_OC6_SetConfig+0xc4>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d00f      	beq.n	8005aa8 <TIM_OC6_SetConfig+0x84>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a18      	ldr	r2, [pc, #96]	; (8005aec <TIM_OC6_SetConfig+0xc8>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00b      	beq.n	8005aa8 <TIM_OC6_SetConfig+0x84>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a17      	ldr	r2, [pc, #92]	; (8005af0 <TIM_OC6_SetConfig+0xcc>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d007      	beq.n	8005aa8 <TIM_OC6_SetConfig+0x84>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a16      	ldr	r2, [pc, #88]	; (8005af4 <TIM_OC6_SetConfig+0xd0>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d003      	beq.n	8005aa8 <TIM_OC6_SetConfig+0x84>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a15      	ldr	r2, [pc, #84]	; (8005af8 <TIM_OC6_SetConfig+0xd4>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d109      	bne.n	8005abc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005aae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	029b      	lsls	r3, r3, #10
 8005ab6:	697a      	ldr	r2, [r7, #20]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	621a      	str	r2, [r3, #32]
}
 8005ad6:	bf00      	nop
 8005ad8:	371c      	adds	r7, #28
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	40012c00 	.word	0x40012c00
 8005ae8:	40013400 	.word	0x40013400
 8005aec:	40014000 	.word	0x40014000
 8005af0:	40014400 	.word	0x40014400
 8005af4:	40014800 	.word	0x40014800
 8005af8:	40015000 	.word	0x40015000

08005afc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b087      	sub	sp, #28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	f023 0201 	bic.w	r2, r3, #1
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	011b      	lsls	r3, r3, #4
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f023 030a 	bic.w	r3, r3, #10
 8005b38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	621a      	str	r2, [r3, #32]
}
 8005b4e:	bf00      	nop
 8005b50:	371c      	adds	r7, #28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr

08005b5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b5a:	b480      	push	{r7}
 8005b5c:	b087      	sub	sp, #28
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	60f8      	str	r0, [r7, #12]
 8005b62:	60b9      	str	r1, [r7, #8]
 8005b64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	f023 0210 	bic.w	r2, r3, #16
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6a1b      	ldr	r3, [r3, #32]
 8005b7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	031b      	lsls	r3, r3, #12
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	011b      	lsls	r3, r3, #4
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	621a      	str	r2, [r3, #32]
}
 8005bae:	bf00      	nop
 8005bb0:	371c      	adds	r7, #28
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr

08005bba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b085      	sub	sp, #20
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
 8005bc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bd2:	683a      	ldr	r2, [r7, #0]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	f043 0307 	orr.w	r3, r3, #7
 8005bdc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	609a      	str	r2, [r3, #8]
}
 8005be4:	bf00      	nop
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b087      	sub	sp, #28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
 8005bfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	021a      	lsls	r2, r3, #8
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	431a      	orrs	r2, r3
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	609a      	str	r2, [r3, #8]
}
 8005c24:	bf00      	nop
 8005c26:	371c      	adds	r7, #28
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b087      	sub	sp, #28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	f003 031f 	and.w	r3, r3, #31
 8005c42:	2201      	movs	r2, #1
 8005c44:	fa02 f303 	lsl.w	r3, r2, r3
 8005c48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6a1a      	ldr	r2, [r3, #32]
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	43db      	mvns	r3, r3
 8005c52:	401a      	ands	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6a1a      	ldr	r2, [r3, #32]
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	f003 031f 	and.w	r3, r3, #31
 8005c62:	6879      	ldr	r1, [r7, #4]
 8005c64:	fa01 f303 	lsl.w	r3, r1, r3
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	621a      	str	r2, [r3, #32]
}
 8005c6e:	bf00      	nop
 8005c70:	371c      	adds	r7, #28
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
	...

08005c7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c90:	2302      	movs	r3, #2
 8005c92:	e06d      	b.n	8005d70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a30      	ldr	r2, [pc, #192]	; (8005d7c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d009      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a2f      	ldr	r2, [pc, #188]	; (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d004      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a2d      	ldr	r2, [pc, #180]	; (8005d84 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d108      	bne.n	8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005cd8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a1e      	ldr	r2, [pc, #120]	; (8005d7c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d01d      	beq.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d10:	d018      	beq.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a1c      	ldr	r2, [pc, #112]	; (8005d88 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d013      	beq.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a1a      	ldr	r2, [pc, #104]	; (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d00e      	beq.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a15      	ldr	r2, [pc, #84]	; (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d009      	beq.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a16      	ldr	r2, [pc, #88]	; (8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d004      	beq.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a11      	ldr	r2, [pc, #68]	; (8005d84 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d10c      	bne.n	8005d5e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	68ba      	ldr	r2, [r7, #8]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3714      	adds	r7, #20
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr
 8005d7c:	40012c00 	.word	0x40012c00
 8005d80:	40013400 	.word	0x40013400
 8005d84:	40015000 	.word	0x40015000
 8005d88:	40000400 	.word	0x40000400
 8005d8c:	40000800 	.word	0x40000800
 8005d90:	40014000 	.word	0x40014000

08005d94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d101      	bne.n	8005da6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e040      	b.n	8005e28 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d106      	bne.n	8005dbc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f7fb fb02 	bl	80013c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2224      	movs	r2, #36	; 0x24
 8005dc0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f022 0201 	bic.w	r2, r2, #1
 8005dd0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 fc5e 	bl	8006694 <UART_SetConfig>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d101      	bne.n	8005de2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e022      	b.n	8005e28 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 fe26 	bl	8006a3c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685a      	ldr	r2, [r3, #4]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005dfe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	689a      	ldr	r2, [r3, #8]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f042 0201 	orr.w	r2, r2, #1
 8005e1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 fead 	bl	8006b80 <UART_CheckIdleState>
 8005e26:	4603      	mov	r3, r0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3708      	adds	r7, #8
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b08a      	sub	sp, #40	; 0x28
 8005e34:	af02      	add	r7, sp, #8
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	603b      	str	r3, [r7, #0]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e44:	2b20      	cmp	r3, #32
 8005e46:	d178      	bne.n	8005f3a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d002      	beq.n	8005e54 <HAL_UART_Transmit+0x24>
 8005e4e:	88fb      	ldrh	r3, [r7, #6]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d101      	bne.n	8005e58 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e071      	b.n	8005f3c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2221      	movs	r2, #33	; 0x21
 8005e64:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e66:	f7fb fcd9 	bl	800181c <HAL_GetTick>
 8005e6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	88fa      	ldrh	r2, [r7, #6]
 8005e70:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	88fa      	ldrh	r2, [r7, #6]
 8005e78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e84:	d108      	bne.n	8005e98 <HAL_UART_Transmit+0x68>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d104      	bne.n	8005e98 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	61bb      	str	r3, [r7, #24]
 8005e96:	e003      	b.n	8005ea0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ea0:	e030      	b.n	8005f04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	2180      	movs	r1, #128	; 0x80
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 ff0f 	bl	8006cd0 <UART_WaitOnFlagUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d004      	beq.n	8005ec2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2220      	movs	r2, #32
 8005ebc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e03c      	b.n	8005f3c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10b      	bne.n	8005ee0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	881a      	ldrh	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ed4:	b292      	uxth	r2, r2
 8005ed6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	3302      	adds	r3, #2
 8005edc:	61bb      	str	r3, [r7, #24]
 8005ede:	e008      	b.n	8005ef2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	781a      	ldrb	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	b292      	uxth	r2, r2
 8005eea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	3b01      	subs	r3, #1
 8005efc:	b29a      	uxth	r2, r3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1c8      	bne.n	8005ea2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	2200      	movs	r2, #0
 8005f18:	2140      	movs	r1, #64	; 0x40
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f000 fed8 	bl	8006cd0 <UART_WaitOnFlagUntilTimeout>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d004      	beq.n	8005f30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2220      	movs	r2, #32
 8005f2a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e005      	b.n	8005f3c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2220      	movs	r2, #32
 8005f34:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005f36:	2300      	movs	r3, #0
 8005f38:	e000      	b.n	8005f3c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005f3a:	2302      	movs	r3, #2
  }
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3720      	adds	r7, #32
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b08b      	sub	sp, #44	; 0x2c
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f56:	2b20      	cmp	r3, #32
 8005f58:	d147      	bne.n	8005fea <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <HAL_UART_Transmit_IT+0x22>
 8005f60:	88fb      	ldrh	r3, [r7, #6]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e040      	b.n	8005fec <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	88fa      	ldrh	r2, [r7, #6]
 8005f74:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	88fa      	ldrh	r2, [r7, #6]
 8005f7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2221      	movs	r2, #33	; 0x21
 8005f92:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f9c:	d107      	bne.n	8005fae <HAL_UART_Transmit_IT+0x6a>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d103      	bne.n	8005fae <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	4a13      	ldr	r2, [pc, #76]	; (8005ff8 <HAL_UART_Transmit_IT+0xb4>)
 8005faa:	66da      	str	r2, [r3, #108]	; 0x6c
 8005fac:	e002      	b.n	8005fb4 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	4a12      	ldr	r2, [pc, #72]	; (8005ffc <HAL_UART_Transmit_IT+0xb8>)
 8005fb2:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	e853 3f00 	ldrex	r3, [r3]
 8005fc0:	613b      	str	r3, [r7, #16]
   return(result);
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fc8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd2:	623b      	str	r3, [r7, #32]
 8005fd4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd6:	69f9      	ldr	r1, [r7, #28]
 8005fd8:	6a3a      	ldr	r2, [r7, #32]
 8005fda:	e841 2300 	strex	r3, r2, [r1]
 8005fde:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1e6      	bne.n	8005fb4 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	e000      	b.n	8005fec <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005fea:	2302      	movs	r3, #2
  }
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	372c      	adds	r7, #44	; 0x2c
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	080070d9 	.word	0x080070d9
 8005ffc:	08007021 	.word	0x08007021

08006000 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b08a      	sub	sp, #40	; 0x28
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	4613      	mov	r3, r2
 800600c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006014:	2b20      	cmp	r3, #32
 8006016:	d132      	bne.n	800607e <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <HAL_UART_Receive_IT+0x24>
 800601e:	88fb      	ldrh	r3, [r7, #6]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d101      	bne.n	8006028 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e02b      	b.n	8006080 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d018      	beq.n	800606e <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	e853 3f00 	ldrex	r3, [r3]
 8006048:	613b      	str	r3, [r7, #16]
   return(result);
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006050:	627b      	str	r3, [r7, #36]	; 0x24
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	461a      	mov	r2, r3
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	623b      	str	r3, [r7, #32]
 800605c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605e:	69f9      	ldr	r1, [r7, #28]
 8006060:	6a3a      	ldr	r2, [r7, #32]
 8006062:	e841 2300 	strex	r3, r2, [r1]
 8006066:	61bb      	str	r3, [r7, #24]
   return(result);
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1e6      	bne.n	800603c <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800606e:	88fb      	ldrh	r3, [r7, #6]
 8006070:	461a      	mov	r2, r3
 8006072:	68b9      	ldr	r1, [r7, #8]
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f000 fe93 	bl	8006da0 <UART_Start_Receive_IT>
 800607a:	4603      	mov	r3, r0
 800607c:	e000      	b.n	8006080 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800607e:	2302      	movs	r3, #2
  }
}
 8006080:	4618      	mov	r0, r3
 8006082:	3728      	adds	r7, #40	; 0x28
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b0ba      	sub	sp, #232	; 0xe8
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	69db      	ldr	r3, [r3, #28]
 8006096:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80060ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80060b2:	f640 030f 	movw	r3, #2063	; 0x80f
 80060b6:	4013      	ands	r3, r2
 80060b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80060bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d115      	bne.n	80060f0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80060c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060c8:	f003 0320 	and.w	r3, r3, #32
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00f      	beq.n	80060f0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80060d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060d4:	f003 0320 	and.w	r3, r3, #32
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d009      	beq.n	80060f0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 82ab 	beq.w	800663c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	4798      	blx	r3
      }
      return;
 80060ee:	e2a5      	b.n	800663c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80060f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 8117 	beq.w	8006328 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80060fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b00      	cmp	r3, #0
 8006104:	d106      	bne.n	8006114 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006106:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800610a:	4b85      	ldr	r3, [pc, #532]	; (8006320 <HAL_UART_IRQHandler+0x298>)
 800610c:	4013      	ands	r3, r2
 800610e:	2b00      	cmp	r3, #0
 8006110:	f000 810a 	beq.w	8006328 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006118:	f003 0301 	and.w	r3, r3, #1
 800611c:	2b00      	cmp	r3, #0
 800611e:	d011      	beq.n	8006144 <HAL_UART_IRQHandler+0xbc>
 8006120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006128:	2b00      	cmp	r3, #0
 800612a:	d00b      	beq.n	8006144 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2201      	movs	r2, #1
 8006132:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800613a:	f043 0201 	orr.w	r2, r3, #1
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d011      	beq.n	8006174 <HAL_UART_IRQHandler+0xec>
 8006150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00b      	beq.n	8006174 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2202      	movs	r2, #2
 8006162:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800616a:	f043 0204 	orr.w	r2, r3, #4
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006178:	f003 0304 	and.w	r3, r3, #4
 800617c:	2b00      	cmp	r3, #0
 800617e:	d011      	beq.n	80061a4 <HAL_UART_IRQHandler+0x11c>
 8006180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00b      	beq.n	80061a4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2204      	movs	r2, #4
 8006192:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800619a:	f043 0202 	orr.w	r2, r3, #2
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80061a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061a8:	f003 0308 	and.w	r3, r3, #8
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d017      	beq.n	80061e0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061b4:	f003 0320 	and.w	r3, r3, #32
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d105      	bne.n	80061c8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80061bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061c0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00b      	beq.n	80061e0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2208      	movs	r2, #8
 80061ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061d6:	f043 0208 	orr.w	r2, r3, #8
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d012      	beq.n	8006212 <HAL_UART_IRQHandler+0x18a>
 80061ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d00c      	beq.n	8006212 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006200:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006208:	f043 0220 	orr.w	r2, r3, #32
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006218:	2b00      	cmp	r3, #0
 800621a:	f000 8211 	beq.w	8006640 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800621e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006222:	f003 0320 	and.w	r3, r3, #32
 8006226:	2b00      	cmp	r3, #0
 8006228:	d00d      	beq.n	8006246 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800622a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800622e:	f003 0320 	and.w	r3, r3, #32
 8006232:	2b00      	cmp	r3, #0
 8006234:	d007      	beq.n	8006246 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800623a:	2b00      	cmp	r3, #0
 800623c:	d003      	beq.n	8006246 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800624c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625a:	2b40      	cmp	r3, #64	; 0x40
 800625c:	d005      	beq.n	800626a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800625e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006262:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006266:	2b00      	cmp	r3, #0
 8006268:	d04f      	beq.n	800630a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fe5e 	bl	8006f2c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627a:	2b40      	cmp	r3, #64	; 0x40
 800627c:	d141      	bne.n	8006302 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	3308      	adds	r3, #8
 8006284:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006288:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800628c:	e853 3f00 	ldrex	r3, [r3]
 8006290:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006294:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006298:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800629c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	3308      	adds	r3, #8
 80062a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80062aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80062ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80062b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80062ba:	e841 2300 	strex	r3, r2, [r1]
 80062be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80062c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1d9      	bne.n	800627e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d013      	beq.n	80062fa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062d6:	4a13      	ldr	r2, [pc, #76]	; (8006324 <HAL_UART_IRQHandler+0x29c>)
 80062d8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062de:	4618      	mov	r0, r3
 80062e0:	f7fc fcf4 	bl	8002ccc <HAL_DMA_Abort_IT>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d017      	beq.n	800631a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80062f4:	4610      	mov	r0, r2
 80062f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f8:	e00f      	b.n	800631a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f9b4 	bl	8006668 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006300:	e00b      	b.n	800631a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f9b0 	bl	8006668 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006308:	e007      	b.n	800631a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f9ac 	bl	8006668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006318:	e192      	b.n	8006640 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800631a:	bf00      	nop
    return;
 800631c:	e190      	b.n	8006640 <HAL_UART_IRQHandler+0x5b8>
 800631e:	bf00      	nop
 8006320:	04000120 	.word	0x04000120
 8006324:	08006ff5 	.word	0x08006ff5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800632c:	2b01      	cmp	r3, #1
 800632e:	f040 814b 	bne.w	80065c8 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006336:	f003 0310 	and.w	r3, r3, #16
 800633a:	2b00      	cmp	r3, #0
 800633c:	f000 8144 	beq.w	80065c8 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006344:	f003 0310 	and.w	r3, r3, #16
 8006348:	2b00      	cmp	r3, #0
 800634a:	f000 813d 	beq.w	80065c8 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2210      	movs	r2, #16
 8006354:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006360:	2b40      	cmp	r3, #64	; 0x40
 8006362:	f040 80b5 	bne.w	80064d0 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006372:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 8164 	beq.w	8006644 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006382:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006386:	429a      	cmp	r2, r3
 8006388:	f080 815c 	bcs.w	8006644 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006392:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	2b20      	cmp	r3, #32
 800639e:	f000 8086 	beq.w	80064ae <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80063b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80063ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063be:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	461a      	mov	r2, r3
 80063c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80063cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80063d0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80063d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80063dc:	e841 2300 	strex	r3, r2, [r1]
 80063e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80063e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1da      	bne.n	80063a2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	3308      	adds	r3, #8
 80063f2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063f6:	e853 3f00 	ldrex	r3, [r3]
 80063fa:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80063fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063fe:	f023 0301 	bic.w	r3, r3, #1
 8006402:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	3308      	adds	r3, #8
 800640c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006410:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006414:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006416:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006418:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800641c:	e841 2300 	strex	r3, r2, [r1]
 8006420:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006422:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1e1      	bne.n	80063ec <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	3308      	adds	r3, #8
 800642e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006430:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006432:	e853 3f00 	ldrex	r3, [r3]
 8006436:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006438:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800643a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800643e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3308      	adds	r3, #8
 8006448:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800644c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800644e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006450:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006452:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006454:	e841 2300 	strex	r3, r2, [r1]
 8006458:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800645a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1e3      	bne.n	8006428 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2220      	movs	r2, #32
 8006464:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800647c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800647e:	f023 0310 	bic.w	r3, r3, #16
 8006482:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006490:	65bb      	str	r3, [r7, #88]	; 0x58
 8006492:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006494:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006496:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006498:	e841 2300 	strex	r3, r2, [r1]
 800649c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800649e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1e4      	bne.n	800646e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fc fbd6 	bl	8002c5a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2202      	movs	r2, #2
 80064b2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	4619      	mov	r1, r3
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 f8d7 	bl	800667c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064ce:	e0b9      	b.n	8006644 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064dc:	b29b      	uxth	r3, r3
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f000 80ab 	beq.w	8006648 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80064f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	f000 80a6 	beq.w	8006648 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006504:	e853 3f00 	ldrex	r3, [r3]
 8006508:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800650a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800650c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006510:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	461a      	mov	r2, r3
 800651a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800651e:	647b      	str	r3, [r7, #68]	; 0x44
 8006520:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006522:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006524:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006526:	e841 2300 	strex	r3, r2, [r1]
 800652a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800652c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800652e:	2b00      	cmp	r3, #0
 8006530:	d1e4      	bne.n	80064fc <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	3308      	adds	r3, #8
 8006538:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800653c:	e853 3f00 	ldrex	r3, [r3]
 8006540:	623b      	str	r3, [r7, #32]
   return(result);
 8006542:	6a3b      	ldr	r3, [r7, #32]
 8006544:	f023 0301 	bic.w	r3, r3, #1
 8006548:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	3308      	adds	r3, #8
 8006552:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006556:	633a      	str	r2, [r7, #48]	; 0x30
 8006558:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800655c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800655e:	e841 2300 	strex	r3, r2, [r1]
 8006562:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1e3      	bne.n	8006532 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2220      	movs	r2, #32
 800656e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	e853 3f00 	ldrex	r3, [r3]
 800658a:	60fb      	str	r3, [r7, #12]
   return(result);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f023 0310 	bic.w	r3, r3, #16
 8006592:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	461a      	mov	r2, r3
 800659c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80065a0:	61fb      	str	r3, [r7, #28]
 80065a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a4:	69b9      	ldr	r1, [r7, #24]
 80065a6:	69fa      	ldr	r2, [r7, #28]
 80065a8:	e841 2300 	strex	r3, r2, [r1]
 80065ac:	617b      	str	r3, [r7, #20]
   return(result);
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d1e4      	bne.n	800657e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2202      	movs	r2, #2
 80065b8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80065be:	4619      	mov	r1, r3
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 f85b 	bl	800667c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80065c6:	e03f      	b.n	8006648 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80065c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d00e      	beq.n	80065f2 <HAL_UART_IRQHandler+0x56a>
 80065d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d008      	beq.n	80065f2 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80065e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 ffa6 	bl	800753c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065f0:	e02d      	b.n	800664e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80065f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00e      	beq.n	800661c <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80065fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006606:	2b00      	cmp	r3, #0
 8006608:	d008      	beq.n	800661c <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800660e:	2b00      	cmp	r3, #0
 8006610:	d01c      	beq.n	800664c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	4798      	blx	r3
    }
    return;
 800661a:	e017      	b.n	800664c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800661c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006624:	2b00      	cmp	r3, #0
 8006626:	d012      	beq.n	800664e <HAL_UART_IRQHandler+0x5c6>
 8006628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800662c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00c      	beq.n	800664e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 fdaf 	bl	8007198 <UART_EndTransmit_IT>
    return;
 800663a:	e008      	b.n	800664e <HAL_UART_IRQHandler+0x5c6>
      return;
 800663c:	bf00      	nop
 800663e:	e006      	b.n	800664e <HAL_UART_IRQHandler+0x5c6>
    return;
 8006640:	bf00      	nop
 8006642:	e004      	b.n	800664e <HAL_UART_IRQHandler+0x5c6>
      return;
 8006644:	bf00      	nop
 8006646:	e002      	b.n	800664e <HAL_UART_IRQHandler+0x5c6>
      return;
 8006648:	bf00      	nop
 800664a:	e000      	b.n	800664e <HAL_UART_IRQHandler+0x5c6>
    return;
 800664c:	bf00      	nop
  }

}
 800664e:	37e8      	adds	r7, #232	; 0xe8
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	460b      	mov	r3, r1
 8006686:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b088      	sub	sp, #32
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800669c:	2300      	movs	r3, #0
 800669e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689a      	ldr	r2, [r3, #8]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	691b      	ldr	r3, [r3, #16]
 80066a8:	431a      	orrs	r2, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	431a      	orrs	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	69db      	ldr	r3, [r3, #28]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	4b92      	ldr	r3, [pc, #584]	; (8006908 <UART_SetConfig+0x274>)
 80066c0:	4013      	ands	r3, r2
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	6812      	ldr	r2, [r2, #0]
 80066c6:	6979      	ldr	r1, [r7, #20]
 80066c8:	430b      	orrs	r3, r1
 80066ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68da      	ldr	r2, [r3, #12]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a1b      	ldr	r3, [r3, #32]
 80066ec:	697a      	ldr	r2, [r7, #20]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	697a      	ldr	r2, [r7, #20]
 8006702:	430a      	orrs	r2, r1
 8006704:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a80      	ldr	r2, [pc, #512]	; (800690c <UART_SetConfig+0x278>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d120      	bne.n	8006752 <UART_SetConfig+0xbe>
 8006710:	4b7f      	ldr	r3, [pc, #508]	; (8006910 <UART_SetConfig+0x27c>)
 8006712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006714:	f003 0303 	and.w	r3, r3, #3
 8006718:	2b03      	cmp	r3, #3
 800671a:	d817      	bhi.n	800674c <UART_SetConfig+0xb8>
 800671c:	a201      	add	r2, pc, #4	; (adr r2, 8006724 <UART_SetConfig+0x90>)
 800671e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006722:	bf00      	nop
 8006724:	08006735 	.word	0x08006735
 8006728:	08006741 	.word	0x08006741
 800672c:	08006747 	.word	0x08006747
 8006730:	0800673b 	.word	0x0800673b
 8006734:	2301      	movs	r3, #1
 8006736:	77fb      	strb	r3, [r7, #31]
 8006738:	e0b5      	b.n	80068a6 <UART_SetConfig+0x212>
 800673a:	2302      	movs	r3, #2
 800673c:	77fb      	strb	r3, [r7, #31]
 800673e:	e0b2      	b.n	80068a6 <UART_SetConfig+0x212>
 8006740:	2304      	movs	r3, #4
 8006742:	77fb      	strb	r3, [r7, #31]
 8006744:	e0af      	b.n	80068a6 <UART_SetConfig+0x212>
 8006746:	2308      	movs	r3, #8
 8006748:	77fb      	strb	r3, [r7, #31]
 800674a:	e0ac      	b.n	80068a6 <UART_SetConfig+0x212>
 800674c:	2310      	movs	r3, #16
 800674e:	77fb      	strb	r3, [r7, #31]
 8006750:	e0a9      	b.n	80068a6 <UART_SetConfig+0x212>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a6f      	ldr	r2, [pc, #444]	; (8006914 <UART_SetConfig+0x280>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d124      	bne.n	80067a6 <UART_SetConfig+0x112>
 800675c:	4b6c      	ldr	r3, [pc, #432]	; (8006910 <UART_SetConfig+0x27c>)
 800675e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006760:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006764:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006768:	d011      	beq.n	800678e <UART_SetConfig+0xfa>
 800676a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800676e:	d817      	bhi.n	80067a0 <UART_SetConfig+0x10c>
 8006770:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006774:	d011      	beq.n	800679a <UART_SetConfig+0x106>
 8006776:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800677a:	d811      	bhi.n	80067a0 <UART_SetConfig+0x10c>
 800677c:	2b00      	cmp	r3, #0
 800677e:	d003      	beq.n	8006788 <UART_SetConfig+0xf4>
 8006780:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006784:	d006      	beq.n	8006794 <UART_SetConfig+0x100>
 8006786:	e00b      	b.n	80067a0 <UART_SetConfig+0x10c>
 8006788:	2300      	movs	r3, #0
 800678a:	77fb      	strb	r3, [r7, #31]
 800678c:	e08b      	b.n	80068a6 <UART_SetConfig+0x212>
 800678e:	2302      	movs	r3, #2
 8006790:	77fb      	strb	r3, [r7, #31]
 8006792:	e088      	b.n	80068a6 <UART_SetConfig+0x212>
 8006794:	2304      	movs	r3, #4
 8006796:	77fb      	strb	r3, [r7, #31]
 8006798:	e085      	b.n	80068a6 <UART_SetConfig+0x212>
 800679a:	2308      	movs	r3, #8
 800679c:	77fb      	strb	r3, [r7, #31]
 800679e:	e082      	b.n	80068a6 <UART_SetConfig+0x212>
 80067a0:	2310      	movs	r3, #16
 80067a2:	77fb      	strb	r3, [r7, #31]
 80067a4:	e07f      	b.n	80068a6 <UART_SetConfig+0x212>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a5b      	ldr	r2, [pc, #364]	; (8006918 <UART_SetConfig+0x284>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d124      	bne.n	80067fa <UART_SetConfig+0x166>
 80067b0:	4b57      	ldr	r3, [pc, #348]	; (8006910 <UART_SetConfig+0x27c>)
 80067b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80067b8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80067bc:	d011      	beq.n	80067e2 <UART_SetConfig+0x14e>
 80067be:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80067c2:	d817      	bhi.n	80067f4 <UART_SetConfig+0x160>
 80067c4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80067c8:	d011      	beq.n	80067ee <UART_SetConfig+0x15a>
 80067ca:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80067ce:	d811      	bhi.n	80067f4 <UART_SetConfig+0x160>
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d003      	beq.n	80067dc <UART_SetConfig+0x148>
 80067d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80067d8:	d006      	beq.n	80067e8 <UART_SetConfig+0x154>
 80067da:	e00b      	b.n	80067f4 <UART_SetConfig+0x160>
 80067dc:	2300      	movs	r3, #0
 80067de:	77fb      	strb	r3, [r7, #31]
 80067e0:	e061      	b.n	80068a6 <UART_SetConfig+0x212>
 80067e2:	2302      	movs	r3, #2
 80067e4:	77fb      	strb	r3, [r7, #31]
 80067e6:	e05e      	b.n	80068a6 <UART_SetConfig+0x212>
 80067e8:	2304      	movs	r3, #4
 80067ea:	77fb      	strb	r3, [r7, #31]
 80067ec:	e05b      	b.n	80068a6 <UART_SetConfig+0x212>
 80067ee:	2308      	movs	r3, #8
 80067f0:	77fb      	strb	r3, [r7, #31]
 80067f2:	e058      	b.n	80068a6 <UART_SetConfig+0x212>
 80067f4:	2310      	movs	r3, #16
 80067f6:	77fb      	strb	r3, [r7, #31]
 80067f8:	e055      	b.n	80068a6 <UART_SetConfig+0x212>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a47      	ldr	r2, [pc, #284]	; (800691c <UART_SetConfig+0x288>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d124      	bne.n	800684e <UART_SetConfig+0x1ba>
 8006804:	4b42      	ldr	r3, [pc, #264]	; (8006910 <UART_SetConfig+0x27c>)
 8006806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006808:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800680c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006810:	d011      	beq.n	8006836 <UART_SetConfig+0x1a2>
 8006812:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006816:	d817      	bhi.n	8006848 <UART_SetConfig+0x1b4>
 8006818:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800681c:	d011      	beq.n	8006842 <UART_SetConfig+0x1ae>
 800681e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006822:	d811      	bhi.n	8006848 <UART_SetConfig+0x1b4>
 8006824:	2b00      	cmp	r3, #0
 8006826:	d003      	beq.n	8006830 <UART_SetConfig+0x19c>
 8006828:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800682c:	d006      	beq.n	800683c <UART_SetConfig+0x1a8>
 800682e:	e00b      	b.n	8006848 <UART_SetConfig+0x1b4>
 8006830:	2300      	movs	r3, #0
 8006832:	77fb      	strb	r3, [r7, #31]
 8006834:	e037      	b.n	80068a6 <UART_SetConfig+0x212>
 8006836:	2302      	movs	r3, #2
 8006838:	77fb      	strb	r3, [r7, #31]
 800683a:	e034      	b.n	80068a6 <UART_SetConfig+0x212>
 800683c:	2304      	movs	r3, #4
 800683e:	77fb      	strb	r3, [r7, #31]
 8006840:	e031      	b.n	80068a6 <UART_SetConfig+0x212>
 8006842:	2308      	movs	r3, #8
 8006844:	77fb      	strb	r3, [r7, #31]
 8006846:	e02e      	b.n	80068a6 <UART_SetConfig+0x212>
 8006848:	2310      	movs	r3, #16
 800684a:	77fb      	strb	r3, [r7, #31]
 800684c:	e02b      	b.n	80068a6 <UART_SetConfig+0x212>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a33      	ldr	r2, [pc, #204]	; (8006920 <UART_SetConfig+0x28c>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d124      	bne.n	80068a2 <UART_SetConfig+0x20e>
 8006858:	4b2d      	ldr	r3, [pc, #180]	; (8006910 <UART_SetConfig+0x27c>)
 800685a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006860:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006864:	d011      	beq.n	800688a <UART_SetConfig+0x1f6>
 8006866:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800686a:	d817      	bhi.n	800689c <UART_SetConfig+0x208>
 800686c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006870:	d011      	beq.n	8006896 <UART_SetConfig+0x202>
 8006872:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006876:	d811      	bhi.n	800689c <UART_SetConfig+0x208>
 8006878:	2b00      	cmp	r3, #0
 800687a:	d003      	beq.n	8006884 <UART_SetConfig+0x1f0>
 800687c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006880:	d006      	beq.n	8006890 <UART_SetConfig+0x1fc>
 8006882:	e00b      	b.n	800689c <UART_SetConfig+0x208>
 8006884:	2300      	movs	r3, #0
 8006886:	77fb      	strb	r3, [r7, #31]
 8006888:	e00d      	b.n	80068a6 <UART_SetConfig+0x212>
 800688a:	2302      	movs	r3, #2
 800688c:	77fb      	strb	r3, [r7, #31]
 800688e:	e00a      	b.n	80068a6 <UART_SetConfig+0x212>
 8006890:	2304      	movs	r3, #4
 8006892:	77fb      	strb	r3, [r7, #31]
 8006894:	e007      	b.n	80068a6 <UART_SetConfig+0x212>
 8006896:	2308      	movs	r3, #8
 8006898:	77fb      	strb	r3, [r7, #31]
 800689a:	e004      	b.n	80068a6 <UART_SetConfig+0x212>
 800689c:	2310      	movs	r3, #16
 800689e:	77fb      	strb	r3, [r7, #31]
 80068a0:	e001      	b.n	80068a6 <UART_SetConfig+0x212>
 80068a2:	2310      	movs	r3, #16
 80068a4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	69db      	ldr	r3, [r3, #28]
 80068aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068ae:	d16b      	bne.n	8006988 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80068b0:	7ffb      	ldrb	r3, [r7, #31]
 80068b2:	2b08      	cmp	r3, #8
 80068b4:	d838      	bhi.n	8006928 <UART_SetConfig+0x294>
 80068b6:	a201      	add	r2, pc, #4	; (adr r2, 80068bc <UART_SetConfig+0x228>)
 80068b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068bc:	080068e1 	.word	0x080068e1
 80068c0:	080068e9 	.word	0x080068e9
 80068c4:	080068f1 	.word	0x080068f1
 80068c8:	08006929 	.word	0x08006929
 80068cc:	080068f7 	.word	0x080068f7
 80068d0:	08006929 	.word	0x08006929
 80068d4:	08006929 	.word	0x08006929
 80068d8:	08006929 	.word	0x08006929
 80068dc:	080068ff 	.word	0x080068ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068e0:	f7fd ff64 	bl	80047ac <HAL_RCC_GetPCLK1Freq>
 80068e4:	61b8      	str	r0, [r7, #24]
        break;
 80068e6:	e024      	b.n	8006932 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068e8:	f7fd ff82 	bl	80047f0 <HAL_RCC_GetPCLK2Freq>
 80068ec:	61b8      	str	r0, [r7, #24]
        break;
 80068ee:	e020      	b.n	8006932 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068f0:	4b0c      	ldr	r3, [pc, #48]	; (8006924 <UART_SetConfig+0x290>)
 80068f2:	61bb      	str	r3, [r7, #24]
        break;
 80068f4:	e01d      	b.n	8006932 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068f6:	f7fd fee3 	bl	80046c0 <HAL_RCC_GetSysClockFreq>
 80068fa:	61b8      	str	r0, [r7, #24]
        break;
 80068fc:	e019      	b.n	8006932 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006902:	61bb      	str	r3, [r7, #24]
        break;
 8006904:	e015      	b.n	8006932 <UART_SetConfig+0x29e>
 8006906:	bf00      	nop
 8006908:	efff69f3 	.word	0xefff69f3
 800690c:	40013800 	.word	0x40013800
 8006910:	40021000 	.word	0x40021000
 8006914:	40004400 	.word	0x40004400
 8006918:	40004800 	.word	0x40004800
 800691c:	40004c00 	.word	0x40004c00
 8006920:	40005000 	.word	0x40005000
 8006924:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8006928:	2300      	movs	r3, #0
 800692a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	77bb      	strb	r3, [r7, #30]
        break;
 8006930:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d073      	beq.n	8006a20 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	005a      	lsls	r2, r3, #1
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	085b      	lsrs	r3, r3, #1
 8006942:	441a      	add	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	fbb2 f3f3 	udiv	r3, r2, r3
 800694c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	2b0f      	cmp	r3, #15
 8006952:	d916      	bls.n	8006982 <UART_SetConfig+0x2ee>
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800695a:	d212      	bcs.n	8006982 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	b29b      	uxth	r3, r3
 8006960:	f023 030f 	bic.w	r3, r3, #15
 8006964:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	085b      	lsrs	r3, r3, #1
 800696a:	b29b      	uxth	r3, r3
 800696c:	f003 0307 	and.w	r3, r3, #7
 8006970:	b29a      	uxth	r2, r3
 8006972:	89fb      	ldrh	r3, [r7, #14]
 8006974:	4313      	orrs	r3, r2
 8006976:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	89fa      	ldrh	r2, [r7, #14]
 800697e:	60da      	str	r2, [r3, #12]
 8006980:	e04e      	b.n	8006a20 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	77bb      	strb	r3, [r7, #30]
 8006986:	e04b      	b.n	8006a20 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006988:	7ffb      	ldrb	r3, [r7, #31]
 800698a:	2b08      	cmp	r3, #8
 800698c:	d827      	bhi.n	80069de <UART_SetConfig+0x34a>
 800698e:	a201      	add	r2, pc, #4	; (adr r2, 8006994 <UART_SetConfig+0x300>)
 8006990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006994:	080069b9 	.word	0x080069b9
 8006998:	080069c1 	.word	0x080069c1
 800699c:	080069c9 	.word	0x080069c9
 80069a0:	080069df 	.word	0x080069df
 80069a4:	080069cf 	.word	0x080069cf
 80069a8:	080069df 	.word	0x080069df
 80069ac:	080069df 	.word	0x080069df
 80069b0:	080069df 	.word	0x080069df
 80069b4:	080069d7 	.word	0x080069d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069b8:	f7fd fef8 	bl	80047ac <HAL_RCC_GetPCLK1Freq>
 80069bc:	61b8      	str	r0, [r7, #24]
        break;
 80069be:	e013      	b.n	80069e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069c0:	f7fd ff16 	bl	80047f0 <HAL_RCC_GetPCLK2Freq>
 80069c4:	61b8      	str	r0, [r7, #24]
        break;
 80069c6:	e00f      	b.n	80069e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069c8:	4b1b      	ldr	r3, [pc, #108]	; (8006a38 <UART_SetConfig+0x3a4>)
 80069ca:	61bb      	str	r3, [r7, #24]
        break;
 80069cc:	e00c      	b.n	80069e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069ce:	f7fd fe77 	bl	80046c0 <HAL_RCC_GetSysClockFreq>
 80069d2:	61b8      	str	r0, [r7, #24]
        break;
 80069d4:	e008      	b.n	80069e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069da:	61bb      	str	r3, [r7, #24]
        break;
 80069dc:	e004      	b.n	80069e8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80069de:	2300      	movs	r3, #0
 80069e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	77bb      	strb	r3, [r7, #30]
        break;
 80069e6:	bf00      	nop
    }

    if (pclk != 0U)
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d018      	beq.n	8006a20 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	085a      	lsrs	r2, r3, #1
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	441a      	add	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	2b0f      	cmp	r3, #15
 8006a06:	d909      	bls.n	8006a1c <UART_SetConfig+0x388>
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a0e:	d205      	bcs.n	8006a1c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	b29a      	uxth	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	60da      	str	r2, [r3, #12]
 8006a1a:	e001      	b.n	8006a20 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006a2c:	7fbb      	ldrb	r3, [r7, #30]
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3720      	adds	r7, #32
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	007a1200 	.word	0x007a1200

08006a3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a48:	f003 0301 	and.w	r3, r3, #1
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d00a      	beq.n	8006a66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	430a      	orrs	r2, r1
 8006a64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6a:	f003 0302 	and.w	r3, r3, #2
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d00a      	beq.n	8006a88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	430a      	orrs	r2, r1
 8006a86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8c:	f003 0304 	and.w	r3, r3, #4
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00a      	beq.n	8006aaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aae:	f003 0308 	and.w	r3, r3, #8
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00a      	beq.n	8006acc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	430a      	orrs	r2, r1
 8006aca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad0:	f003 0310 	and.w	r3, r3, #16
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00a      	beq.n	8006aee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	430a      	orrs	r2, r1
 8006aec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af2:	f003 0320 	and.w	r3, r3, #32
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d00a      	beq.n	8006b10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	430a      	orrs	r2, r1
 8006b0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d01a      	beq.n	8006b52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	430a      	orrs	r2, r1
 8006b30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b3a:	d10a      	bne.n	8006b52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00a      	beq.n	8006b74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	605a      	str	r2, [r3, #4]
  }
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b098      	sub	sp, #96	; 0x60
 8006b84:	af02      	add	r7, sp, #8
 8006b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b90:	f7fa fe44 	bl	800181c <HAL_GetTick>
 8006b94:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f003 0308 	and.w	r3, r3, #8
 8006ba0:	2b08      	cmp	r3, #8
 8006ba2:	d12e      	bne.n	8006c02 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ba4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bac:	2200      	movs	r2, #0
 8006bae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 f88c 	bl	8006cd0 <UART_WaitOnFlagUntilTimeout>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d021      	beq.n	8006c02 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc6:	e853 3f00 	ldrex	r3, [r3]
 8006bca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bd2:	653b      	str	r3, [r7, #80]	; 0x50
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bdc:	647b      	str	r3, [r7, #68]	; 0x44
 8006bde:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006be2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006be4:	e841 2300 	strex	r3, r2, [r1]
 8006be8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1e6      	bne.n	8006bbe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2220      	movs	r2, #32
 8006bf4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	e062      	b.n	8006cc8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f003 0304 	and.w	r3, r3, #4
 8006c0c:	2b04      	cmp	r3, #4
 8006c0e:	d149      	bne.n	8006ca4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f856 	bl	8006cd0 <UART_WaitOnFlagUntilTimeout>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d03c      	beq.n	8006ca4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	e853 3f00 	ldrex	r3, [r3]
 8006c36:	623b      	str	r3, [r7, #32]
   return(result);
 8006c38:	6a3b      	ldr	r3, [r7, #32]
 8006c3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	461a      	mov	r2, r3
 8006c46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c48:	633b      	str	r3, [r7, #48]	; 0x30
 8006c4a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c50:	e841 2300 	strex	r3, r2, [r1]
 8006c54:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d1e6      	bne.n	8006c2a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	3308      	adds	r3, #8
 8006c62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	e853 3f00 	ldrex	r3, [r3]
 8006c6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f023 0301 	bic.w	r3, r3, #1
 8006c72:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	3308      	adds	r3, #8
 8006c7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c7c:	61fa      	str	r2, [r7, #28]
 8006c7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c80:	69b9      	ldr	r1, [r7, #24]
 8006c82:	69fa      	ldr	r2, [r7, #28]
 8006c84:	e841 2300 	strex	r3, r2, [r1]
 8006c88:	617b      	str	r3, [r7, #20]
   return(result);
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d1e5      	bne.n	8006c5c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	e011      	b.n	8006cc8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2220      	movs	r2, #32
 8006ca8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2220      	movs	r2, #32
 8006cae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3758      	adds	r7, #88	; 0x58
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	603b      	str	r3, [r7, #0]
 8006cdc:	4613      	mov	r3, r2
 8006cde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ce0:	e049      	b.n	8006d76 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ce8:	d045      	beq.n	8006d76 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cea:	f7fa fd97 	bl	800181c <HAL_GetTick>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	69ba      	ldr	r2, [r7, #24]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d302      	bcc.n	8006d00 <UART_WaitOnFlagUntilTimeout+0x30>
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d101      	bne.n	8006d04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d00:	2303      	movs	r3, #3
 8006d02:	e048      	b.n	8006d96 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0304 	and.w	r3, r3, #4
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d031      	beq.n	8006d76 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	69db      	ldr	r3, [r3, #28]
 8006d18:	f003 0308 	and.w	r3, r3, #8
 8006d1c:	2b08      	cmp	r3, #8
 8006d1e:	d110      	bne.n	8006d42 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2208      	movs	r2, #8
 8006d26:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006d28:	68f8      	ldr	r0, [r7, #12]
 8006d2a:	f000 f8ff 	bl	8006f2c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2208      	movs	r2, #8
 8006d32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e029      	b.n	8006d96 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	69db      	ldr	r3, [r3, #28]
 8006d48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d50:	d111      	bne.n	8006d76 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 f8e5 	bl	8006f2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2220      	movs	r2, #32
 8006d66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e00f      	b.n	8006d96 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	69da      	ldr	r2, [r3, #28]
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	4013      	ands	r3, r2
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	bf0c      	ite	eq
 8006d86:	2301      	moveq	r3, #1
 8006d88:	2300      	movne	r3, #0
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	79fb      	ldrb	r3, [r7, #7]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d0a6      	beq.n	8006ce2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3710      	adds	r7, #16
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
	...

08006da0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b097      	sub	sp, #92	; 0x5c
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	4613      	mov	r3, r2
 8006dac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	68ba      	ldr	r2, [r7, #8]
 8006db2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	88fa      	ldrh	r2, [r7, #6]
 8006db8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	88fa      	ldrh	r2, [r7, #6]
 8006dc0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dd2:	d10e      	bne.n	8006df2 <UART_Start_Receive_IT+0x52>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d105      	bne.n	8006de8 <UART_Start_Receive_IT+0x48>
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006de2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006de6:	e02d      	b.n	8006e44 <UART_Start_Receive_IT+0xa4>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	22ff      	movs	r2, #255	; 0xff
 8006dec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006df0:	e028      	b.n	8006e44 <UART_Start_Receive_IT+0xa4>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d10d      	bne.n	8006e16 <UART_Start_Receive_IT+0x76>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d104      	bne.n	8006e0c <UART_Start_Receive_IT+0x6c>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	22ff      	movs	r2, #255	; 0xff
 8006e06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e0a:	e01b      	b.n	8006e44 <UART_Start_Receive_IT+0xa4>
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	227f      	movs	r2, #127	; 0x7f
 8006e10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e14:	e016      	b.n	8006e44 <UART_Start_Receive_IT+0xa4>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e1e:	d10d      	bne.n	8006e3c <UART_Start_Receive_IT+0x9c>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	691b      	ldr	r3, [r3, #16]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d104      	bne.n	8006e32 <UART_Start_Receive_IT+0x92>
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	227f      	movs	r2, #127	; 0x7f
 8006e2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e30:	e008      	b.n	8006e44 <UART_Start_Receive_IT+0xa4>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	223f      	movs	r2, #63	; 0x3f
 8006e36:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e3a:	e003      	b.n	8006e44 <UART_Start_Receive_IT+0xa4>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2222      	movs	r2, #34	; 0x22
 8006e50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3308      	adds	r3, #8
 8006e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e5e:	e853 3f00 	ldrex	r3, [r3]
 8006e62:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e66:	f043 0301 	orr.w	r3, r3, #1
 8006e6a:	657b      	str	r3, [r7, #84]	; 0x54
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	3308      	adds	r3, #8
 8006e72:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006e74:	64ba      	str	r2, [r7, #72]	; 0x48
 8006e76:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e78:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006e7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e7c:	e841 2300 	strex	r3, r2, [r1]
 8006e80:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006e82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1e5      	bne.n	8006e54 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e90:	d107      	bne.n	8006ea2 <UART_Start_Receive_IT+0x102>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d103      	bne.n	8006ea2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	4a21      	ldr	r2, [pc, #132]	; (8006f24 <UART_Start_Receive_IT+0x184>)
 8006e9e:	669a      	str	r2, [r3, #104]	; 0x68
 8006ea0:	e002      	b.n	8006ea8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	4a20      	ldr	r2, [pc, #128]	; (8006f28 <UART_Start_Receive_IT+0x188>)
 8006ea6:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d019      	beq.n	8006ee4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb8:	e853 3f00 	ldrex	r3, [r3]
 8006ebc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec0:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006ec4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ece:	637b      	str	r3, [r7, #52]	; 0x34
 8006ed0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ed4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ed6:	e841 2300 	strex	r3, r2, [r1]
 8006eda:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1e6      	bne.n	8006eb0 <UART_Start_Receive_IT+0x110>
 8006ee2:	e018      	b.n	8006f16 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	e853 3f00 	ldrex	r3, [r3]
 8006ef0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	f043 0320 	orr.w	r3, r3, #32
 8006ef8:	653b      	str	r3, [r7, #80]	; 0x50
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	461a      	mov	r2, r3
 8006f00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f02:	623b      	str	r3, [r7, #32]
 8006f04:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f06:	69f9      	ldr	r1, [r7, #28]
 8006f08:	6a3a      	ldr	r2, [r7, #32]
 8006f0a:	e841 2300 	strex	r3, r2, [r1]
 8006f0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f10:	69bb      	ldr	r3, [r7, #24]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1e6      	bne.n	8006ee4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	375c      	adds	r7, #92	; 0x5c
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr
 8006f24:	08007395 	.word	0x08007395
 8006f28:	080071ed 	.word	0x080071ed

08006f2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b095      	sub	sp, #84	; 0x54
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f3c:	e853 3f00 	ldrex	r3, [r3]
 8006f40:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f48:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	461a      	mov	r2, r3
 8006f50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f52:	643b      	str	r3, [r7, #64]	; 0x40
 8006f54:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f56:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006f58:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006f5a:	e841 2300 	strex	r3, r2, [r1]
 8006f5e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1e6      	bne.n	8006f34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	3308      	adds	r3, #8
 8006f6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	e853 3f00 	ldrex	r3, [r3]
 8006f74:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f76:	69fb      	ldr	r3, [r7, #28]
 8006f78:	f023 0301 	bic.w	r3, r3, #1
 8006f7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	3308      	adds	r3, #8
 8006f84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f86:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f88:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f8e:	e841 2300 	strex	r3, r2, [r1]
 8006f92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d1e5      	bne.n	8006f66 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d118      	bne.n	8006fd4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	e853 3f00 	ldrex	r3, [r3]
 8006fae:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	f023 0310 	bic.w	r3, r3, #16
 8006fb6:	647b      	str	r3, [r7, #68]	; 0x44
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fc0:	61bb      	str	r3, [r7, #24]
 8006fc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc4:	6979      	ldr	r1, [r7, #20]
 8006fc6:	69ba      	ldr	r2, [r7, #24]
 8006fc8:	e841 2300 	strex	r3, r2, [r1]
 8006fcc:	613b      	str	r3, [r7, #16]
   return(result);
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d1e6      	bne.n	8006fa2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2220      	movs	r2, #32
 8006fd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006fe8:	bf00      	nop
 8006fea:	3754      	adds	r7, #84	; 0x54
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007000:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2200      	movs	r2, #0
 8007006:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007012:	68f8      	ldr	r0, [r7, #12]
 8007014:	f7ff fb28 	bl	8006668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007018:	bf00      	nop
 800701a:	3710      	adds	r7, #16
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007020:	b480      	push	{r7}
 8007022:	b08f      	sub	sp, #60	; 0x3c
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800702c:	2b21      	cmp	r3, #33	; 0x21
 800702e:	d14d      	bne.n	80070cc <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007036:	b29b      	uxth	r3, r3
 8007038:	2b00      	cmp	r3, #0
 800703a:	d132      	bne.n	80070a2 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007042:	6a3b      	ldr	r3, [r7, #32]
 8007044:	e853 3f00 	ldrex	r3, [r3]
 8007048:	61fb      	str	r3, [r7, #28]
   return(result);
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007050:	637b      	str	r3, [r7, #52]	; 0x34
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800705a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800705c:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007060:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007062:	e841 2300 	strex	r3, r2, [r1]
 8007066:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1e6      	bne.n	800703c <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	e853 3f00 	ldrex	r3, [r3]
 800707a:	60bb      	str	r3, [r7, #8]
   return(result);
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007082:	633b      	str	r3, [r7, #48]	; 0x30
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	461a      	mov	r2, r3
 800708a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708c:	61bb      	str	r3, [r7, #24]
 800708e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007090:	6979      	ldr	r1, [r7, #20]
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	e841 2300 	strex	r3, r2, [r1]
 8007098:	613b      	str	r3, [r7, #16]
   return(result);
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1e6      	bne.n	800706e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80070a0:	e014      	b.n	80070cc <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070a6:	781a      	ldrb	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	b292      	uxth	r2, r2
 80070ae:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070b4:	1c5a      	adds	r2, r3, #1
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	3b01      	subs	r3, #1
 80070c4:	b29a      	uxth	r2, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80070cc:	bf00      	nop
 80070ce:	373c      	adds	r7, #60	; 0x3c
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80070d8:	b480      	push	{r7}
 80070da:	b091      	sub	sp, #68	; 0x44
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070e4:	2b21      	cmp	r3, #33	; 0x21
 80070e6:	d151      	bne.n	800718c <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d132      	bne.n	800715a <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fc:	e853 3f00 	ldrex	r3, [r3]
 8007100:	623b      	str	r3, [r7, #32]
   return(result);
 8007102:	6a3b      	ldr	r3, [r7, #32]
 8007104:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007108:	63bb      	str	r3, [r7, #56]	; 0x38
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	461a      	mov	r2, r3
 8007110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007112:	633b      	str	r3, [r7, #48]	; 0x30
 8007114:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007116:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800711a:	e841 2300 	strex	r3, r2, [r1]
 800711e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1e6      	bne.n	80070f4 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	e853 3f00 	ldrex	r3, [r3]
 8007132:	60fb      	str	r3, [r7, #12]
   return(result);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800713a:	637b      	str	r3, [r7, #52]	; 0x34
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	461a      	mov	r2, r3
 8007142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007144:	61fb      	str	r3, [r7, #28]
 8007146:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007148:	69b9      	ldr	r1, [r7, #24]
 800714a:	69fa      	ldr	r2, [r7, #28]
 800714c:	e841 2300 	strex	r3, r2, [r1]
 8007150:	617b      	str	r3, [r7, #20]
   return(result);
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1e6      	bne.n	8007126 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007158:	e018      	b.n	800718c <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800715e:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007162:	881a      	ldrh	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800716c:	b292      	uxth	r2, r2
 800716e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007174:	1c9a      	adds	r2, r3, #2
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007180:	b29b      	uxth	r3, r3
 8007182:	3b01      	subs	r3, #1
 8007184:	b29a      	uxth	r2, r3
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800718c:	bf00      	nop
 800718e:	3744      	adds	r7, #68	; 0x44
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b088      	sub	sp, #32
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	e853 3f00 	ldrex	r3, [r3]
 80071ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071b4:	61fb      	str	r3, [r7, #28]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	461a      	mov	r2, r3
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	61bb      	str	r3, [r7, #24]
 80071c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c2:	6979      	ldr	r1, [r7, #20]
 80071c4:	69ba      	ldr	r2, [r7, #24]
 80071c6:	e841 2300 	strex	r3, r2, [r1]
 80071ca:	613b      	str	r3, [r7, #16]
   return(result);
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1e6      	bne.n	80071a0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2220      	movs	r2, #32
 80071d6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7ff fa38 	bl	8006654 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071e4:	bf00      	nop
 80071e6:	3720      	adds	r7, #32
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b09c      	sub	sp, #112	; 0x70
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80071fa:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007204:	2b22      	cmp	r3, #34	; 0x22
 8007206:	f040 80b9 	bne.w	800737c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007210:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007214:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007218:	b2d9      	uxtb	r1, r3
 800721a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800721e:	b2da      	uxtb	r2, r3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007224:	400a      	ands	r2, r1
 8007226:	b2d2      	uxtb	r2, r2
 8007228:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800722e:	1c5a      	adds	r2, r3, #1
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800723a:	b29b      	uxth	r3, r3
 800723c:	3b01      	subs	r3, #1
 800723e:	b29a      	uxth	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800724c:	b29b      	uxth	r3, r3
 800724e:	2b00      	cmp	r3, #0
 8007250:	f040 809c 	bne.w	800738c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800725a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800725c:	e853 3f00 	ldrex	r3, [r3]
 8007260:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007262:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007264:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007268:	66bb      	str	r3, [r7, #104]	; 0x68
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	461a      	mov	r2, r3
 8007270:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007272:	65bb      	str	r3, [r7, #88]	; 0x58
 8007274:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007276:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007278:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800727a:	e841 2300 	strex	r3, r2, [r1]
 800727e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007280:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1e6      	bne.n	8007254 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	3308      	adds	r3, #8
 800728c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007290:	e853 3f00 	ldrex	r3, [r3]
 8007294:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007298:	f023 0301 	bic.w	r3, r3, #1
 800729c:	667b      	str	r3, [r7, #100]	; 0x64
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	3308      	adds	r3, #8
 80072a4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80072a6:	647a      	str	r2, [r7, #68]	; 0x44
 80072a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80072ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072ae:	e841 2300 	strex	r3, r2, [r1]
 80072b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80072b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1e5      	bne.n	8007286 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2220      	movs	r2, #32
 80072be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d018      	beq.n	800730e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e4:	e853 3f00 	ldrex	r3, [r3]
 80072e8:	623b      	str	r3, [r7, #32]
   return(result);
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80072f0:	663b      	str	r3, [r7, #96]	; 0x60
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	461a      	mov	r2, r3
 80072f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072fa:	633b      	str	r3, [r7, #48]	; 0x30
 80072fc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007302:	e841 2300 	strex	r3, r2, [r1]
 8007306:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1e6      	bne.n	80072dc <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007312:	2b01      	cmp	r3, #1
 8007314:	d12e      	bne.n	8007374 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	e853 3f00 	ldrex	r3, [r3]
 8007328:	60fb      	str	r3, [r7, #12]
   return(result);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f023 0310 	bic.w	r3, r3, #16
 8007330:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	461a      	mov	r2, r3
 8007338:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800733a:	61fb      	str	r3, [r7, #28]
 800733c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	69b9      	ldr	r1, [r7, #24]
 8007340:	69fa      	ldr	r2, [r7, #28]
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	617b      	str	r3, [r7, #20]
   return(result);
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1e6      	bne.n	800731c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	69db      	ldr	r3, [r3, #28]
 8007354:	f003 0310 	and.w	r3, r3, #16
 8007358:	2b10      	cmp	r3, #16
 800735a:	d103      	bne.n	8007364 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2210      	movs	r2, #16
 8007362:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800736a:	4619      	mov	r1, r3
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f7ff f985 	bl	800667c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007372:	e00b      	b.n	800738c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f7f9 fa91 	bl	800089c <HAL_UART_RxCpltCallback>
}
 800737a:	e007      	b.n	800738c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	699a      	ldr	r2, [r3, #24]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f042 0208 	orr.w	r2, r2, #8
 800738a:	619a      	str	r2, [r3, #24]
}
 800738c:	bf00      	nop
 800738e:	3770      	adds	r7, #112	; 0x70
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b09c      	sub	sp, #112	; 0x70
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80073a2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80073ac:	2b22      	cmp	r3, #34	; 0x22
 80073ae:	f040 80b9 	bne.w	8007524 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80073b8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073c0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80073c2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80073c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80073ca:	4013      	ands	r3, r2
 80073cc:	b29a      	uxth	r2, r3
 80073ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80073d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073d6:	1c9a      	adds	r2, r3, #2
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	3b01      	subs	r3, #1
 80073e6:	b29a      	uxth	r2, r3
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f040 809c 	bne.w	8007534 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007404:	e853 3f00 	ldrex	r3, [r3]
 8007408:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800740a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800740c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007410:	667b      	str	r3, [r7, #100]	; 0x64
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800741a:	657b      	str	r3, [r7, #84]	; 0x54
 800741c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007420:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007422:	e841 2300 	strex	r3, r2, [r1]
 8007426:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007428:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1e6      	bne.n	80073fc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	3308      	adds	r3, #8
 8007434:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007438:	e853 3f00 	ldrex	r3, [r3]
 800743c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800743e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007440:	f023 0301 	bic.w	r3, r3, #1
 8007444:	663b      	str	r3, [r7, #96]	; 0x60
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	3308      	adds	r3, #8
 800744c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800744e:	643a      	str	r2, [r7, #64]	; 0x40
 8007450:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007452:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007454:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007456:	e841 2300 	strex	r3, r2, [r1]
 800745a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800745c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1e5      	bne.n	800742e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2220      	movs	r2, #32
 8007466:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d018      	beq.n	80074b6 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	e853 3f00 	ldrex	r3, [r3]
 8007490:	61fb      	str	r3, [r7, #28]
   return(result);
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007498:	65fb      	str	r3, [r7, #92]	; 0x5c
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	461a      	mov	r2, r3
 80074a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074a4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074aa:	e841 2300 	strex	r3, r2, [r1]
 80074ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1e6      	bne.n	8007484 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d12e      	bne.n	800751c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	e853 3f00 	ldrex	r3, [r3]
 80074d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	f023 0310 	bic.w	r3, r3, #16
 80074d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074e2:	61bb      	str	r3, [r7, #24]
 80074e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e6:	6979      	ldr	r1, [r7, #20]
 80074e8:	69ba      	ldr	r2, [r7, #24]
 80074ea:	e841 2300 	strex	r3, r2, [r1]
 80074ee:	613b      	str	r3, [r7, #16]
   return(result);
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1e6      	bne.n	80074c4 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69db      	ldr	r3, [r3, #28]
 80074fc:	f003 0310 	and.w	r3, r3, #16
 8007500:	2b10      	cmp	r3, #16
 8007502:	d103      	bne.n	800750c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2210      	movs	r2, #16
 800750a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007512:	4619      	mov	r1, r3
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f7ff f8b1 	bl	800667c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800751a:	e00b      	b.n	8007534 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f7f9 f9bd 	bl	800089c <HAL_UART_RxCpltCallback>
}
 8007522:	e007      	b.n	8007534 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	699a      	ldr	r2, [r3, #24]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f042 0208 	orr.w	r2, r2, #8
 8007532:	619a      	str	r2, [r3, #24]
}
 8007534:	bf00      	nop
 8007536:	3770      	adds	r7, #112	; 0x70
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007544:	bf00      	nop
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr

08007550 <__errno>:
 8007550:	4b01      	ldr	r3, [pc, #4]	; (8007558 <__errno+0x8>)
 8007552:	6818      	ldr	r0, [r3, #0]
 8007554:	4770      	bx	lr
 8007556:	bf00      	nop
 8007558:	20000030 	.word	0x20000030

0800755c <__libc_init_array>:
 800755c:	b570      	push	{r4, r5, r6, lr}
 800755e:	4d0d      	ldr	r5, [pc, #52]	; (8007594 <__libc_init_array+0x38>)
 8007560:	4c0d      	ldr	r4, [pc, #52]	; (8007598 <__libc_init_array+0x3c>)
 8007562:	1b64      	subs	r4, r4, r5
 8007564:	10a4      	asrs	r4, r4, #2
 8007566:	2600      	movs	r6, #0
 8007568:	42a6      	cmp	r6, r4
 800756a:	d109      	bne.n	8007580 <__libc_init_array+0x24>
 800756c:	4d0b      	ldr	r5, [pc, #44]	; (800759c <__libc_init_array+0x40>)
 800756e:	4c0c      	ldr	r4, [pc, #48]	; (80075a0 <__libc_init_array+0x44>)
 8007570:	f000 fc8e 	bl	8007e90 <_init>
 8007574:	1b64      	subs	r4, r4, r5
 8007576:	10a4      	asrs	r4, r4, #2
 8007578:	2600      	movs	r6, #0
 800757a:	42a6      	cmp	r6, r4
 800757c:	d105      	bne.n	800758a <__libc_init_array+0x2e>
 800757e:	bd70      	pop	{r4, r5, r6, pc}
 8007580:	f855 3b04 	ldr.w	r3, [r5], #4
 8007584:	4798      	blx	r3
 8007586:	3601      	adds	r6, #1
 8007588:	e7ee      	b.n	8007568 <__libc_init_array+0xc>
 800758a:	f855 3b04 	ldr.w	r3, [r5], #4
 800758e:	4798      	blx	r3
 8007590:	3601      	adds	r6, #1
 8007592:	e7f2      	b.n	800757a <__libc_init_array+0x1e>
 8007594:	08007f18 	.word	0x08007f18
 8007598:	08007f18 	.word	0x08007f18
 800759c:	08007f18 	.word	0x08007f18
 80075a0:	08007f1c 	.word	0x08007f1c

080075a4 <memset>:
 80075a4:	4402      	add	r2, r0
 80075a6:	4603      	mov	r3, r0
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d100      	bne.n	80075ae <memset+0xa>
 80075ac:	4770      	bx	lr
 80075ae:	f803 1b01 	strb.w	r1, [r3], #1
 80075b2:	e7f9      	b.n	80075a8 <memset+0x4>

080075b4 <siprintf>:
 80075b4:	b40e      	push	{r1, r2, r3}
 80075b6:	b500      	push	{lr}
 80075b8:	b09c      	sub	sp, #112	; 0x70
 80075ba:	ab1d      	add	r3, sp, #116	; 0x74
 80075bc:	9002      	str	r0, [sp, #8]
 80075be:	9006      	str	r0, [sp, #24]
 80075c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80075c4:	4809      	ldr	r0, [pc, #36]	; (80075ec <siprintf+0x38>)
 80075c6:	9107      	str	r1, [sp, #28]
 80075c8:	9104      	str	r1, [sp, #16]
 80075ca:	4909      	ldr	r1, [pc, #36]	; (80075f0 <siprintf+0x3c>)
 80075cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80075d0:	9105      	str	r1, [sp, #20]
 80075d2:	6800      	ldr	r0, [r0, #0]
 80075d4:	9301      	str	r3, [sp, #4]
 80075d6:	a902      	add	r1, sp, #8
 80075d8:	f000 f868 	bl	80076ac <_svfiprintf_r>
 80075dc:	9b02      	ldr	r3, [sp, #8]
 80075de:	2200      	movs	r2, #0
 80075e0:	701a      	strb	r2, [r3, #0]
 80075e2:	b01c      	add	sp, #112	; 0x70
 80075e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80075e8:	b003      	add	sp, #12
 80075ea:	4770      	bx	lr
 80075ec:	20000030 	.word	0x20000030
 80075f0:	ffff0208 	.word	0xffff0208

080075f4 <__ssputs_r>:
 80075f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075f8:	688e      	ldr	r6, [r1, #8]
 80075fa:	429e      	cmp	r6, r3
 80075fc:	4682      	mov	sl, r0
 80075fe:	460c      	mov	r4, r1
 8007600:	4690      	mov	r8, r2
 8007602:	461f      	mov	r7, r3
 8007604:	d838      	bhi.n	8007678 <__ssputs_r+0x84>
 8007606:	898a      	ldrh	r2, [r1, #12]
 8007608:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800760c:	d032      	beq.n	8007674 <__ssputs_r+0x80>
 800760e:	6825      	ldr	r5, [r4, #0]
 8007610:	6909      	ldr	r1, [r1, #16]
 8007612:	eba5 0901 	sub.w	r9, r5, r1
 8007616:	6965      	ldr	r5, [r4, #20]
 8007618:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800761c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007620:	3301      	adds	r3, #1
 8007622:	444b      	add	r3, r9
 8007624:	106d      	asrs	r5, r5, #1
 8007626:	429d      	cmp	r5, r3
 8007628:	bf38      	it	cc
 800762a:	461d      	movcc	r5, r3
 800762c:	0553      	lsls	r3, r2, #21
 800762e:	d531      	bpl.n	8007694 <__ssputs_r+0xa0>
 8007630:	4629      	mov	r1, r5
 8007632:	f000 fb63 	bl	8007cfc <_malloc_r>
 8007636:	4606      	mov	r6, r0
 8007638:	b950      	cbnz	r0, 8007650 <__ssputs_r+0x5c>
 800763a:	230c      	movs	r3, #12
 800763c:	f8ca 3000 	str.w	r3, [sl]
 8007640:	89a3      	ldrh	r3, [r4, #12]
 8007642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007646:	81a3      	strh	r3, [r4, #12]
 8007648:	f04f 30ff 	mov.w	r0, #4294967295
 800764c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007650:	6921      	ldr	r1, [r4, #16]
 8007652:	464a      	mov	r2, r9
 8007654:	f000 fabe 	bl	8007bd4 <memcpy>
 8007658:	89a3      	ldrh	r3, [r4, #12]
 800765a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800765e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007662:	81a3      	strh	r3, [r4, #12]
 8007664:	6126      	str	r6, [r4, #16]
 8007666:	6165      	str	r5, [r4, #20]
 8007668:	444e      	add	r6, r9
 800766a:	eba5 0509 	sub.w	r5, r5, r9
 800766e:	6026      	str	r6, [r4, #0]
 8007670:	60a5      	str	r5, [r4, #8]
 8007672:	463e      	mov	r6, r7
 8007674:	42be      	cmp	r6, r7
 8007676:	d900      	bls.n	800767a <__ssputs_r+0x86>
 8007678:	463e      	mov	r6, r7
 800767a:	6820      	ldr	r0, [r4, #0]
 800767c:	4632      	mov	r2, r6
 800767e:	4641      	mov	r1, r8
 8007680:	f000 fab6 	bl	8007bf0 <memmove>
 8007684:	68a3      	ldr	r3, [r4, #8]
 8007686:	1b9b      	subs	r3, r3, r6
 8007688:	60a3      	str	r3, [r4, #8]
 800768a:	6823      	ldr	r3, [r4, #0]
 800768c:	4433      	add	r3, r6
 800768e:	6023      	str	r3, [r4, #0]
 8007690:	2000      	movs	r0, #0
 8007692:	e7db      	b.n	800764c <__ssputs_r+0x58>
 8007694:	462a      	mov	r2, r5
 8007696:	f000 fba5 	bl	8007de4 <_realloc_r>
 800769a:	4606      	mov	r6, r0
 800769c:	2800      	cmp	r0, #0
 800769e:	d1e1      	bne.n	8007664 <__ssputs_r+0x70>
 80076a0:	6921      	ldr	r1, [r4, #16]
 80076a2:	4650      	mov	r0, sl
 80076a4:	f000 fabe 	bl	8007c24 <_free_r>
 80076a8:	e7c7      	b.n	800763a <__ssputs_r+0x46>
	...

080076ac <_svfiprintf_r>:
 80076ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b0:	4698      	mov	r8, r3
 80076b2:	898b      	ldrh	r3, [r1, #12]
 80076b4:	061b      	lsls	r3, r3, #24
 80076b6:	b09d      	sub	sp, #116	; 0x74
 80076b8:	4607      	mov	r7, r0
 80076ba:	460d      	mov	r5, r1
 80076bc:	4614      	mov	r4, r2
 80076be:	d50e      	bpl.n	80076de <_svfiprintf_r+0x32>
 80076c0:	690b      	ldr	r3, [r1, #16]
 80076c2:	b963      	cbnz	r3, 80076de <_svfiprintf_r+0x32>
 80076c4:	2140      	movs	r1, #64	; 0x40
 80076c6:	f000 fb19 	bl	8007cfc <_malloc_r>
 80076ca:	6028      	str	r0, [r5, #0]
 80076cc:	6128      	str	r0, [r5, #16]
 80076ce:	b920      	cbnz	r0, 80076da <_svfiprintf_r+0x2e>
 80076d0:	230c      	movs	r3, #12
 80076d2:	603b      	str	r3, [r7, #0]
 80076d4:	f04f 30ff 	mov.w	r0, #4294967295
 80076d8:	e0d1      	b.n	800787e <_svfiprintf_r+0x1d2>
 80076da:	2340      	movs	r3, #64	; 0x40
 80076dc:	616b      	str	r3, [r5, #20]
 80076de:	2300      	movs	r3, #0
 80076e0:	9309      	str	r3, [sp, #36]	; 0x24
 80076e2:	2320      	movs	r3, #32
 80076e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80076ec:	2330      	movs	r3, #48	; 0x30
 80076ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007898 <_svfiprintf_r+0x1ec>
 80076f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076f6:	f04f 0901 	mov.w	r9, #1
 80076fa:	4623      	mov	r3, r4
 80076fc:	469a      	mov	sl, r3
 80076fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007702:	b10a      	cbz	r2, 8007708 <_svfiprintf_r+0x5c>
 8007704:	2a25      	cmp	r2, #37	; 0x25
 8007706:	d1f9      	bne.n	80076fc <_svfiprintf_r+0x50>
 8007708:	ebba 0b04 	subs.w	fp, sl, r4
 800770c:	d00b      	beq.n	8007726 <_svfiprintf_r+0x7a>
 800770e:	465b      	mov	r3, fp
 8007710:	4622      	mov	r2, r4
 8007712:	4629      	mov	r1, r5
 8007714:	4638      	mov	r0, r7
 8007716:	f7ff ff6d 	bl	80075f4 <__ssputs_r>
 800771a:	3001      	adds	r0, #1
 800771c:	f000 80aa 	beq.w	8007874 <_svfiprintf_r+0x1c8>
 8007720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007722:	445a      	add	r2, fp
 8007724:	9209      	str	r2, [sp, #36]	; 0x24
 8007726:	f89a 3000 	ldrb.w	r3, [sl]
 800772a:	2b00      	cmp	r3, #0
 800772c:	f000 80a2 	beq.w	8007874 <_svfiprintf_r+0x1c8>
 8007730:	2300      	movs	r3, #0
 8007732:	f04f 32ff 	mov.w	r2, #4294967295
 8007736:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800773a:	f10a 0a01 	add.w	sl, sl, #1
 800773e:	9304      	str	r3, [sp, #16]
 8007740:	9307      	str	r3, [sp, #28]
 8007742:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007746:	931a      	str	r3, [sp, #104]	; 0x68
 8007748:	4654      	mov	r4, sl
 800774a:	2205      	movs	r2, #5
 800774c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007750:	4851      	ldr	r0, [pc, #324]	; (8007898 <_svfiprintf_r+0x1ec>)
 8007752:	f7f8 fd4d 	bl	80001f0 <memchr>
 8007756:	9a04      	ldr	r2, [sp, #16]
 8007758:	b9d8      	cbnz	r0, 8007792 <_svfiprintf_r+0xe6>
 800775a:	06d0      	lsls	r0, r2, #27
 800775c:	bf44      	itt	mi
 800775e:	2320      	movmi	r3, #32
 8007760:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007764:	0711      	lsls	r1, r2, #28
 8007766:	bf44      	itt	mi
 8007768:	232b      	movmi	r3, #43	; 0x2b
 800776a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800776e:	f89a 3000 	ldrb.w	r3, [sl]
 8007772:	2b2a      	cmp	r3, #42	; 0x2a
 8007774:	d015      	beq.n	80077a2 <_svfiprintf_r+0xf6>
 8007776:	9a07      	ldr	r2, [sp, #28]
 8007778:	4654      	mov	r4, sl
 800777a:	2000      	movs	r0, #0
 800777c:	f04f 0c0a 	mov.w	ip, #10
 8007780:	4621      	mov	r1, r4
 8007782:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007786:	3b30      	subs	r3, #48	; 0x30
 8007788:	2b09      	cmp	r3, #9
 800778a:	d94e      	bls.n	800782a <_svfiprintf_r+0x17e>
 800778c:	b1b0      	cbz	r0, 80077bc <_svfiprintf_r+0x110>
 800778e:	9207      	str	r2, [sp, #28]
 8007790:	e014      	b.n	80077bc <_svfiprintf_r+0x110>
 8007792:	eba0 0308 	sub.w	r3, r0, r8
 8007796:	fa09 f303 	lsl.w	r3, r9, r3
 800779a:	4313      	orrs	r3, r2
 800779c:	9304      	str	r3, [sp, #16]
 800779e:	46a2      	mov	sl, r4
 80077a0:	e7d2      	b.n	8007748 <_svfiprintf_r+0x9c>
 80077a2:	9b03      	ldr	r3, [sp, #12]
 80077a4:	1d19      	adds	r1, r3, #4
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	9103      	str	r1, [sp, #12]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	bfbb      	ittet	lt
 80077ae:	425b      	neglt	r3, r3
 80077b0:	f042 0202 	orrlt.w	r2, r2, #2
 80077b4:	9307      	strge	r3, [sp, #28]
 80077b6:	9307      	strlt	r3, [sp, #28]
 80077b8:	bfb8      	it	lt
 80077ba:	9204      	strlt	r2, [sp, #16]
 80077bc:	7823      	ldrb	r3, [r4, #0]
 80077be:	2b2e      	cmp	r3, #46	; 0x2e
 80077c0:	d10c      	bne.n	80077dc <_svfiprintf_r+0x130>
 80077c2:	7863      	ldrb	r3, [r4, #1]
 80077c4:	2b2a      	cmp	r3, #42	; 0x2a
 80077c6:	d135      	bne.n	8007834 <_svfiprintf_r+0x188>
 80077c8:	9b03      	ldr	r3, [sp, #12]
 80077ca:	1d1a      	adds	r2, r3, #4
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	9203      	str	r2, [sp, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	bfb8      	it	lt
 80077d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80077d8:	3402      	adds	r4, #2
 80077da:	9305      	str	r3, [sp, #20]
 80077dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80078a8 <_svfiprintf_r+0x1fc>
 80077e0:	7821      	ldrb	r1, [r4, #0]
 80077e2:	2203      	movs	r2, #3
 80077e4:	4650      	mov	r0, sl
 80077e6:	f7f8 fd03 	bl	80001f0 <memchr>
 80077ea:	b140      	cbz	r0, 80077fe <_svfiprintf_r+0x152>
 80077ec:	2340      	movs	r3, #64	; 0x40
 80077ee:	eba0 000a 	sub.w	r0, r0, sl
 80077f2:	fa03 f000 	lsl.w	r0, r3, r0
 80077f6:	9b04      	ldr	r3, [sp, #16]
 80077f8:	4303      	orrs	r3, r0
 80077fa:	3401      	adds	r4, #1
 80077fc:	9304      	str	r3, [sp, #16]
 80077fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007802:	4826      	ldr	r0, [pc, #152]	; (800789c <_svfiprintf_r+0x1f0>)
 8007804:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007808:	2206      	movs	r2, #6
 800780a:	f7f8 fcf1 	bl	80001f0 <memchr>
 800780e:	2800      	cmp	r0, #0
 8007810:	d038      	beq.n	8007884 <_svfiprintf_r+0x1d8>
 8007812:	4b23      	ldr	r3, [pc, #140]	; (80078a0 <_svfiprintf_r+0x1f4>)
 8007814:	bb1b      	cbnz	r3, 800785e <_svfiprintf_r+0x1b2>
 8007816:	9b03      	ldr	r3, [sp, #12]
 8007818:	3307      	adds	r3, #7
 800781a:	f023 0307 	bic.w	r3, r3, #7
 800781e:	3308      	adds	r3, #8
 8007820:	9303      	str	r3, [sp, #12]
 8007822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007824:	4433      	add	r3, r6
 8007826:	9309      	str	r3, [sp, #36]	; 0x24
 8007828:	e767      	b.n	80076fa <_svfiprintf_r+0x4e>
 800782a:	fb0c 3202 	mla	r2, ip, r2, r3
 800782e:	460c      	mov	r4, r1
 8007830:	2001      	movs	r0, #1
 8007832:	e7a5      	b.n	8007780 <_svfiprintf_r+0xd4>
 8007834:	2300      	movs	r3, #0
 8007836:	3401      	adds	r4, #1
 8007838:	9305      	str	r3, [sp, #20]
 800783a:	4619      	mov	r1, r3
 800783c:	f04f 0c0a 	mov.w	ip, #10
 8007840:	4620      	mov	r0, r4
 8007842:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007846:	3a30      	subs	r2, #48	; 0x30
 8007848:	2a09      	cmp	r2, #9
 800784a:	d903      	bls.n	8007854 <_svfiprintf_r+0x1a8>
 800784c:	2b00      	cmp	r3, #0
 800784e:	d0c5      	beq.n	80077dc <_svfiprintf_r+0x130>
 8007850:	9105      	str	r1, [sp, #20]
 8007852:	e7c3      	b.n	80077dc <_svfiprintf_r+0x130>
 8007854:	fb0c 2101 	mla	r1, ip, r1, r2
 8007858:	4604      	mov	r4, r0
 800785a:	2301      	movs	r3, #1
 800785c:	e7f0      	b.n	8007840 <_svfiprintf_r+0x194>
 800785e:	ab03      	add	r3, sp, #12
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	462a      	mov	r2, r5
 8007864:	4b0f      	ldr	r3, [pc, #60]	; (80078a4 <_svfiprintf_r+0x1f8>)
 8007866:	a904      	add	r1, sp, #16
 8007868:	4638      	mov	r0, r7
 800786a:	f3af 8000 	nop.w
 800786e:	1c42      	adds	r2, r0, #1
 8007870:	4606      	mov	r6, r0
 8007872:	d1d6      	bne.n	8007822 <_svfiprintf_r+0x176>
 8007874:	89ab      	ldrh	r3, [r5, #12]
 8007876:	065b      	lsls	r3, r3, #25
 8007878:	f53f af2c 	bmi.w	80076d4 <_svfiprintf_r+0x28>
 800787c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800787e:	b01d      	add	sp, #116	; 0x74
 8007880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007884:	ab03      	add	r3, sp, #12
 8007886:	9300      	str	r3, [sp, #0]
 8007888:	462a      	mov	r2, r5
 800788a:	4b06      	ldr	r3, [pc, #24]	; (80078a4 <_svfiprintf_r+0x1f8>)
 800788c:	a904      	add	r1, sp, #16
 800788e:	4638      	mov	r0, r7
 8007890:	f000 f87a 	bl	8007988 <_printf_i>
 8007894:	e7eb      	b.n	800786e <_svfiprintf_r+0x1c2>
 8007896:	bf00      	nop
 8007898:	08007ee4 	.word	0x08007ee4
 800789c:	08007eee 	.word	0x08007eee
 80078a0:	00000000 	.word	0x00000000
 80078a4:	080075f5 	.word	0x080075f5
 80078a8:	08007eea 	.word	0x08007eea

080078ac <_printf_common>:
 80078ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078b0:	4616      	mov	r6, r2
 80078b2:	4699      	mov	r9, r3
 80078b4:	688a      	ldr	r2, [r1, #8]
 80078b6:	690b      	ldr	r3, [r1, #16]
 80078b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80078bc:	4293      	cmp	r3, r2
 80078be:	bfb8      	it	lt
 80078c0:	4613      	movlt	r3, r2
 80078c2:	6033      	str	r3, [r6, #0]
 80078c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80078c8:	4607      	mov	r7, r0
 80078ca:	460c      	mov	r4, r1
 80078cc:	b10a      	cbz	r2, 80078d2 <_printf_common+0x26>
 80078ce:	3301      	adds	r3, #1
 80078d0:	6033      	str	r3, [r6, #0]
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	0699      	lsls	r1, r3, #26
 80078d6:	bf42      	ittt	mi
 80078d8:	6833      	ldrmi	r3, [r6, #0]
 80078da:	3302      	addmi	r3, #2
 80078dc:	6033      	strmi	r3, [r6, #0]
 80078de:	6825      	ldr	r5, [r4, #0]
 80078e0:	f015 0506 	ands.w	r5, r5, #6
 80078e4:	d106      	bne.n	80078f4 <_printf_common+0x48>
 80078e6:	f104 0a19 	add.w	sl, r4, #25
 80078ea:	68e3      	ldr	r3, [r4, #12]
 80078ec:	6832      	ldr	r2, [r6, #0]
 80078ee:	1a9b      	subs	r3, r3, r2
 80078f0:	42ab      	cmp	r3, r5
 80078f2:	dc26      	bgt.n	8007942 <_printf_common+0x96>
 80078f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80078f8:	1e13      	subs	r3, r2, #0
 80078fa:	6822      	ldr	r2, [r4, #0]
 80078fc:	bf18      	it	ne
 80078fe:	2301      	movne	r3, #1
 8007900:	0692      	lsls	r2, r2, #26
 8007902:	d42b      	bmi.n	800795c <_printf_common+0xb0>
 8007904:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007908:	4649      	mov	r1, r9
 800790a:	4638      	mov	r0, r7
 800790c:	47c0      	blx	r8
 800790e:	3001      	adds	r0, #1
 8007910:	d01e      	beq.n	8007950 <_printf_common+0xa4>
 8007912:	6823      	ldr	r3, [r4, #0]
 8007914:	68e5      	ldr	r5, [r4, #12]
 8007916:	6832      	ldr	r2, [r6, #0]
 8007918:	f003 0306 	and.w	r3, r3, #6
 800791c:	2b04      	cmp	r3, #4
 800791e:	bf08      	it	eq
 8007920:	1aad      	subeq	r5, r5, r2
 8007922:	68a3      	ldr	r3, [r4, #8]
 8007924:	6922      	ldr	r2, [r4, #16]
 8007926:	bf0c      	ite	eq
 8007928:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800792c:	2500      	movne	r5, #0
 800792e:	4293      	cmp	r3, r2
 8007930:	bfc4      	itt	gt
 8007932:	1a9b      	subgt	r3, r3, r2
 8007934:	18ed      	addgt	r5, r5, r3
 8007936:	2600      	movs	r6, #0
 8007938:	341a      	adds	r4, #26
 800793a:	42b5      	cmp	r5, r6
 800793c:	d11a      	bne.n	8007974 <_printf_common+0xc8>
 800793e:	2000      	movs	r0, #0
 8007940:	e008      	b.n	8007954 <_printf_common+0xa8>
 8007942:	2301      	movs	r3, #1
 8007944:	4652      	mov	r2, sl
 8007946:	4649      	mov	r1, r9
 8007948:	4638      	mov	r0, r7
 800794a:	47c0      	blx	r8
 800794c:	3001      	adds	r0, #1
 800794e:	d103      	bne.n	8007958 <_printf_common+0xac>
 8007950:	f04f 30ff 	mov.w	r0, #4294967295
 8007954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007958:	3501      	adds	r5, #1
 800795a:	e7c6      	b.n	80078ea <_printf_common+0x3e>
 800795c:	18e1      	adds	r1, r4, r3
 800795e:	1c5a      	adds	r2, r3, #1
 8007960:	2030      	movs	r0, #48	; 0x30
 8007962:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007966:	4422      	add	r2, r4
 8007968:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800796c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007970:	3302      	adds	r3, #2
 8007972:	e7c7      	b.n	8007904 <_printf_common+0x58>
 8007974:	2301      	movs	r3, #1
 8007976:	4622      	mov	r2, r4
 8007978:	4649      	mov	r1, r9
 800797a:	4638      	mov	r0, r7
 800797c:	47c0      	blx	r8
 800797e:	3001      	adds	r0, #1
 8007980:	d0e6      	beq.n	8007950 <_printf_common+0xa4>
 8007982:	3601      	adds	r6, #1
 8007984:	e7d9      	b.n	800793a <_printf_common+0x8e>
	...

08007988 <_printf_i>:
 8007988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800798c:	7e0f      	ldrb	r7, [r1, #24]
 800798e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007990:	2f78      	cmp	r7, #120	; 0x78
 8007992:	4691      	mov	r9, r2
 8007994:	4680      	mov	r8, r0
 8007996:	460c      	mov	r4, r1
 8007998:	469a      	mov	sl, r3
 800799a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800799e:	d807      	bhi.n	80079b0 <_printf_i+0x28>
 80079a0:	2f62      	cmp	r7, #98	; 0x62
 80079a2:	d80a      	bhi.n	80079ba <_printf_i+0x32>
 80079a4:	2f00      	cmp	r7, #0
 80079a6:	f000 80d8 	beq.w	8007b5a <_printf_i+0x1d2>
 80079aa:	2f58      	cmp	r7, #88	; 0x58
 80079ac:	f000 80a3 	beq.w	8007af6 <_printf_i+0x16e>
 80079b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80079b8:	e03a      	b.n	8007a30 <_printf_i+0xa8>
 80079ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80079be:	2b15      	cmp	r3, #21
 80079c0:	d8f6      	bhi.n	80079b0 <_printf_i+0x28>
 80079c2:	a101      	add	r1, pc, #4	; (adr r1, 80079c8 <_printf_i+0x40>)
 80079c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079c8:	08007a21 	.word	0x08007a21
 80079cc:	08007a35 	.word	0x08007a35
 80079d0:	080079b1 	.word	0x080079b1
 80079d4:	080079b1 	.word	0x080079b1
 80079d8:	080079b1 	.word	0x080079b1
 80079dc:	080079b1 	.word	0x080079b1
 80079e0:	08007a35 	.word	0x08007a35
 80079e4:	080079b1 	.word	0x080079b1
 80079e8:	080079b1 	.word	0x080079b1
 80079ec:	080079b1 	.word	0x080079b1
 80079f0:	080079b1 	.word	0x080079b1
 80079f4:	08007b41 	.word	0x08007b41
 80079f8:	08007a65 	.word	0x08007a65
 80079fc:	08007b23 	.word	0x08007b23
 8007a00:	080079b1 	.word	0x080079b1
 8007a04:	080079b1 	.word	0x080079b1
 8007a08:	08007b63 	.word	0x08007b63
 8007a0c:	080079b1 	.word	0x080079b1
 8007a10:	08007a65 	.word	0x08007a65
 8007a14:	080079b1 	.word	0x080079b1
 8007a18:	080079b1 	.word	0x080079b1
 8007a1c:	08007b2b 	.word	0x08007b2b
 8007a20:	682b      	ldr	r3, [r5, #0]
 8007a22:	1d1a      	adds	r2, r3, #4
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	602a      	str	r2, [r5, #0]
 8007a28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a30:	2301      	movs	r3, #1
 8007a32:	e0a3      	b.n	8007b7c <_printf_i+0x1f4>
 8007a34:	6820      	ldr	r0, [r4, #0]
 8007a36:	6829      	ldr	r1, [r5, #0]
 8007a38:	0606      	lsls	r6, r0, #24
 8007a3a:	f101 0304 	add.w	r3, r1, #4
 8007a3e:	d50a      	bpl.n	8007a56 <_printf_i+0xce>
 8007a40:	680e      	ldr	r6, [r1, #0]
 8007a42:	602b      	str	r3, [r5, #0]
 8007a44:	2e00      	cmp	r6, #0
 8007a46:	da03      	bge.n	8007a50 <_printf_i+0xc8>
 8007a48:	232d      	movs	r3, #45	; 0x2d
 8007a4a:	4276      	negs	r6, r6
 8007a4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a50:	485e      	ldr	r0, [pc, #376]	; (8007bcc <_printf_i+0x244>)
 8007a52:	230a      	movs	r3, #10
 8007a54:	e019      	b.n	8007a8a <_printf_i+0x102>
 8007a56:	680e      	ldr	r6, [r1, #0]
 8007a58:	602b      	str	r3, [r5, #0]
 8007a5a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a5e:	bf18      	it	ne
 8007a60:	b236      	sxthne	r6, r6
 8007a62:	e7ef      	b.n	8007a44 <_printf_i+0xbc>
 8007a64:	682b      	ldr	r3, [r5, #0]
 8007a66:	6820      	ldr	r0, [r4, #0]
 8007a68:	1d19      	adds	r1, r3, #4
 8007a6a:	6029      	str	r1, [r5, #0]
 8007a6c:	0601      	lsls	r1, r0, #24
 8007a6e:	d501      	bpl.n	8007a74 <_printf_i+0xec>
 8007a70:	681e      	ldr	r6, [r3, #0]
 8007a72:	e002      	b.n	8007a7a <_printf_i+0xf2>
 8007a74:	0646      	lsls	r6, r0, #25
 8007a76:	d5fb      	bpl.n	8007a70 <_printf_i+0xe8>
 8007a78:	881e      	ldrh	r6, [r3, #0]
 8007a7a:	4854      	ldr	r0, [pc, #336]	; (8007bcc <_printf_i+0x244>)
 8007a7c:	2f6f      	cmp	r7, #111	; 0x6f
 8007a7e:	bf0c      	ite	eq
 8007a80:	2308      	moveq	r3, #8
 8007a82:	230a      	movne	r3, #10
 8007a84:	2100      	movs	r1, #0
 8007a86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a8a:	6865      	ldr	r5, [r4, #4]
 8007a8c:	60a5      	str	r5, [r4, #8]
 8007a8e:	2d00      	cmp	r5, #0
 8007a90:	bfa2      	ittt	ge
 8007a92:	6821      	ldrge	r1, [r4, #0]
 8007a94:	f021 0104 	bicge.w	r1, r1, #4
 8007a98:	6021      	strge	r1, [r4, #0]
 8007a9a:	b90e      	cbnz	r6, 8007aa0 <_printf_i+0x118>
 8007a9c:	2d00      	cmp	r5, #0
 8007a9e:	d04d      	beq.n	8007b3c <_printf_i+0x1b4>
 8007aa0:	4615      	mov	r5, r2
 8007aa2:	fbb6 f1f3 	udiv	r1, r6, r3
 8007aa6:	fb03 6711 	mls	r7, r3, r1, r6
 8007aaa:	5dc7      	ldrb	r7, [r0, r7]
 8007aac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ab0:	4637      	mov	r7, r6
 8007ab2:	42bb      	cmp	r3, r7
 8007ab4:	460e      	mov	r6, r1
 8007ab6:	d9f4      	bls.n	8007aa2 <_printf_i+0x11a>
 8007ab8:	2b08      	cmp	r3, #8
 8007aba:	d10b      	bne.n	8007ad4 <_printf_i+0x14c>
 8007abc:	6823      	ldr	r3, [r4, #0]
 8007abe:	07de      	lsls	r6, r3, #31
 8007ac0:	d508      	bpl.n	8007ad4 <_printf_i+0x14c>
 8007ac2:	6923      	ldr	r3, [r4, #16]
 8007ac4:	6861      	ldr	r1, [r4, #4]
 8007ac6:	4299      	cmp	r1, r3
 8007ac8:	bfde      	ittt	le
 8007aca:	2330      	movle	r3, #48	; 0x30
 8007acc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ad0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ad4:	1b52      	subs	r2, r2, r5
 8007ad6:	6122      	str	r2, [r4, #16]
 8007ad8:	f8cd a000 	str.w	sl, [sp]
 8007adc:	464b      	mov	r3, r9
 8007ade:	aa03      	add	r2, sp, #12
 8007ae0:	4621      	mov	r1, r4
 8007ae2:	4640      	mov	r0, r8
 8007ae4:	f7ff fee2 	bl	80078ac <_printf_common>
 8007ae8:	3001      	adds	r0, #1
 8007aea:	d14c      	bne.n	8007b86 <_printf_i+0x1fe>
 8007aec:	f04f 30ff 	mov.w	r0, #4294967295
 8007af0:	b004      	add	sp, #16
 8007af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af6:	4835      	ldr	r0, [pc, #212]	; (8007bcc <_printf_i+0x244>)
 8007af8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007afc:	6829      	ldr	r1, [r5, #0]
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	f851 6b04 	ldr.w	r6, [r1], #4
 8007b04:	6029      	str	r1, [r5, #0]
 8007b06:	061d      	lsls	r5, r3, #24
 8007b08:	d514      	bpl.n	8007b34 <_printf_i+0x1ac>
 8007b0a:	07df      	lsls	r7, r3, #31
 8007b0c:	bf44      	itt	mi
 8007b0e:	f043 0320 	orrmi.w	r3, r3, #32
 8007b12:	6023      	strmi	r3, [r4, #0]
 8007b14:	b91e      	cbnz	r6, 8007b1e <_printf_i+0x196>
 8007b16:	6823      	ldr	r3, [r4, #0]
 8007b18:	f023 0320 	bic.w	r3, r3, #32
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	2310      	movs	r3, #16
 8007b20:	e7b0      	b.n	8007a84 <_printf_i+0xfc>
 8007b22:	6823      	ldr	r3, [r4, #0]
 8007b24:	f043 0320 	orr.w	r3, r3, #32
 8007b28:	6023      	str	r3, [r4, #0]
 8007b2a:	2378      	movs	r3, #120	; 0x78
 8007b2c:	4828      	ldr	r0, [pc, #160]	; (8007bd0 <_printf_i+0x248>)
 8007b2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007b32:	e7e3      	b.n	8007afc <_printf_i+0x174>
 8007b34:	0659      	lsls	r1, r3, #25
 8007b36:	bf48      	it	mi
 8007b38:	b2b6      	uxthmi	r6, r6
 8007b3a:	e7e6      	b.n	8007b0a <_printf_i+0x182>
 8007b3c:	4615      	mov	r5, r2
 8007b3e:	e7bb      	b.n	8007ab8 <_printf_i+0x130>
 8007b40:	682b      	ldr	r3, [r5, #0]
 8007b42:	6826      	ldr	r6, [r4, #0]
 8007b44:	6961      	ldr	r1, [r4, #20]
 8007b46:	1d18      	adds	r0, r3, #4
 8007b48:	6028      	str	r0, [r5, #0]
 8007b4a:	0635      	lsls	r5, r6, #24
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	d501      	bpl.n	8007b54 <_printf_i+0x1cc>
 8007b50:	6019      	str	r1, [r3, #0]
 8007b52:	e002      	b.n	8007b5a <_printf_i+0x1d2>
 8007b54:	0670      	lsls	r0, r6, #25
 8007b56:	d5fb      	bpl.n	8007b50 <_printf_i+0x1c8>
 8007b58:	8019      	strh	r1, [r3, #0]
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	6123      	str	r3, [r4, #16]
 8007b5e:	4615      	mov	r5, r2
 8007b60:	e7ba      	b.n	8007ad8 <_printf_i+0x150>
 8007b62:	682b      	ldr	r3, [r5, #0]
 8007b64:	1d1a      	adds	r2, r3, #4
 8007b66:	602a      	str	r2, [r5, #0]
 8007b68:	681d      	ldr	r5, [r3, #0]
 8007b6a:	6862      	ldr	r2, [r4, #4]
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	4628      	mov	r0, r5
 8007b70:	f7f8 fb3e 	bl	80001f0 <memchr>
 8007b74:	b108      	cbz	r0, 8007b7a <_printf_i+0x1f2>
 8007b76:	1b40      	subs	r0, r0, r5
 8007b78:	6060      	str	r0, [r4, #4]
 8007b7a:	6863      	ldr	r3, [r4, #4]
 8007b7c:	6123      	str	r3, [r4, #16]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b84:	e7a8      	b.n	8007ad8 <_printf_i+0x150>
 8007b86:	6923      	ldr	r3, [r4, #16]
 8007b88:	462a      	mov	r2, r5
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	47d0      	blx	sl
 8007b90:	3001      	adds	r0, #1
 8007b92:	d0ab      	beq.n	8007aec <_printf_i+0x164>
 8007b94:	6823      	ldr	r3, [r4, #0]
 8007b96:	079b      	lsls	r3, r3, #30
 8007b98:	d413      	bmi.n	8007bc2 <_printf_i+0x23a>
 8007b9a:	68e0      	ldr	r0, [r4, #12]
 8007b9c:	9b03      	ldr	r3, [sp, #12]
 8007b9e:	4298      	cmp	r0, r3
 8007ba0:	bfb8      	it	lt
 8007ba2:	4618      	movlt	r0, r3
 8007ba4:	e7a4      	b.n	8007af0 <_printf_i+0x168>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4632      	mov	r2, r6
 8007baa:	4649      	mov	r1, r9
 8007bac:	4640      	mov	r0, r8
 8007bae:	47d0      	blx	sl
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	d09b      	beq.n	8007aec <_printf_i+0x164>
 8007bb4:	3501      	adds	r5, #1
 8007bb6:	68e3      	ldr	r3, [r4, #12]
 8007bb8:	9903      	ldr	r1, [sp, #12]
 8007bba:	1a5b      	subs	r3, r3, r1
 8007bbc:	42ab      	cmp	r3, r5
 8007bbe:	dcf2      	bgt.n	8007ba6 <_printf_i+0x21e>
 8007bc0:	e7eb      	b.n	8007b9a <_printf_i+0x212>
 8007bc2:	2500      	movs	r5, #0
 8007bc4:	f104 0619 	add.w	r6, r4, #25
 8007bc8:	e7f5      	b.n	8007bb6 <_printf_i+0x22e>
 8007bca:	bf00      	nop
 8007bcc:	08007ef5 	.word	0x08007ef5
 8007bd0:	08007f06 	.word	0x08007f06

08007bd4 <memcpy>:
 8007bd4:	440a      	add	r2, r1
 8007bd6:	4291      	cmp	r1, r2
 8007bd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007bdc:	d100      	bne.n	8007be0 <memcpy+0xc>
 8007bde:	4770      	bx	lr
 8007be0:	b510      	push	{r4, lr}
 8007be2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007be6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bea:	4291      	cmp	r1, r2
 8007bec:	d1f9      	bne.n	8007be2 <memcpy+0xe>
 8007bee:	bd10      	pop	{r4, pc}

08007bf0 <memmove>:
 8007bf0:	4288      	cmp	r0, r1
 8007bf2:	b510      	push	{r4, lr}
 8007bf4:	eb01 0402 	add.w	r4, r1, r2
 8007bf8:	d902      	bls.n	8007c00 <memmove+0x10>
 8007bfa:	4284      	cmp	r4, r0
 8007bfc:	4623      	mov	r3, r4
 8007bfe:	d807      	bhi.n	8007c10 <memmove+0x20>
 8007c00:	1e43      	subs	r3, r0, #1
 8007c02:	42a1      	cmp	r1, r4
 8007c04:	d008      	beq.n	8007c18 <memmove+0x28>
 8007c06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c0e:	e7f8      	b.n	8007c02 <memmove+0x12>
 8007c10:	4402      	add	r2, r0
 8007c12:	4601      	mov	r1, r0
 8007c14:	428a      	cmp	r2, r1
 8007c16:	d100      	bne.n	8007c1a <memmove+0x2a>
 8007c18:	bd10      	pop	{r4, pc}
 8007c1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c22:	e7f7      	b.n	8007c14 <memmove+0x24>

08007c24 <_free_r>:
 8007c24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c26:	2900      	cmp	r1, #0
 8007c28:	d044      	beq.n	8007cb4 <_free_r+0x90>
 8007c2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c2e:	9001      	str	r0, [sp, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f1a1 0404 	sub.w	r4, r1, #4
 8007c36:	bfb8      	it	lt
 8007c38:	18e4      	addlt	r4, r4, r3
 8007c3a:	f000 f913 	bl	8007e64 <__malloc_lock>
 8007c3e:	4a1e      	ldr	r2, [pc, #120]	; (8007cb8 <_free_r+0x94>)
 8007c40:	9801      	ldr	r0, [sp, #4]
 8007c42:	6813      	ldr	r3, [r2, #0]
 8007c44:	b933      	cbnz	r3, 8007c54 <_free_r+0x30>
 8007c46:	6063      	str	r3, [r4, #4]
 8007c48:	6014      	str	r4, [r2, #0]
 8007c4a:	b003      	add	sp, #12
 8007c4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c50:	f000 b90e 	b.w	8007e70 <__malloc_unlock>
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	d908      	bls.n	8007c6a <_free_r+0x46>
 8007c58:	6825      	ldr	r5, [r4, #0]
 8007c5a:	1961      	adds	r1, r4, r5
 8007c5c:	428b      	cmp	r3, r1
 8007c5e:	bf01      	itttt	eq
 8007c60:	6819      	ldreq	r1, [r3, #0]
 8007c62:	685b      	ldreq	r3, [r3, #4]
 8007c64:	1949      	addeq	r1, r1, r5
 8007c66:	6021      	streq	r1, [r4, #0]
 8007c68:	e7ed      	b.n	8007c46 <_free_r+0x22>
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	b10b      	cbz	r3, 8007c74 <_free_r+0x50>
 8007c70:	42a3      	cmp	r3, r4
 8007c72:	d9fa      	bls.n	8007c6a <_free_r+0x46>
 8007c74:	6811      	ldr	r1, [r2, #0]
 8007c76:	1855      	adds	r5, r2, r1
 8007c78:	42a5      	cmp	r5, r4
 8007c7a:	d10b      	bne.n	8007c94 <_free_r+0x70>
 8007c7c:	6824      	ldr	r4, [r4, #0]
 8007c7e:	4421      	add	r1, r4
 8007c80:	1854      	adds	r4, r2, r1
 8007c82:	42a3      	cmp	r3, r4
 8007c84:	6011      	str	r1, [r2, #0]
 8007c86:	d1e0      	bne.n	8007c4a <_free_r+0x26>
 8007c88:	681c      	ldr	r4, [r3, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	6053      	str	r3, [r2, #4]
 8007c8e:	4421      	add	r1, r4
 8007c90:	6011      	str	r1, [r2, #0]
 8007c92:	e7da      	b.n	8007c4a <_free_r+0x26>
 8007c94:	d902      	bls.n	8007c9c <_free_r+0x78>
 8007c96:	230c      	movs	r3, #12
 8007c98:	6003      	str	r3, [r0, #0]
 8007c9a:	e7d6      	b.n	8007c4a <_free_r+0x26>
 8007c9c:	6825      	ldr	r5, [r4, #0]
 8007c9e:	1961      	adds	r1, r4, r5
 8007ca0:	428b      	cmp	r3, r1
 8007ca2:	bf04      	itt	eq
 8007ca4:	6819      	ldreq	r1, [r3, #0]
 8007ca6:	685b      	ldreq	r3, [r3, #4]
 8007ca8:	6063      	str	r3, [r4, #4]
 8007caa:	bf04      	itt	eq
 8007cac:	1949      	addeq	r1, r1, r5
 8007cae:	6021      	streq	r1, [r4, #0]
 8007cb0:	6054      	str	r4, [r2, #4]
 8007cb2:	e7ca      	b.n	8007c4a <_free_r+0x26>
 8007cb4:	b003      	add	sp, #12
 8007cb6:	bd30      	pop	{r4, r5, pc}
 8007cb8:	20002250 	.word	0x20002250

08007cbc <sbrk_aligned>:
 8007cbc:	b570      	push	{r4, r5, r6, lr}
 8007cbe:	4e0e      	ldr	r6, [pc, #56]	; (8007cf8 <sbrk_aligned+0x3c>)
 8007cc0:	460c      	mov	r4, r1
 8007cc2:	6831      	ldr	r1, [r6, #0]
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	b911      	cbnz	r1, 8007cce <sbrk_aligned+0x12>
 8007cc8:	f000 f8bc 	bl	8007e44 <_sbrk_r>
 8007ccc:	6030      	str	r0, [r6, #0]
 8007cce:	4621      	mov	r1, r4
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	f000 f8b7 	bl	8007e44 <_sbrk_r>
 8007cd6:	1c43      	adds	r3, r0, #1
 8007cd8:	d00a      	beq.n	8007cf0 <sbrk_aligned+0x34>
 8007cda:	1cc4      	adds	r4, r0, #3
 8007cdc:	f024 0403 	bic.w	r4, r4, #3
 8007ce0:	42a0      	cmp	r0, r4
 8007ce2:	d007      	beq.n	8007cf4 <sbrk_aligned+0x38>
 8007ce4:	1a21      	subs	r1, r4, r0
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f000 f8ac 	bl	8007e44 <_sbrk_r>
 8007cec:	3001      	adds	r0, #1
 8007cee:	d101      	bne.n	8007cf4 <sbrk_aligned+0x38>
 8007cf0:	f04f 34ff 	mov.w	r4, #4294967295
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	bd70      	pop	{r4, r5, r6, pc}
 8007cf8:	20002254 	.word	0x20002254

08007cfc <_malloc_r>:
 8007cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d00:	1ccd      	adds	r5, r1, #3
 8007d02:	f025 0503 	bic.w	r5, r5, #3
 8007d06:	3508      	adds	r5, #8
 8007d08:	2d0c      	cmp	r5, #12
 8007d0a:	bf38      	it	cc
 8007d0c:	250c      	movcc	r5, #12
 8007d0e:	2d00      	cmp	r5, #0
 8007d10:	4607      	mov	r7, r0
 8007d12:	db01      	blt.n	8007d18 <_malloc_r+0x1c>
 8007d14:	42a9      	cmp	r1, r5
 8007d16:	d905      	bls.n	8007d24 <_malloc_r+0x28>
 8007d18:	230c      	movs	r3, #12
 8007d1a:	603b      	str	r3, [r7, #0]
 8007d1c:	2600      	movs	r6, #0
 8007d1e:	4630      	mov	r0, r6
 8007d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d24:	4e2e      	ldr	r6, [pc, #184]	; (8007de0 <_malloc_r+0xe4>)
 8007d26:	f000 f89d 	bl	8007e64 <__malloc_lock>
 8007d2a:	6833      	ldr	r3, [r6, #0]
 8007d2c:	461c      	mov	r4, r3
 8007d2e:	bb34      	cbnz	r4, 8007d7e <_malloc_r+0x82>
 8007d30:	4629      	mov	r1, r5
 8007d32:	4638      	mov	r0, r7
 8007d34:	f7ff ffc2 	bl	8007cbc <sbrk_aligned>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	d14d      	bne.n	8007dda <_malloc_r+0xde>
 8007d3e:	6834      	ldr	r4, [r6, #0]
 8007d40:	4626      	mov	r6, r4
 8007d42:	2e00      	cmp	r6, #0
 8007d44:	d140      	bne.n	8007dc8 <_malloc_r+0xcc>
 8007d46:	6823      	ldr	r3, [r4, #0]
 8007d48:	4631      	mov	r1, r6
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	eb04 0803 	add.w	r8, r4, r3
 8007d50:	f000 f878 	bl	8007e44 <_sbrk_r>
 8007d54:	4580      	cmp	r8, r0
 8007d56:	d13a      	bne.n	8007dce <_malloc_r+0xd2>
 8007d58:	6821      	ldr	r1, [r4, #0]
 8007d5a:	3503      	adds	r5, #3
 8007d5c:	1a6d      	subs	r5, r5, r1
 8007d5e:	f025 0503 	bic.w	r5, r5, #3
 8007d62:	3508      	adds	r5, #8
 8007d64:	2d0c      	cmp	r5, #12
 8007d66:	bf38      	it	cc
 8007d68:	250c      	movcc	r5, #12
 8007d6a:	4629      	mov	r1, r5
 8007d6c:	4638      	mov	r0, r7
 8007d6e:	f7ff ffa5 	bl	8007cbc <sbrk_aligned>
 8007d72:	3001      	adds	r0, #1
 8007d74:	d02b      	beq.n	8007dce <_malloc_r+0xd2>
 8007d76:	6823      	ldr	r3, [r4, #0]
 8007d78:	442b      	add	r3, r5
 8007d7a:	6023      	str	r3, [r4, #0]
 8007d7c:	e00e      	b.n	8007d9c <_malloc_r+0xa0>
 8007d7e:	6822      	ldr	r2, [r4, #0]
 8007d80:	1b52      	subs	r2, r2, r5
 8007d82:	d41e      	bmi.n	8007dc2 <_malloc_r+0xc6>
 8007d84:	2a0b      	cmp	r2, #11
 8007d86:	d916      	bls.n	8007db6 <_malloc_r+0xba>
 8007d88:	1961      	adds	r1, r4, r5
 8007d8a:	42a3      	cmp	r3, r4
 8007d8c:	6025      	str	r5, [r4, #0]
 8007d8e:	bf18      	it	ne
 8007d90:	6059      	strne	r1, [r3, #4]
 8007d92:	6863      	ldr	r3, [r4, #4]
 8007d94:	bf08      	it	eq
 8007d96:	6031      	streq	r1, [r6, #0]
 8007d98:	5162      	str	r2, [r4, r5]
 8007d9a:	604b      	str	r3, [r1, #4]
 8007d9c:	4638      	mov	r0, r7
 8007d9e:	f104 060b 	add.w	r6, r4, #11
 8007da2:	f000 f865 	bl	8007e70 <__malloc_unlock>
 8007da6:	f026 0607 	bic.w	r6, r6, #7
 8007daa:	1d23      	adds	r3, r4, #4
 8007dac:	1af2      	subs	r2, r6, r3
 8007dae:	d0b6      	beq.n	8007d1e <_malloc_r+0x22>
 8007db0:	1b9b      	subs	r3, r3, r6
 8007db2:	50a3      	str	r3, [r4, r2]
 8007db4:	e7b3      	b.n	8007d1e <_malloc_r+0x22>
 8007db6:	6862      	ldr	r2, [r4, #4]
 8007db8:	42a3      	cmp	r3, r4
 8007dba:	bf0c      	ite	eq
 8007dbc:	6032      	streq	r2, [r6, #0]
 8007dbe:	605a      	strne	r2, [r3, #4]
 8007dc0:	e7ec      	b.n	8007d9c <_malloc_r+0xa0>
 8007dc2:	4623      	mov	r3, r4
 8007dc4:	6864      	ldr	r4, [r4, #4]
 8007dc6:	e7b2      	b.n	8007d2e <_malloc_r+0x32>
 8007dc8:	4634      	mov	r4, r6
 8007dca:	6876      	ldr	r6, [r6, #4]
 8007dcc:	e7b9      	b.n	8007d42 <_malloc_r+0x46>
 8007dce:	230c      	movs	r3, #12
 8007dd0:	603b      	str	r3, [r7, #0]
 8007dd2:	4638      	mov	r0, r7
 8007dd4:	f000 f84c 	bl	8007e70 <__malloc_unlock>
 8007dd8:	e7a1      	b.n	8007d1e <_malloc_r+0x22>
 8007dda:	6025      	str	r5, [r4, #0]
 8007ddc:	e7de      	b.n	8007d9c <_malloc_r+0xa0>
 8007dde:	bf00      	nop
 8007de0:	20002250 	.word	0x20002250

08007de4 <_realloc_r>:
 8007de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007de8:	4680      	mov	r8, r0
 8007dea:	4614      	mov	r4, r2
 8007dec:	460e      	mov	r6, r1
 8007dee:	b921      	cbnz	r1, 8007dfa <_realloc_r+0x16>
 8007df0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007df4:	4611      	mov	r1, r2
 8007df6:	f7ff bf81 	b.w	8007cfc <_malloc_r>
 8007dfa:	b92a      	cbnz	r2, 8007e08 <_realloc_r+0x24>
 8007dfc:	f7ff ff12 	bl	8007c24 <_free_r>
 8007e00:	4625      	mov	r5, r4
 8007e02:	4628      	mov	r0, r5
 8007e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e08:	f000 f838 	bl	8007e7c <_malloc_usable_size_r>
 8007e0c:	4284      	cmp	r4, r0
 8007e0e:	4607      	mov	r7, r0
 8007e10:	d802      	bhi.n	8007e18 <_realloc_r+0x34>
 8007e12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e16:	d812      	bhi.n	8007e3e <_realloc_r+0x5a>
 8007e18:	4621      	mov	r1, r4
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	f7ff ff6e 	bl	8007cfc <_malloc_r>
 8007e20:	4605      	mov	r5, r0
 8007e22:	2800      	cmp	r0, #0
 8007e24:	d0ed      	beq.n	8007e02 <_realloc_r+0x1e>
 8007e26:	42bc      	cmp	r4, r7
 8007e28:	4622      	mov	r2, r4
 8007e2a:	4631      	mov	r1, r6
 8007e2c:	bf28      	it	cs
 8007e2e:	463a      	movcs	r2, r7
 8007e30:	f7ff fed0 	bl	8007bd4 <memcpy>
 8007e34:	4631      	mov	r1, r6
 8007e36:	4640      	mov	r0, r8
 8007e38:	f7ff fef4 	bl	8007c24 <_free_r>
 8007e3c:	e7e1      	b.n	8007e02 <_realloc_r+0x1e>
 8007e3e:	4635      	mov	r5, r6
 8007e40:	e7df      	b.n	8007e02 <_realloc_r+0x1e>
	...

08007e44 <_sbrk_r>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	4d06      	ldr	r5, [pc, #24]	; (8007e60 <_sbrk_r+0x1c>)
 8007e48:	2300      	movs	r3, #0
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	602b      	str	r3, [r5, #0]
 8007e50:	f7f9 fc18 	bl	8001684 <_sbrk>
 8007e54:	1c43      	adds	r3, r0, #1
 8007e56:	d102      	bne.n	8007e5e <_sbrk_r+0x1a>
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	b103      	cbz	r3, 8007e5e <_sbrk_r+0x1a>
 8007e5c:	6023      	str	r3, [r4, #0]
 8007e5e:	bd38      	pop	{r3, r4, r5, pc}
 8007e60:	20002258 	.word	0x20002258

08007e64 <__malloc_lock>:
 8007e64:	4801      	ldr	r0, [pc, #4]	; (8007e6c <__malloc_lock+0x8>)
 8007e66:	f000 b811 	b.w	8007e8c <__retarget_lock_acquire_recursive>
 8007e6a:	bf00      	nop
 8007e6c:	2000225c 	.word	0x2000225c

08007e70 <__malloc_unlock>:
 8007e70:	4801      	ldr	r0, [pc, #4]	; (8007e78 <__malloc_unlock+0x8>)
 8007e72:	f000 b80c 	b.w	8007e8e <__retarget_lock_release_recursive>
 8007e76:	bf00      	nop
 8007e78:	2000225c 	.word	0x2000225c

08007e7c <_malloc_usable_size_r>:
 8007e7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e80:	1f18      	subs	r0, r3, #4
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	bfbc      	itt	lt
 8007e86:	580b      	ldrlt	r3, [r1, r0]
 8007e88:	18c0      	addlt	r0, r0, r3
 8007e8a:	4770      	bx	lr

08007e8c <__retarget_lock_acquire_recursive>:
 8007e8c:	4770      	bx	lr

08007e8e <__retarget_lock_release_recursive>:
 8007e8e:	4770      	bx	lr

08007e90 <_init>:
 8007e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e92:	bf00      	nop
 8007e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e96:	bc08      	pop	{r3}
 8007e98:	469e      	mov	lr, r3
 8007e9a:	4770      	bx	lr

08007e9c <_fini>:
 8007e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e9e:	bf00      	nop
 8007ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ea2:	bc08      	pop	{r3}
 8007ea4:	469e      	mov	lr, r3
 8007ea6:	4770      	bx	lr
