INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_ntt_top glbl -prj ntt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s ntt 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/ntt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ntt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/AESL_automem_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/ntt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/ntt_zetas.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_zetas_rom
INFO: [VRFC 10-311] analyzing module ntt_zetas
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ntt_zetas_rom
Compiling module xil_defaultlib.ntt_zetas(DataWidth=23,AddressRa...
Compiling module xil_defaultlib.ntt
Compiling module xil_defaultlib.AESL_automem_p
Compiling module xil_defaultlib.apatb_ntt_top
Compiling module work.glbl
Built simulation snapshot ntt
