<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: arch/riscv/riscv_core.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('riscv__core_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">riscv_core.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="hpm__common_8h_source.html">hpm_common.h</a>&quot;</code><br />
</div>
<p><a href="riscv__core_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a76dddb517ff7c7f742e42eeaa2f173d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a76dddb517ff7c7f742e42eeaa2f173d6">write_fcsr</a>(v)&#160;&#160;&#160;__asm volatile(&quot;fscsr %0&quot; : : &quot;r&quot;(v))</td></tr>
<tr class="memdesc:a76dddb517ff7c7f742e42eeaa2f173d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">write fp csr  <a href="riscv__core_8h.html#a76dddb517ff7c7f742e42eeaa2f173d6">More...</a><br /></td></tr>
<tr class="separator:a76dddb517ff7c7f742e42eeaa2f173d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e47bb37be423161621eef2bf509a718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a6e47bb37be423161621eef2bf509a718">clear_csr</a>(csr_num,  bit)&#160;&#160;&#160;__asm volatile(&quot;csrc %0, %1&quot; : : &quot;i&quot;(csr_num), &quot;r&quot;(bit))</td></tr>
<tr class="memdesc:a6e47bb37be423161621eef2bf509a718"><td class="mdescLeft">&#160;</td><td class="mdescRight">clear bits in csr  <a href="riscv__core_8h.html#a6e47bb37be423161621eef2bf509a718">More...</a><br /></td></tr>
<tr class="separator:a6e47bb37be423161621eef2bf509a718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c73adc1bddf2271f0faeee407be80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a84c73adc1bddf2271f0faeee407be80c">read_clear_csr</a>(csr_num,  bit)&#160;&#160;&#160;({ volatile uint32_t v = 0; __asm volatile(&quot;csrrc %0, %1, %2&quot; : &quot;=r&quot;(v) : &quot;i&quot;(csr_num), &quot;r&quot;(bit)); v; })</td></tr>
<tr class="memdesc:a84c73adc1bddf2271f0faeee407be80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">read and clear bits in csr  <a href="riscv__core_8h.html#a84c73adc1bddf2271f0faeee407be80c">More...</a><br /></td></tr>
<tr class="separator:a84c73adc1bddf2271f0faeee407be80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe3d5b05983cc22cf88b371a64ceb07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#affe3d5b05983cc22cf88b371a64ceb07">read_set_csr</a>(csr_num,  bit)&#160;&#160;&#160;({ volatile uint32_t v = 0; __asm volatile(&quot;csrrs %0, %1, %2&quot; : &quot;=r&quot;(v) : &quot;i&quot;(csr_num), &quot;r&quot;(bit)); v; })</td></tr>
<tr class="memdesc:affe3d5b05983cc22cf88b371a64ceb07"><td class="mdescLeft">&#160;</td><td class="mdescRight">read and set bits in csr  <a href="riscv__core_8h.html#affe3d5b05983cc22cf88b371a64ceb07">More...</a><br /></td></tr>
<tr class="separator:affe3d5b05983cc22cf88b371a64ceb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8316ee010091f2994d0fc29ff35e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a1a8316ee010091f2994d0fc29ff35e95">set_csr</a>(csr_num,  bit)&#160;&#160;&#160;__asm volatile(&quot;csrs %0, %1&quot; : : &quot;i&quot;(csr_num), &quot;r&quot;(bit))</td></tr>
<tr class="memdesc:a1a8316ee010091f2994d0fc29ff35e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">set bits in csr  <a href="riscv__core_8h.html#a1a8316ee010091f2994d0fc29ff35e95">More...</a><br /></td></tr>
<tr class="separator:a1a8316ee010091f2994d0fc29ff35e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9c31d1835837140288aef5c00b0ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(csr_num,  v)&#160;&#160;&#160;__asm volatile(&quot;csrw %0, %1&quot; : : &quot;i&quot;(csr_num), &quot;r&quot;(v))</td></tr>
<tr class="memdesc:a1c9c31d1835837140288aef5c00b0ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">write value to csr  <a href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">More...</a><br /></td></tr>
<tr class="separator:a1c9c31d1835837140288aef5c00b0ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5e461a1b86b178fa1b436a066b9306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">read_csr</a>(csr_num)&#160;&#160;&#160;({ uint32_t v; __asm volatile(&quot;csrr %0, %1&quot; : &quot;=r&quot;(v) : &quot;i&quot;(csr_num)); v; })</td></tr>
<tr class="memdesc:a2f5e461a1b86b178fa1b436a066b9306"><td class="mdescLeft">&#160;</td><td class="mdescRight">read value of specific csr  <a href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">More...</a><br /></td></tr>
<tr class="separator:a2f5e461a1b86b178fa1b436a066b9306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a888fd8e5eb239f7a291f83b5a146b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a31a888fd8e5eb239f7a291f83b5a146b">read_fcsr</a>()&#160;&#160;&#160;({ uint32_t v; __asm volatile(&quot;frcsr %0&quot; : &quot;=r&quot;(v)); v; })</td></tr>
<tr class="memdesc:a31a888fd8e5eb239f7a291f83b5a146b"><td class="mdescLeft">&#160;</td><td class="mdescRight">read fp csr  <a href="riscv__core_8h.html#a31a888fd8e5eb239f7a291f83b5a146b">More...</a><br /></td></tr>
<tr class="separator:a31a888fd8e5eb239f7a291f83b5a146b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806cbb3bc7fd59a0be13059cc401098a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a806cbb3bc7fd59a0be13059cc401098a">fencei</a>()&#160;&#160;&#160;__asm volatile(&quot;fence.i&quot;)</td></tr>
<tr class="memdesc:a806cbb3bc7fd59a0be13059cc401098a"><td class="mdescLeft">&#160;</td><td class="mdescRight">execute fence.i  <a href="riscv__core_8h.html#a806cbb3bc7fd59a0be13059cc401098a">More...</a><br /></td></tr>
<tr class="separator:a806cbb3bc7fd59a0be13059cc401098a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eff8245651ffa1b0f6cc08644b6dcf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a2eff8245651ffa1b0f6cc08644b6dcf0">fencerw</a>()&#160;&#160;&#160;__asm volatile(&quot;fence rw, rw&quot;)</td></tr>
<tr class="memdesc:a2eff8245651ffa1b0f6cc08644b6dcf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">execute fence rw  <a href="riscv__core_8h.html#a2eff8245651ffa1b0f6cc08644b6dcf0">More...</a><br /></td></tr>
<tr class="separator:a2eff8245651ffa1b0f6cc08644b6dcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5175b15f79d87bf6fb266809eda3820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#ab5175b15f79d87bf6fb266809eda3820">fenceiorw</a>()&#160;&#160;&#160;__asm volatile(&quot;fence iorw, iorw&quot;)</td></tr>
<tr class="memdesc:ab5175b15f79d87bf6fb266809eda3820"><td class="mdescLeft">&#160;</td><td class="mdescRight">execute fence iorw  <a href="riscv__core_8h.html#ab5175b15f79d87bf6fb266809eda3820">More...</a><br /></td></tr>
<tr class="separator:ab5175b15f79d87bf6fb266809eda3820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3542cfecdbe2667d355c9e7b0c4164c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a3542cfecdbe2667d355c9e7b0c4164c6">enable_fpu</a>()&#160;&#160;&#160;<a class="el" href="riscv__core_8h.html#affe3d5b05983cc22cf88b371a64ceb07">read_set_csr</a>(<a class="el" href="HPM__IP__VALIDATION_2HPM__VAL__D25_2hpm__csr__regs_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="el" href="HPM__IP__VALIDATION_2HPM__VAL__D25_2hpm__csr__regs_8h.html#a3704e0effc73eead55c751380cb0fe12">CSR_MSTATUS_FS_MASK</a>)</td></tr>
<tr class="memdesc:a3542cfecdbe2667d355c9e7b0c4164c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable fpu  <a href="riscv__core_8h.html#a3542cfecdbe2667d355c9e7b0c4164c6">More...</a><br /></td></tr>
<tr class="separator:a3542cfecdbe2667d355c9e7b0c4164c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549234eaf9fb472cbeca3809ff23de06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a549234eaf9fb472cbeca3809ff23de06">disable_fpu</a>()&#160;&#160;&#160;<a class="el" href="riscv__core_8h.html#a84c73adc1bddf2271f0faeee407be80c">read_clear_csr</a>(<a class="el" href="HPM__IP__VALIDATION_2HPM__VAL__D25_2hpm__csr__regs_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="el" href="HPM__IP__VALIDATION_2HPM__VAL__D25_2hpm__csr__regs_8h.html#a3704e0effc73eead55c751380cb0fe12">CSR_MSTATUS_FS_MASK</a>)</td></tr>
<tr class="memdesc:a549234eaf9fb472cbeca3809ff23de06"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable fpu  <a href="riscv__core_8h.html#a549234eaf9fb472cbeca3809ff23de06">More...</a><br /></td></tr>
<tr class="separator:a549234eaf9fb472cbeca3809ff23de06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9ac1d53e1537c556fa13dc6744ee07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__core_8h.html#a9a9ac1d53e1537c556fa13dc6744ee07">clear_fcsr</a>()&#160;&#160;&#160;<a class="el" href="riscv__core_8h.html#a76dddb517ff7c7f742e42eeaa2f173d6">write_fcsr</a>(0)</td></tr>
<tr class="memdesc:a9a9ac1d53e1537c556fa13dc6744ee07"><td class="mdescLeft">&#160;</td><td class="mdescRight">clear fcsr  <a href="riscv__core_8h.html#a9a9ac1d53e1537c556fa13dc6744ee07">More...</a><br /></td></tr>
<tr class="separator:a9a9ac1d53e1537c556fa13dc6744ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6e47bb37be423161621eef2bf509a718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e47bb37be423161621eef2bf509a718">&#9670;&nbsp;</a></span>clear_csr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define clear_csr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr_num, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;__asm volatile(&quot;csrc %0, %1&quot; : : &quot;i&quot;(csr_num), &quot;r&quot;(bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clear bits in csr </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr_num</td><td>specific csr </td></tr>
    <tr><td class="paramname">bit</td><td>bits to be cleared </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9a9ac1d53e1537c556fa13dc6744ee07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9ac1d53e1537c556fa13dc6744ee07">&#9670;&nbsp;</a></span>clear_fcsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define clear_fcsr</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="riscv__core_8h.html#a76dddb517ff7c7f742e42eeaa2f173d6">write_fcsr</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clear fcsr </p>

</div>
</div>
<a id="a549234eaf9fb472cbeca3809ff23de06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549234eaf9fb472cbeca3809ff23de06">&#9670;&nbsp;</a></span>disable_fpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define disable_fpu</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="riscv__core_8h.html#a84c73adc1bddf2271f0faeee407be80c">read_clear_csr</a>(<a class="el" href="HPM__IP__VALIDATION_2HPM__VAL__D25_2hpm__csr__regs_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="el" href="HPM__IP__VALIDATION_2HPM__VAL__D25_2hpm__csr__regs_8h.html#a3704e0effc73eead55c751380cb0fe12">CSR_MSTATUS_FS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable fpu </p>

</div>
</div>
<a id="a3542cfecdbe2667d355c9e7b0c4164c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3542cfecdbe2667d355c9e7b0c4164c6">&#9670;&nbsp;</a></span>enable_fpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define enable_fpu</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="riscv__core_8h.html#affe3d5b05983cc22cf88b371a64ceb07">read_set_csr</a>(<a class="el" href="HPM__IP__VALIDATION_2HPM__VAL__D25_2hpm__csr__regs_8h.html#a7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="el" href="HPM__IP__VALIDATION_2HPM__VAL__D25_2hpm__csr__regs_8h.html#a3704e0effc73eead55c751380cb0fe12">CSR_MSTATUS_FS_MASK</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable fpu </p>

</div>
</div>
<a id="a806cbb3bc7fd59a0be13059cc401098a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806cbb3bc7fd59a0be13059cc401098a">&#9670;&nbsp;</a></span>fencei</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define fencei</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm volatile(&quot;fence.i&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>execute fence.i </p>

</div>
</div>
<a id="ab5175b15f79d87bf6fb266809eda3820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5175b15f79d87bf6fb266809eda3820">&#9670;&nbsp;</a></span>fenceiorw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define fenceiorw</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm volatile(&quot;fence iorw, iorw&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>execute fence iorw </p>

</div>
</div>
<a id="a2eff8245651ffa1b0f6cc08644b6dcf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eff8245651ffa1b0f6cc08644b6dcf0">&#9670;&nbsp;</a></span>fencerw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define fencerw</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm volatile(&quot;fence rw, rw&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>execute fence rw </p>

</div>
</div>
<a id="a84c73adc1bddf2271f0faeee407be80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c73adc1bddf2271f0faeee407be80c">&#9670;&nbsp;</a></span>read_clear_csr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define read_clear_csr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr_num, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;({ volatile uint32_t v = 0; __asm volatile(&quot;csrrc %0, %1, %2&quot; : &quot;=r&quot;(v) : &quot;i&quot;(csr_num), &quot;r&quot;(bit)); v; })</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read and clear bits in csr </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr_num</td><td>specific csr </td></tr>
    <tr><td class="paramname">bit</td><td>bits to be cleared</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>csr value before cleared </dd></dl>

</div>
</div>
<a id="a2f5e461a1b86b178fa1b436a066b9306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5e461a1b86b178fa1b436a066b9306">&#9670;&nbsp;</a></span>read_csr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define read_csr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr_num</td><td>)</td>
          <td>&#160;&#160;&#160;({ uint32_t v; __asm volatile(&quot;csrr %0, %1&quot; : &quot;=r&quot;(v) : &quot;i&quot;(csr_num)); v; })</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read value of specific csr </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr_num</td><td>specific csr</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>csr value </dd></dl>

</div>
</div>
<a id="a31a888fd8e5eb239f7a291f83b5a146b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a888fd8e5eb239f7a291f83b5a146b">&#9670;&nbsp;</a></span>read_fcsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define read_fcsr</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;({ uint32_t v; __asm volatile(&quot;frcsr %0&quot; : &quot;=r&quot;(v)); v; })</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read fp csr </p>
<dl class="section return"><dt>Returns</dt><dd>fp csr value </dd></dl>

</div>
</div>
<a id="affe3d5b05983cc22cf88b371a64ceb07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe3d5b05983cc22cf88b371a64ceb07">&#9670;&nbsp;</a></span>read_set_csr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define read_set_csr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr_num, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;({ volatile uint32_t v = 0; __asm volatile(&quot;csrrs %0, %1, %2&quot; : &quot;=r&quot;(v) : &quot;i&quot;(csr_num), &quot;r&quot;(bit)); v; })</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read and set bits in csr </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr_num</td><td>specific csr </td></tr>
    <tr><td class="paramname">bit</td><td>bits to be set</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>csr value before set </dd></dl>

</div>
</div>
<a id="a1a8316ee010091f2994d0fc29ff35e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8316ee010091f2994d0fc29ff35e95">&#9670;&nbsp;</a></span>set_csr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define set_csr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr_num, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;__asm volatile(&quot;csrs %0, %1&quot; : : &quot;i&quot;(csr_num), &quot;r&quot;(bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set bits in csr </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr_num</td><td>specific csr </td></tr>
    <tr><td class="paramname">bit</td><td>bits to be set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1c9c31d1835837140288aef5c00b0ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9c31d1835837140288aef5c00b0ece">&#9670;&nbsp;</a></span>write_csr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define write_csr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr_num, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;__asm volatile(&quot;csrw %0, %1&quot; : : &quot;i&quot;(csr_num), &quot;r&quot;(v))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write value to csr </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr_num</td><td>specific csr </td></tr>
    <tr><td class="paramname">v</td><td>value to be written </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a76dddb517ff7c7f742e42eeaa2f173d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76dddb517ff7c7f742e42eeaa2f173d6">&#9670;&nbsp;</a></span>write_fcsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define write_fcsr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v</td><td>)</td>
          <td>&#160;&#160;&#160;__asm volatile(&quot;fscsr %0&quot; : : &quot;r&quot;(v))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>write fp csr </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">v</td><td>value to be set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li><li class="navelem"><a class="el" href="riscv__core_8h.html">riscv_core.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
