{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1541108819413 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mux_4_1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"mux_4_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541108819419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541108819445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541108819445 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541108819911 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541108819925 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541108820598 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541108820598 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541108820598 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541108820609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541108820609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541108820609 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541108820609 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "164 164 " "No exact pin location assignment(s) for 164 pins of 164 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Pin y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[0] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Pin y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[1] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[2\] " "Pin y\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[2] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[3\] " "Pin y\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[3] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[4\] " "Pin y\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[4] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[5\] " "Pin y\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[5] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[6\] " "Pin y\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[6] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[7\] " "Pin y\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[7] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[8\] " "Pin y\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[8] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[9\] " "Pin y\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[9] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[10\] " "Pin y\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[10] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[11\] " "Pin y\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[11] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[12\] " "Pin y\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[12] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[13\] " "Pin y\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[13] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[14\] " "Pin y\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[14] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[15\] " "Pin y\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[15] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[16\] " "Pin y\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[16] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[17\] " "Pin y\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[17] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[18\] " "Pin y\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[18] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[19\] " "Pin y\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[19] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[20\] " "Pin y\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[20] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[21\] " "Pin y\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[21] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[22\] " "Pin y\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[22] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[23\] " "Pin y\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[23] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[24\] " "Pin y\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[24] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[25\] " "Pin y\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[25] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[26\] " "Pin y\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[26] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[27\] " "Pin y\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[27] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[28\] " "Pin y\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[28] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[29\] " "Pin y\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[29] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[30\] " "Pin y\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[30] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[31\] " "Pin y\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y[31] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[96\] " "Pin a\[96\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[96] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[96] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[64\] " "Pin a\[64\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[64] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[2\] " "Pin sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sel[2] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[3\] " "Pin sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sel[3] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Pin sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sel[0] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Pin sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sel[1] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[32\] " "Pin a\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[32] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[97\] " "Pin a\[97\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[97] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[97] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[65\] " "Pin a\[65\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[65] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[33\] " "Pin a\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[33] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[98\] " "Pin a\[98\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[98] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[98] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[66\] " "Pin a\[66\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[66] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[34\] " "Pin a\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[34] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[99\] " "Pin a\[99\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[99] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[99] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[67\] " "Pin a\[67\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[67] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[35\] " "Pin a\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[35] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[100\] " "Pin a\[100\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[100] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[100] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[68\] " "Pin a\[68\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[68] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[36\] " "Pin a\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[36] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Pin a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[4] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[101\] " "Pin a\[101\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[101] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[101] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[69\] " "Pin a\[69\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[69] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[37\] " "Pin a\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[37] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Pin a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[5] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[102\] " "Pin a\[102\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[102] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[102] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[70\] " "Pin a\[70\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[70] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[38\] " "Pin a\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[38] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Pin a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[6] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[103\] " "Pin a\[103\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[103] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[103] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[71\] " "Pin a\[71\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[71] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[39\] " "Pin a\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[39] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Pin a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[7] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[104\] " "Pin a\[104\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[104] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[104] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[72\] " "Pin a\[72\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[72] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[40\] " "Pin a\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[40] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[8\] " "Pin a\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[8] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[105\] " "Pin a\[105\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[105] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[105] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[73\] " "Pin a\[73\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[73] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[41\] " "Pin a\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[41] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[9\] " "Pin a\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[9] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[106\] " "Pin a\[106\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[106] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[106] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[74\] " "Pin a\[74\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[74] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[42\] " "Pin a\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[42] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[10\] " "Pin a\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[10] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[107\] " "Pin a\[107\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[107] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[107] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[75\] " "Pin a\[75\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[75] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[43\] " "Pin a\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[43] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[11\] " "Pin a\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[11] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[108\] " "Pin a\[108\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[108] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[108] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[76\] " "Pin a\[76\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[76] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[44\] " "Pin a\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[44] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[12\] " "Pin a\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[12] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[109\] " "Pin a\[109\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[109] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[109] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[77\] " "Pin a\[77\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[77] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[45\] " "Pin a\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[45] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[13\] " "Pin a\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[13] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[110\] " "Pin a\[110\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[110] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[110] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[78\] " "Pin a\[78\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[78] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[46\] " "Pin a\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[46] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[14\] " "Pin a\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[14] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[111\] " "Pin a\[111\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[111] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[111] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[79\] " "Pin a\[79\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[79] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[47\] " "Pin a\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[47] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[15\] " "Pin a\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[15] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[112\] " "Pin a\[112\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[112] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[112] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[80\] " "Pin a\[80\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[80] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[48\] " "Pin a\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[48] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[16\] " "Pin a\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[16] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[113\] " "Pin a\[113\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[113] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[113] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[81\] " "Pin a\[81\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[81] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[49\] " "Pin a\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[49] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[17\] " "Pin a\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[17] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[114\] " "Pin a\[114\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[114] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[114] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[82\] " "Pin a\[82\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[82] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[50\] " "Pin a\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[50] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[18\] " "Pin a\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[18] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[115\] " "Pin a\[115\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[115] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[115] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[83\] " "Pin a\[83\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[83] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[51\] " "Pin a\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[51] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[19\] " "Pin a\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[19] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[116\] " "Pin a\[116\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[116] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[116] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[84\] " "Pin a\[84\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[84] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[52\] " "Pin a\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[52] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[20\] " "Pin a\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[20] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[117\] " "Pin a\[117\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[117] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[117] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[85\] " "Pin a\[85\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[85] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[85] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[53\] " "Pin a\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[53] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[21\] " "Pin a\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[21] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[118\] " "Pin a\[118\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[118] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[118] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[86\] " "Pin a\[86\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[86] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[86] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[54\] " "Pin a\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[54] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[22\] " "Pin a\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[22] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[119\] " "Pin a\[119\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[119] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[119] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[87\] " "Pin a\[87\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[87] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[87] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[55\] " "Pin a\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[55] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[23\] " "Pin a\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[23] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[120\] " "Pin a\[120\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[120] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[120] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[88\] " "Pin a\[88\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[88] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[56\] " "Pin a\[56\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[56] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[24\] " "Pin a\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[24] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[121\] " "Pin a\[121\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[121] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[121] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[89\] " "Pin a\[89\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[89] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[57\] " "Pin a\[57\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[57] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[25\] " "Pin a\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[25] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[122\] " "Pin a\[122\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[122] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[122] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[90\] " "Pin a\[90\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[90] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[90] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[58\] " "Pin a\[58\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[58] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[26\] " "Pin a\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[26] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[123\] " "Pin a\[123\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[123] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[123] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[91\] " "Pin a\[91\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[91] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[91] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[59\] " "Pin a\[59\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[59] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[27\] " "Pin a\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[27] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[124\] " "Pin a\[124\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[124] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[124] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[92\] " "Pin a\[92\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[92] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[92] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[60\] " "Pin a\[60\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[60] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[28\] " "Pin a\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[28] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[125\] " "Pin a\[125\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[125] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[125] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[93\] " "Pin a\[93\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[93] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[93] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[61\] " "Pin a\[61\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[61] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[29\] " "Pin a\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[29] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[126\] " "Pin a\[126\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[126] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[126] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[94\] " "Pin a\[94\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[94] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[94] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[62\] " "Pin a\[62\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[62] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[30\] " "Pin a\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[30] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[127\] " "Pin a\[127\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[127] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[127] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[95\] " "Pin a\[95\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[95] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[95] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[63\] " "Pin a\[63\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[63] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[31\] " "Pin a\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a[31] } } } { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/mux_4_1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541108820775 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1541108820775 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mux_4_1.sdc " "Synopsys Design Constraints File file not found: 'mux_4_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541108821028 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541108821031 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1541108821034 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1541108821035 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1541108821039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541108821044 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541108821045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541108821045 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541108821046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541108821047 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541108821049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541108821049 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541108821049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541108821050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1541108821050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541108821050 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "164 unused 3.3V 132 32 0 " "Number of I/O pins in group: 164 (unused VREF, 3.3V VCCIO, 132 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1541108821054 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1541108821054 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541108821054 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541108821055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541108821055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541108821055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541108821055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541108821055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541108821055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541108821055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541108821055 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1541108821055 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541108821055 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541108821135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541108823145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541108823255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541108823264 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541108823530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541108823530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541108823597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1541108824517 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541108824517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541108824612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1541108824613 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1541108824613 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541108824613 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1541108824624 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541108824627 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[2\] 0 " "Pin \"y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[3\] 0 " "Pin \"y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[4\] 0 " "Pin \"y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[5\] 0 " "Pin \"y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[6\] 0 " "Pin \"y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[7\] 0 " "Pin \"y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[8\] 0 " "Pin \"y\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[9\] 0 " "Pin \"y\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[10\] 0 " "Pin \"y\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[11\] 0 " "Pin \"y\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[12\] 0 " "Pin \"y\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[13\] 0 " "Pin \"y\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[14\] 0 " "Pin \"y\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[15\] 0 " "Pin \"y\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[16\] 0 " "Pin \"y\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[17\] 0 " "Pin \"y\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[18\] 0 " "Pin \"y\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[19\] 0 " "Pin \"y\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[20\] 0 " "Pin \"y\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[21\] 0 " "Pin \"y\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[22\] 0 " "Pin \"y\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[23\] 0 " "Pin \"y\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[24\] 0 " "Pin \"y\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[25\] 0 " "Pin \"y\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[26\] 0 " "Pin \"y\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[27\] 0 " "Pin \"y\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[28\] 0 " "Pin \"y\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[29\] 0 " "Pin \"y\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[30\] 0 " "Pin \"y\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[31\] 0 " "Pin \"y\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541108824631 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1541108824631 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541108824746 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541108824767 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541108824868 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541108825157 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1541108825350 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/output_files/mux_4_1.fit.smsg " "Generated suppressed messages file C:/Users/VictorSantos/Documents/FPGA/library/projeto/common/mux_4_1/output_files/mux_4_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541108825504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541108825758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 18:47:05 2018 " "Processing ended: Thu Nov 01 18:47:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541108825758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541108825758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541108825758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541108825758 ""}
