                   SYNTHESIS REPORT
====================Information====================
commit date: Mon_Oct_11_18:51:16_2021_+0800
top_name: ysyx_210285
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
212190.6  212190.6  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
18621  18621  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210285
Date   : Fri Oct 22 20:49:39 2021
****************************************
    
Number of ports:                         6162
Number of nets:                         24495
Number of cells:                        18783
Number of combinational cells:          15069
Number of sequential cells:              3552
Number of macros/black boxes:               0
Number of buf/inv:                       2606
Number of references:                       3
Combinational area:             121504.024403
Buf/Inv area:                    12969.251160
Noncombinational area:           90686.591057
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                212190.615459
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  ---------------------------------
ysyx_210285                       212190.6155    100.0     817.6384      0.0000  0.0000  ysyx_210285
rvcore                            211372.9771     99.6     923.8776      0.0000  0.0000  ysyx_210285_RvCore_0
rvcore/POWERGATING_clock_n8_2         21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_37
rvcore/POWERGATING_clock_n8_3         21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_3
rvcore/axi_arbiter                  4401.5304      2.1    4273.7744    127.7560  0.0000  ysyx_210285_AXI4Arbiter_0
rvcore/clint                       13169.6266      6.2    6703.8280   6465.7986  0.0000  ysyx_210285_Clint_0
rvcore/ex_wb                        9466.0473      4.5    4999.9664   4423.0473  0.0000  ysyx_210285_EX_WB_0
rvcore/ex_wb/POWERGATING_clock_n552_0
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_4
rvcore/ex_wb/POWERGATING_clock_n552_1
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_16
rvcore/exu                         54725.2914     25.8    9970.3472      0.0000  0.0000  ysyx_210285_EX_0
rvcore/exu/alu                     20405.9951      9.6   20405.9951      0.0000  0.0000  ysyx_210285_Alu_0
rvcore/exu/csr                     24348.9491     11.5    6247.9408      0.0000  0.0000  ysyx_210285_Csr_0
rvcore/exu/csr/csrs_0               2407.1921      1.1     797.4664   1609.7257  0.0000  ysyx_210285_MStatus_0
rvcore/exu/csr/csrs_1               2434.0881      1.1     798.8112   1635.2769  0.0000  ysyx_210285_Csr_Anon_5
rvcore/exu/csr/csrs_2               2434.0881      1.1     798.8112   1635.2769  0.0000  ysyx_210285_Csr_Anon_7
rvcore/exu/csr/csrs_3               2434.0881      1.1     798.8112   1635.2769  0.0000  ysyx_210285_Csr_Anon_8
rvcore/exu/csr/csrs_4               2434.0881      1.1     798.8112   1635.2769  0.0000  ysyx_210285_Csr_Anon_9
rvcore/exu/csr/csrs_5               2434.0881      1.1     798.8112   1635.2769  0.0000  ysyx_210285_Csr_Anon_6
rvcore/exu/csr/csrs_6               3523.3760      1.7    1888.0992   1635.2769  0.0000  ysyx_210285_Mcycle_0
rvcore/id_ex                        9324.8435      4.4      68.5848   9019.5739  0.0000  ysyx_210285_ID_EX_0
rvcore/id_ex/POWERGATING_clock_n11_0
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_23
rvcore/id_ex/POWERGATING_clock_n11_1
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_24
rvcore/id_ex/POWERGATING_clock_n11_10
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_33
rvcore/id_ex/POWERGATING_clock_n11_2
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_25
rvcore/id_ex/POWERGATING_clock_n11_3
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_26
rvcore/id_ex/POWERGATING_clock_n11_4
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_27
rvcore/id_ex/POWERGATING_clock_n11_5
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_28
rvcore/id_ex/POWERGATING_clock_n11_6
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_29
rvcore/id_ex/POWERGATING_clock_n11_7
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_30
rvcore/id_ex/POWERGATING_clock_n11_8
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_31
rvcore/id_ex/POWERGATING_clock_n11_9
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_32
rvcore/idu                          8361.9664      3.9    8361.9664      0.0000  0.0000  ysyx_210285_ID_0
rvcore/ifu                         13464.1379      6.3    5251.4440   8126.6267  0.0000  ysyx_210285_IF_0
rvcore/ifu/POWERGATING_clock_OUT0_0
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_36
rvcore/ifu/POWERGATING_clock_OUT0_1
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_0
rvcore/ifu/POWERGATING_clock_n439_0
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_34
rvcore/ifu/POWERGATING_clock_n439_1
                                      21.5168      0.0       0.0000     21.5168  0.0000  POWERMODULE_HIGH_ysyx_210285_0_35
rvcore/regs                        97114.7336     45.8   46421.1510  50693.5825  0.0000  ysyx_210285_RegFile_0
rvcore/wbu                           377.8888      0.2     377.8888      0.0000  0.0000  ysyx_210285_WB_0
--------------------------------  -----------  -------  -----------  ----------  ------  ---------------------------------
Total                                                   121504.0244  90686.5911  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210285
Date   : Fri Oct 22 20:49:36 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: rvcore/ex_wb/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcore/ex_wb/state_reg_2_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcore/ex_wb/state_reg_2_/CK (LVT_DQHDV2)             0.0000    0.0000     0.0000 r
  rvcore/ex_wb/state_reg_2_/Q (LVT_DQHDV2)              0.0993    0.2501     0.2501 f
  rvcore/ex_wb/state[2] (net)                   2                 0.0000     0.2501 f
  rvcore/ex_wb/U86/I (LVT_INHDV4)                       0.0993    0.0000     0.2501 f
  rvcore/ex_wb/U86/ZN (LVT_INHDV4)                      0.0725    0.0606     0.3107 r
  rvcore/ex_wb/n243 (net)                       4                 0.0000     0.3107 r
  rvcore/ex_wb/U87/A1 (LVT_NAND2HDV4)                   0.0725    0.0000     0.3107 r
  rvcore/ex_wb/U87/ZN (LVT_NAND2HDV4)                   0.0784    0.0654     0.3761 f
  rvcore/ex_wb/n8 (net)                         2                 0.0000     0.3761 f
  rvcore/ex_wb/U89/A1 (LVT_NOR2HDV8)                    0.0784    0.0000     0.3761 f
  rvcore/ex_wb/U89/ZN (LVT_NOR2HDV8)                    0.1312    0.0911     0.4672 r
  rvcore/ex_wb/io_out_valid (net)              10                 0.0000     0.4672 r
  rvcore/ex_wb/U412/A1 (LVT_AND2HDV4)                   0.1312    0.0000     0.4672 r
  rvcore/ex_wb/U412/Z (LVT_AND2HDV4)                    0.0638    0.1201     0.5873 r
  rvcore/ex_wb/io_out_wb_rd[4] (net)            3                 0.0000     0.5873 r
  rvcore/ex_wb/io_out_wb_rd[4] (ysyx_210285_EX_WB_0)              0.0000     0.5873 r
  rvcore/ex_wb_io_out_wb_rd[4] (net)                              0.0000     0.5873 r
  rvcore/exu/io_forward_0_rd[4] (ysyx_210285_EX_0)                0.0000     0.5873 r
  rvcore/exu/io_forward_0_rd[4] (net)                             0.0000     0.5873 r
  rvcore/exu/U189/A1 (LVT_XNOR2HDV4)                    0.0638    0.0000     0.5873 r
  rvcore/exu/U189/ZN (LVT_XNOR2HDV4)                    0.0601    0.1366     0.7239 f
  rvcore/exu/n15 (net)                          1                 0.0000     0.7239 f
  rvcore/exu/U192/A2 (LVT_NOR3HDV4)                     0.0601    0.0000     0.7239 f
  rvcore/exu/U192/ZN (LVT_NOR3HDV4)                     0.1737    0.1230     0.8468 r
  rvcore/exu/n17 (net)                          1                 0.0000     0.8468 r
  rvcore/exu/U193/A2 (LVT_NAND2HDV4)                    0.1737    0.0000     0.8468 r
  rvcore/exu/U193/ZN (LVT_NAND2HDV4)                    0.1171    0.0994     0.9463 f
  rvcore/exu/n19 (net)                          2                 0.0000     0.9463 f
  rvcore/exu/U194/I (LVT_BUFHDV16)                      0.1171    0.0000     0.9463 f
  rvcore/exu/U194/Z (LVT_BUFHDV16)                      0.0743    0.1302     1.0764 f
  rvcore/exu/n870 (net)                        26                 0.0000     1.0764 f
  rvcore/exu/U349/S (LVT_MUX2HDV4)                      0.0743    0.0000     1.0764 f
  rvcore/exu/U349/Z (LVT_MUX2HDV4)                      0.0509    0.1337     1.2101 r
  rvcore/exu/io_out_mem_wdata[1] (net)          2                 0.0000     1.2101 r
  rvcore/exu/U1209/A1 (LVT_NAND2HDV2)                   0.0509    0.0000     1.2101 r
  rvcore/exu/U1209/ZN (LVT_NAND2HDV2)                   0.1315    0.0577     1.2678 f
  rvcore/exu/n860 (net)                         1                 0.0000     1.2678 f
  rvcore/exu/U1210/B (LVT_OAI21HDV4)                    0.1315    0.0000     1.2678 f
  rvcore/exu/U1210/ZN (LVT_OAI21HDV4)                   0.4097    0.1384     1.4062 r
  rvcore/exu/alu_io_in_op2[1] (net)            16                 0.0000     1.4062 r
  rvcore/exu/alu/io_in_op2[1] (ysyx_210285_Alu_0)                 0.0000     1.4062 r
  rvcore/exu/alu/io_in_op2[1] (net)                               0.0000     1.4062 r
  rvcore/exu/alu/U300/A2 (LVT_NAND2HDV2)                0.4097    0.0000     1.4062 r
  rvcore/exu/alu/U300/ZN (LVT_NAND2HDV2)                0.1330    0.1045     1.5107 f
  rvcore/exu/alu/n233 (net)                     2                 0.0000     1.5107 f
  rvcore/exu/alu/U119/I (LVT_INHDV4)                    0.1330    0.0000     1.5107 f
  rvcore/exu/alu/U119/ZN (LVT_INHDV4)                   0.1439    0.1130     1.6237 r
  rvcore/exu/alu/n121 (net)                    13                 0.0000     1.6237 r
  rvcore/exu/alu/U141/I (LVT_BUFHDV2)                   0.1439    0.0000     1.6237 r
  rvcore/exu/alu/U141/Z (LVT_BUFHDV2)                   0.2233    0.2014     1.8250 r
  rvcore/exu/alu/n589 (net)                    12                 0.0000     1.8250 r
  rvcore/exu/alu/U1095/A1 (LVT_NAND2HDV1)               0.2233    0.0000     1.8250 r
  rvcore/exu/alu/U1095/ZN (LVT_NAND2HDV1)               0.1099    0.0917     1.9167 f
  rvcore/exu/alu/n2649 (net)                    2                 0.0000     1.9167 f
  rvcore/exu/alu/U1100/A1 (LVT_NAND4HDV1)               0.1099    0.0000     1.9167 f
  rvcore/exu/alu/U1100/ZN (LVT_NAND4HDV1)               0.1667    0.1087     2.0254 r
  rvcore/exu/alu/n1543 (net)                    4                 0.0000     2.0254 r
  rvcore/exu/alu/U1545/A1 (LVT_AOI22HDV1)               0.1667    0.0000     2.0254 r
  rvcore/exu/alu/U1545/ZN (LVT_AOI22HDV1)               0.1675    0.1028     2.1281 f
  rvcore/exu/alu/n904 (net)                     1                 0.0000     2.1281 f
  rvcore/exu/alu/U1546/A2 (LVT_NAND2HDV1)               0.1675    0.0000     2.1281 f
  rvcore/exu/alu/U1546/ZN (LVT_NAND2HDV1)               0.1307    0.1107     2.2389 r
  rvcore/exu/alu/n2343 (net)                    3                 0.0000     2.2389 r
  rvcore/exu/alu/U36/A1 (LVT_OAI22HDV2)                 0.1307    0.0000     2.2389 r
  rvcore/exu/alu/U36/ZN (LVT_OAI22HDV2)                 0.1725    0.0872     2.3260 f
  rvcore/exu/alu/n927 (net)                     2                 0.0000     2.3260 f
  rvcore/exu/alu/U35/B (LVT_AOI21HDV2)                  0.1725    0.0000     2.3260 f
  rvcore/exu/alu/U35/ZN (LVT_AOI21HDV2)                 0.1544    0.1224     2.4484 r
  rvcore/exu/alu/n2356 (net)                    2                 0.0000     2.4484 r
  rvcore/exu/alu/U1561/A1 (LVT_NOR2HDV1)                0.1544    0.0000     2.4484 r
  rvcore/exu/alu/U1561/ZN (LVT_NOR2HDV1)                0.1125    0.0515     2.4999 f
  rvcore/exu/alu/n926 (net)                     1                 0.0000     2.4999 f
  rvcore/exu/alu/U34/C (LVT_AOI211HDV2)                 0.1125    0.0000     2.4999 f
  rvcore/exu/alu/U34/ZN (LVT_AOI211HDV2)                0.2521    0.1569     2.6569 r
  rvcore/exu/alu/n943 (net)                     2                 0.0000     2.6569 r
  rvcore/exu/alu/U1562/B (LVT_AOI21HDV1)                0.2521    0.0000     2.6569 r
  rvcore/exu/alu/U1562/ZN (LVT_AOI21HDV1)               0.1160    0.0551     2.7120 f
  rvcore/exu/alu/n930 (net)                     1                 0.0000     2.7120 f
  rvcore/exu/alu/U1563/C (LVT_AOI211HDV1)               0.1160    0.0000     2.7120 f
  rvcore/exu/alu/U1563/ZN (LVT_AOI211HDV1)              0.2043    0.1315     2.8435 r
  rvcore/exu/alu/n935 (net)                     1                 0.0000     2.8435 r
  rvcore/exu/alu/U1566/A1 (LVT_INAND3HDV1)              0.2043    0.0000     2.8435 r
  rvcore/exu/alu/U1566/ZN (LVT_INAND3HDV1)              0.1022    0.1257     2.9692 r
  rvcore/exu/alu/n942 (net)                     1                 0.0000     2.9692 r
  rvcore/exu/alu/U1571/B (LVT_OAI211HDV1)               0.1022    0.0000     2.9692 r
  rvcore/exu/alu/U1571/ZN (LVT_OAI211HDV1)              0.1388    0.1003     3.0695 f
  rvcore/exu/alu/n944 (net)                     1                 0.0000     3.0695 f
  rvcore/exu/alu/U1572/B (LVT_AO21HDV4)                 0.1388    0.0000     3.0695 f
  rvcore/exu/alu/U1572/Z (LVT_AO21HDV4)                 0.0559    0.1623     3.2318 f
  rvcore/exu/alu/io_out[8] (net)                3                 0.0000     3.2318 f
  rvcore/exu/alu/io_out[8] (ysyx_210285_Alu_0)                    0.0000     3.2318 f
  rvcore/exu/io_out_mem_addr[8] (net)                             0.0000     3.2318 f
  rvcore/exu/U401/A1 (LVT_NAND2HDV1)                    0.0559    0.0000     3.2318 f
  rvcore/exu/U401/ZN (LVT_NAND2HDV1)                    0.1051    0.0509     3.2827 r
  rvcore/exu/n184 (net)                         1                 0.0000     3.2827 r
  rvcore/exu/U402/C (LVT_OAI211HDV2)                    0.1051    0.0000     3.2827 r
  rvcore/exu/U402/ZN (LVT_OAI211HDV2)                   0.0997    0.0892     3.3720 f
  rvcore/exu/n187 (net)                         1                 0.0000     3.3720 f
  rvcore/exu/U403/A1 (LVT_NAND2HDV1)                    0.0997    0.0000     3.3720 f
  rvcore/exu/U403/ZN (LVT_NAND2HDV1)                    0.1160    0.0604     3.4324 r
  rvcore/exu/n189 (net)                         1                 0.0000     3.4324 r
  rvcore/exu/U405/A1 (LVT_NAND2HDV2)                    0.1160    0.0000     3.4324 r
  rvcore/exu/U405/ZN (LVT_NAND2HDV2)                    0.0743    0.0656     3.4980 f
  rvcore/exu/io_out_jump_pc[8] (net)            2                 0.0000     3.4980 f
  rvcore/exu/U1056/A1 (LVT_XNOR2HDV1)                   0.0743    0.0000     3.4980 f
  rvcore/exu/U1056/ZN (LVT_XNOR2HDV1)                   0.0636    0.1497     3.6477 r
  rvcore/exu/n758 (net)                         1                 0.0000     3.6477 r
  rvcore/exu/U1058/A2 (LVT_NAND4HDV1)                   0.0636    0.0000     3.6477 r
  rvcore/exu/U1058/ZN (LVT_NAND4HDV1)                   0.1179    0.0946     3.7424 f
  rvcore/exu/n780 (net)                         1                 0.0000     3.7424 f
  rvcore/exu/U1077/A1 (LVT_INAND3HDV2)                  0.1179    0.0000     3.7424 f
  rvcore/exu/U1077/ZN (LVT_INAND3HDV2)                  0.0899    0.1523     3.8947 f
  rvcore/exu/n786 (net)                         1                 0.0000     3.8947 f
  rvcore/exu/U1079/A1 (LVT_NOR2HDV2)                    0.0899    0.0000     3.8947 f
  rvcore/exu/U1079/ZN (LVT_NOR2HDV2)                    0.1036    0.0729     3.9676 r
  rvcore/exu/n845 (net)                         1                 0.0000     3.9676 r
  rvcore/exu/U1107/A1 (LVT_AND4HDV4)                    0.1036    0.0000     3.9676 r
  rvcore/exu/U1107/Z (LVT_AND4HDV4)                     0.0667    0.1579     4.1255 r
  rvcore/exu/n849 (net)                         1                 0.0000     4.1255 r
  rvcore/exu/U1109/B1 (LVT_IOA22HDV4)                   0.0667    0.0000     4.1255 r
  rvcore/exu/U1109/ZN (LVT_IOA22HDV4)                   0.1029    0.0776     4.2031 f
  rvcore/exu/io_out_jump_valid (net)            3                 0.0000     4.2031 f
  rvcore/exu/io_out_jump_valid (ysyx_210285_EX_0)                 0.0000     4.2031 f
  rvcore/exu_io_out_jump_valid (net)                              0.0000     4.2031 f
  rvcore/ifu/io_flush (ysyx_210285_IF_0)                          0.0000     4.2031 f
  rvcore/ifu/io_flush (net)                                       0.0000     4.2031 f
  rvcore/ifu/U308/A1 (LVT_NOR2HDV4)                     0.1029    0.0000     4.2031 f
  rvcore/ifu/U308/ZN (LVT_NOR2HDV4)                     0.0898    0.0701     4.2732 r
  rvcore/ifu/io_out_valid (net)                 2                 0.0000     4.2732 r
  rvcore/ifu/io_out_valid (ysyx_210285_IF_0)                      0.0000     4.2732 r
  rvcore/n_GEN_0 (net)                                            0.0000     4.2732 r
  rvcore/U19/I (LVT_INHDV2)                             0.0898    0.0000     4.2732 r
  rvcore/U19/ZN (LVT_INHDV2)                            0.0501    0.0462     4.3194 f
  rvcore/n21 (net)                              1                 0.0000     4.3194 f
  rvcore/U20/A1 (LVT_AOI21HDV4)                         0.0501    0.0000     4.3194 f
  rvcore/U20/ZN (LVT_AOI21HDV4)                         0.1316    0.0821     4.4015 r
  rvcore/ifu_io_in_next_pc_valid (net)          1                 0.0000     4.4015 r
  rvcore/ifu/io_in_next_pc_valid (ysyx_210285_IF_0)               0.0000     4.4015 r
  rvcore/ifu/io_in_next_pc_valid (net)                            0.0000     4.4015 r
  rvcore/ifu/U110/I (LVT_INHDV4)                        0.1316    0.0000     4.4015 r
  rvcore/ifu/U110/ZN (LVT_INHDV4)                       0.0546    0.0476     4.4491 f
  rvcore/ifu/n5 (net)                           1                 0.0000     4.4491 f
  rvcore/ifu/U61/I (LVT_BUFHDV16)                       0.0546    0.0000     4.4491 f
  rvcore/ifu/U61/Z (LVT_BUFHDV16)                       0.0729    0.1138     4.5630 f
  rvcore/ifu/n3 (net)                           5                 0.0000     4.5630 f
  rvcore/ifu/U113/I (LVT_INHDV16)                       0.0729    0.0000     4.5630 f
  rvcore/ifu/U113/ZN (LVT_INHDV16)                      0.1198    0.0886     4.6516 r
  rvcore/ifu/n438 (net)                        20                 0.0000     4.6516 r
  rvcore/ifu/U101/S (LVT_MUX2NHDV2)                     0.1198    0.0000     4.6516 r
  rvcore/ifu/U101/ZN (LVT_MUX2NHDV2)                    0.1789    0.1105     4.7621 r
  rvcore/ifu/n432 (net)                         3                 0.0000     4.7621 r
  rvcore/ifu/U49/A1 (LVT_XNOR2HDV1)                     0.1789    0.0000     4.7621 r
  rvcore/ifu/U49/ZN (LVT_XNOR2HDV1)                     0.0735    0.1485     4.9105 r
  rvcore/ifu/n37 (net)                          1                 0.0000     4.9105 r
  rvcore/ifu/U247/A4 (LVT_NAND4HDV2)                    0.0735    0.0000     4.9105 r
  rvcore/ifu/U247/ZN (LVT_NAND4HDV2)                    0.1221    0.1102     5.0207 f
  rvcore/ifu/n41 (net)                          1                 0.0000     5.0207 f
  rvcore/ifu/U248/A2 (LVT_NOR2HDV2)                     0.1221    0.0000     5.0207 f
  rvcore/ifu/U248/ZN (LVT_NOR2HDV2)                     0.0991    0.0787     5.0994 r
  rvcore/ifu/n55 (net)                          1                 0.0000     5.0994 r
  rvcore/ifu/U262/A3 (LVT_NAND4HDV1)                    0.0991    0.0000     5.0994 r
  rvcore/ifu/U262/ZN (LVT_NAND4HDV1)                    0.1940    0.1511     5.2505 f
  rvcore/ifu/n103 (net)                         1                 0.0000     5.2505 f
  rvcore/ifu/U306/A1 (LVT_NOR2HDV4)                     0.1940    0.0000     5.2505 f
  rvcore/ifu/U306/ZN (LVT_NOR2HDV4)                     0.1238    0.1019     5.3524 r
  rvcore/ifu/n141 (net)                         2                 0.0000     5.3524 r
  rvcore/ifu/U307/A1 (LVT_NOR2HDV4)                     0.1238    0.0000     5.3524 r
  rvcore/ifu/U307/ZN (LVT_NOR2HDV4)                     0.0769    0.0512     5.4036 f
  rvcore/ifu/io_axi_ar_valid (net)              4                 0.0000     5.4036 f
  rvcore/ifu/io_axi_ar_valid (ysyx_210285_IF_0)                   0.0000     5.4036 f
  rvcore/ifu_io_axi_ar_valid (net)                                0.0000     5.4036 f
  rvcore/axi_arbiter/io_masterPort_1_ar_valid (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.4036 f
  rvcore/axi_arbiter/io_masterPort_1_ar_valid (net)               0.0000     5.4036 f
  rvcore/axi_arbiter/U108/A1 (LVT_OAI21HDV4)            0.0769    0.0000     5.4036 f
  rvcore/axi_arbiter/U108/ZN (LVT_OAI21HDV4)            0.1637    0.1004     5.5039 r
  rvcore/axi_arbiter/n34 (net)                  2                 0.0000     5.5039 r
  rvcore/axi_arbiter/U66/A1 (LVT_NOR2HDV4)              0.1637    0.0000     5.5039 r
  rvcore/axi_arbiter/U66/ZN (LVT_NOR2HDV4)              0.0819    0.0473     5.5512 f
  rvcore/axi_arbiter/io_slavePort_1_ar_valid (net)
                                                2                 0.0000     5.5512 f
  rvcore/axi_arbiter/io_slavePort_1_ar_valid (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.5512 f
  rvcore/axi_arbiter_io_slavePort_1_ar_valid (net)                0.0000     5.5512 f
  rvcore/clint/io_axi_ar_valid (ysyx_210285_Clint_0)              0.0000     5.5512 f
  rvcore/clint/io_axi_ar_valid (net)                              0.0000     5.5512 f
  rvcore/clint/U124/A1 (LVT_NAND2HDV4)                  0.0819    0.0000     5.5512 f
  rvcore/clint/U124/ZN (LVT_NAND2HDV4)                  0.0669    0.0556     5.6068 r
  rvcore/clint/io_axi_ar_ready_BAR (net)        2                 0.0000     5.6068 r
  rvcore/clint/io_axi_ar_ready_BAR (ysyx_210285_Clint_0)          0.0000     5.6068 r
  rvcore/clint_io_axi_ar_ready (net)                              0.0000     5.6068 r
  rvcore/axi_arbiter/io_slavePort_1_ar_ready_BAR (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.6068 r
  rvcore/axi_arbiter/io_slavePort_1_ar_ready_BAR (net)            0.0000     5.6068 r
  rvcore/axi_arbiter/U6/I (LVT_INHDV4)                  0.0669    0.0000     5.6068 r
  rvcore/axi_arbiter/U6/ZN (LVT_INHDV4)                 0.0319    0.0311     5.6379 f
  rvcore/axi_arbiter/n2 (net)                   1                 0.0000     5.6379 f
  rvcore/axi_arbiter/U105/I1 (LVT_MUX2NHDV4)            0.0319    0.0000     5.6379 f
  rvcore/axi_arbiter/U105/ZN (LVT_MUX2NHDV4)            0.1485    0.0693     5.7071 r
  rvcore/axi_arbiter/n92 (net)                  2                 0.0000     5.7071 r
  rvcore/axi_arbiter/U4/A1 (LVT_NOR2HDV2)               0.1485    0.0000     5.7071 r
  rvcore/axi_arbiter/U4/ZN (LVT_NOR2HDV2)               0.0555    0.0456     5.7527 f
  rvcore/axi_arbiter/io_masterPort_0_ar_ready (net)
                                                1                 0.0000     5.7527 f
  rvcore/axi_arbiter/io_masterPort_0_ar_ready (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.7527 f
  rvcore/axi_arbiter_io_masterPort_0_ar_ready (net)               0.0000     5.7527 f
  rvcore/ex_wb/io_axi_ar_ready (ysyx_210285_EX_WB_0)              0.0000     5.7527 f
  rvcore/ex_wb/io_axi_ar_ready (net)                              0.0000     5.7527 f
  rvcore/ex_wb/U6/A1 (LVT_NAND2HDV2)                    0.0555    0.0000     5.7527 f
  rvcore/ex_wb/U6/ZN (LVT_NAND2HDV2)                    0.0609    0.0425     5.7952 r
  rvcore/ex_wb/n10 (net)                        1                 0.0000     5.7952 r
  rvcore/ex_wb/U11/A1 (LVT_NAND2HDV2)                   0.0609    0.0000     5.7952 r
  rvcore/ex_wb/U11/ZN (LVT_NAND2HDV2)                   0.0632    0.0465     5.8416 f
  rvcore/ex_wb/n12 (net)                        1                 0.0000     5.8416 f
  rvcore/ex_wb/U80/A1 (LVT_NAND2HDV2)                   0.0632    0.0000     5.8416 f
  rvcore/ex_wb/U80/ZN (LVT_NAND2HDV2)                   0.0570    0.0444     5.8860 r
  rvcore/ex_wb/n14 (net)                        1                 0.0000     5.8860 r
  rvcore/ex_wb/U10/A1 (LVT_NAND2HDV2)                   0.0570    0.0000     5.8860 r
  rvcore/ex_wb/U10/ZN (LVT_NAND2HDV2)                   0.0929    0.0582     5.9443 f
  rvcore/ex_wb/n20 (net)                        1                 0.0000     5.9443 f
  rvcore/ex_wb/U102/A1 (LVT_AOI21HDV4)                  0.0929    0.0000     5.9443 f
  rvcore/ex_wb/U102/ZN (LVT_AOI21HDV4)                  0.1657    0.1124     6.0567 r
  rvcore/ex_wb/n246 (net)                       4                 0.0000     6.0567 r
  rvcore/ex_wb/U106/A1 (LVT_NOR2HDV4)                   0.1657    0.0000     6.0567 r
  rvcore/ex_wb/U106/ZN (LVT_NOR2HDV4)                   0.0715    0.0483     6.1050 f
  rvcore/ex_wb/n240 (net)                       2                 0.0000     6.1050 f
  rvcore/ex_wb/U413/I (LVT_INHDV3)                      0.0715    0.0000     6.1050 f
  rvcore/ex_wb/U413/ZN (LVT_INHDV3)                     0.0556    0.0498     6.1548 r
  rvcore/ex_wb/n247 (net)                       2                 0.0000     6.1548 r
  rvcore/ex_wb/U416/B1 (LVT_IOA22HDV2)                  0.0556    0.0000     6.1548 r
  rvcore/ex_wb/U416/ZN (LVT_IOA22HDV2)                  0.0920    0.0524     6.2072 f
  rvcore/ex_wb/n484 (net)                       1                 0.0000     6.2072 f
  rvcore/ex_wb/state_reg_2_/D (LVT_DQHDV2)              0.0920    0.0000     6.2072 f
  data arrival time                                                          6.2072
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcore/ex_wb/state_reg_2_/CK (LVT_DQHDV2)                       0.0000     6.3500 r
  library setup time                                             -0.1426     6.2074
  data required time                                                         6.2074
  ------------------------------------------------------------------------------------
  data required time                                                         6.2074
  data arrival time                                                         -6.2072
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
  Startpoint: rvcore/ex_wb/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcore/ex_wb/state_reg_1_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcore/ex_wb/state_reg_2_/CK (LVT_DQHDV2)             0.0000    0.0000     0.0000 r
  rvcore/ex_wb/state_reg_2_/Q (LVT_DQHDV2)              0.0993    0.2501     0.2501 f
  rvcore/ex_wb/state[2] (net)                   2                 0.0000     0.2501 f
  rvcore/ex_wb/U86/I (LVT_INHDV4)                       0.0993    0.0000     0.2501 f
  rvcore/ex_wb/U86/ZN (LVT_INHDV4)                      0.0725    0.0606     0.3107 r
  rvcore/ex_wb/n243 (net)                       4                 0.0000     0.3107 r
  rvcore/ex_wb/U87/A1 (LVT_NAND2HDV4)                   0.0725    0.0000     0.3107 r
  rvcore/ex_wb/U87/ZN (LVT_NAND2HDV4)                   0.0784    0.0654     0.3761 f
  rvcore/ex_wb/n8 (net)                         2                 0.0000     0.3761 f
  rvcore/ex_wb/U89/A1 (LVT_NOR2HDV8)                    0.0784    0.0000     0.3761 f
  rvcore/ex_wb/U89/ZN (LVT_NOR2HDV8)                    0.1312    0.0911     0.4672 r
  rvcore/ex_wb/io_out_valid (net)              10                 0.0000     0.4672 r
  rvcore/ex_wb/U412/A1 (LVT_AND2HDV4)                   0.1312    0.0000     0.4672 r
  rvcore/ex_wb/U412/Z (LVT_AND2HDV4)                    0.0638    0.1201     0.5873 r
  rvcore/ex_wb/io_out_wb_rd[4] (net)            3                 0.0000     0.5873 r
  rvcore/ex_wb/io_out_wb_rd[4] (ysyx_210285_EX_WB_0)              0.0000     0.5873 r
  rvcore/ex_wb_io_out_wb_rd[4] (net)                              0.0000     0.5873 r
  rvcore/exu/io_forward_0_rd[4] (ysyx_210285_EX_0)                0.0000     0.5873 r
  rvcore/exu/io_forward_0_rd[4] (net)                             0.0000     0.5873 r
  rvcore/exu/U189/A1 (LVT_XNOR2HDV4)                    0.0638    0.0000     0.5873 r
  rvcore/exu/U189/ZN (LVT_XNOR2HDV4)                    0.0601    0.1366     0.7239 f
  rvcore/exu/n15 (net)                          1                 0.0000     0.7239 f
  rvcore/exu/U192/A2 (LVT_NOR3HDV4)                     0.0601    0.0000     0.7239 f
  rvcore/exu/U192/ZN (LVT_NOR3HDV4)                     0.1737    0.1230     0.8468 r
  rvcore/exu/n17 (net)                          1                 0.0000     0.8468 r
  rvcore/exu/U193/A2 (LVT_NAND2HDV4)                    0.1737    0.0000     0.8468 r
  rvcore/exu/U193/ZN (LVT_NAND2HDV4)                    0.1171    0.0994     0.9463 f
  rvcore/exu/n19 (net)                          2                 0.0000     0.9463 f
  rvcore/exu/U194/I (LVT_BUFHDV16)                      0.1171    0.0000     0.9463 f
  rvcore/exu/U194/Z (LVT_BUFHDV16)                      0.0743    0.1302     1.0764 f
  rvcore/exu/n870 (net)                        26                 0.0000     1.0764 f
  rvcore/exu/U349/S (LVT_MUX2HDV4)                      0.0743    0.0000     1.0764 f
  rvcore/exu/U349/Z (LVT_MUX2HDV4)                      0.0509    0.1337     1.2101 r
  rvcore/exu/io_out_mem_wdata[1] (net)          2                 0.0000     1.2101 r
  rvcore/exu/U1209/A1 (LVT_NAND2HDV2)                   0.0509    0.0000     1.2101 r
  rvcore/exu/U1209/ZN (LVT_NAND2HDV2)                   0.1315    0.0577     1.2678 f
  rvcore/exu/n860 (net)                         1                 0.0000     1.2678 f
  rvcore/exu/U1210/B (LVT_OAI21HDV4)                    0.1315    0.0000     1.2678 f
  rvcore/exu/U1210/ZN (LVT_OAI21HDV4)                   0.4097    0.1384     1.4062 r
  rvcore/exu/alu_io_in_op2[1] (net)            16                 0.0000     1.4062 r
  rvcore/exu/alu/io_in_op2[1] (ysyx_210285_Alu_0)                 0.0000     1.4062 r
  rvcore/exu/alu/io_in_op2[1] (net)                               0.0000     1.4062 r
  rvcore/exu/alu/U300/A2 (LVT_NAND2HDV2)                0.4097    0.0000     1.4062 r
  rvcore/exu/alu/U300/ZN (LVT_NAND2HDV2)                0.1330    0.1045     1.5107 f
  rvcore/exu/alu/n233 (net)                     2                 0.0000     1.5107 f
  rvcore/exu/alu/U119/I (LVT_INHDV4)                    0.1330    0.0000     1.5107 f
  rvcore/exu/alu/U119/ZN (LVT_INHDV4)                   0.1439    0.1130     1.6237 r
  rvcore/exu/alu/n121 (net)                    13                 0.0000     1.6237 r
  rvcore/exu/alu/U141/I (LVT_BUFHDV2)                   0.1439    0.0000     1.6237 r
  rvcore/exu/alu/U141/Z (LVT_BUFHDV2)                   0.2233    0.2014     1.8250 r
  rvcore/exu/alu/n589 (net)                    12                 0.0000     1.8250 r
  rvcore/exu/alu/U1095/A1 (LVT_NAND2HDV1)               0.2233    0.0000     1.8250 r
  rvcore/exu/alu/U1095/ZN (LVT_NAND2HDV1)               0.1099    0.0917     1.9167 f
  rvcore/exu/alu/n2649 (net)                    2                 0.0000     1.9167 f
  rvcore/exu/alu/U1100/A1 (LVT_NAND4HDV1)               0.1099    0.0000     1.9167 f
  rvcore/exu/alu/U1100/ZN (LVT_NAND4HDV1)               0.1667    0.1087     2.0254 r
  rvcore/exu/alu/n1543 (net)                    4                 0.0000     2.0254 r
  rvcore/exu/alu/U1545/A1 (LVT_AOI22HDV1)               0.1667    0.0000     2.0254 r
  rvcore/exu/alu/U1545/ZN (LVT_AOI22HDV1)               0.1675    0.1028     2.1281 f
  rvcore/exu/alu/n904 (net)                     1                 0.0000     2.1281 f
  rvcore/exu/alu/U1546/A2 (LVT_NAND2HDV1)               0.1675    0.0000     2.1281 f
  rvcore/exu/alu/U1546/ZN (LVT_NAND2HDV1)               0.1307    0.1107     2.2389 r
  rvcore/exu/alu/n2343 (net)                    3                 0.0000     2.2389 r
  rvcore/exu/alu/U36/A1 (LVT_OAI22HDV2)                 0.1307    0.0000     2.2389 r
  rvcore/exu/alu/U36/ZN (LVT_OAI22HDV2)                 0.1725    0.0872     2.3260 f
  rvcore/exu/alu/n927 (net)                     2                 0.0000     2.3260 f
  rvcore/exu/alu/U35/B (LVT_AOI21HDV2)                  0.1725    0.0000     2.3260 f
  rvcore/exu/alu/U35/ZN (LVT_AOI21HDV2)                 0.1544    0.1224     2.4484 r
  rvcore/exu/alu/n2356 (net)                    2                 0.0000     2.4484 r
  rvcore/exu/alu/U1561/A1 (LVT_NOR2HDV1)                0.1544    0.0000     2.4484 r
  rvcore/exu/alu/U1561/ZN (LVT_NOR2HDV1)                0.1125    0.0515     2.4999 f
  rvcore/exu/alu/n926 (net)                     1                 0.0000     2.4999 f
  rvcore/exu/alu/U34/C (LVT_AOI211HDV2)                 0.1125    0.0000     2.4999 f
  rvcore/exu/alu/U34/ZN (LVT_AOI211HDV2)                0.2521    0.1569     2.6569 r
  rvcore/exu/alu/n943 (net)                     2                 0.0000     2.6569 r
  rvcore/exu/alu/U1562/B (LVT_AOI21HDV1)                0.2521    0.0000     2.6569 r
  rvcore/exu/alu/U1562/ZN (LVT_AOI21HDV1)               0.1160    0.0551     2.7120 f
  rvcore/exu/alu/n930 (net)                     1                 0.0000     2.7120 f
  rvcore/exu/alu/U1563/C (LVT_AOI211HDV1)               0.1160    0.0000     2.7120 f
  rvcore/exu/alu/U1563/ZN (LVT_AOI211HDV1)              0.2043    0.1315     2.8435 r
  rvcore/exu/alu/n935 (net)                     1                 0.0000     2.8435 r
  rvcore/exu/alu/U1566/A1 (LVT_INAND3HDV1)              0.2043    0.0000     2.8435 r
  rvcore/exu/alu/U1566/ZN (LVT_INAND3HDV1)              0.1022    0.1257     2.9692 r
  rvcore/exu/alu/n942 (net)                     1                 0.0000     2.9692 r
  rvcore/exu/alu/U1571/B (LVT_OAI211HDV1)               0.1022    0.0000     2.9692 r
  rvcore/exu/alu/U1571/ZN (LVT_OAI211HDV1)              0.1388    0.1003     3.0695 f
  rvcore/exu/alu/n944 (net)                     1                 0.0000     3.0695 f
  rvcore/exu/alu/U1572/B (LVT_AO21HDV4)                 0.1388    0.0000     3.0695 f
  rvcore/exu/alu/U1572/Z (LVT_AO21HDV4)                 0.0559    0.1623     3.2318 f
  rvcore/exu/alu/io_out[8] (net)                3                 0.0000     3.2318 f
  rvcore/exu/alu/io_out[8] (ysyx_210285_Alu_0)                    0.0000     3.2318 f
  rvcore/exu/io_out_mem_addr[8] (net)                             0.0000     3.2318 f
  rvcore/exu/U401/A1 (LVT_NAND2HDV1)                    0.0559    0.0000     3.2318 f
  rvcore/exu/U401/ZN (LVT_NAND2HDV1)                    0.1051    0.0509     3.2827 r
  rvcore/exu/n184 (net)                         1                 0.0000     3.2827 r
  rvcore/exu/U402/C (LVT_OAI211HDV2)                    0.1051    0.0000     3.2827 r
  rvcore/exu/U402/ZN (LVT_OAI211HDV2)                   0.0997    0.0892     3.3720 f
  rvcore/exu/n187 (net)                         1                 0.0000     3.3720 f
  rvcore/exu/U403/A1 (LVT_NAND2HDV1)                    0.0997    0.0000     3.3720 f
  rvcore/exu/U403/ZN (LVT_NAND2HDV1)                    0.1160    0.0604     3.4324 r
  rvcore/exu/n189 (net)                         1                 0.0000     3.4324 r
  rvcore/exu/U405/A1 (LVT_NAND2HDV2)                    0.1160    0.0000     3.4324 r
  rvcore/exu/U405/ZN (LVT_NAND2HDV2)                    0.0743    0.0656     3.4980 f
  rvcore/exu/io_out_jump_pc[8] (net)            2                 0.0000     3.4980 f
  rvcore/exu/U1056/A1 (LVT_XNOR2HDV1)                   0.0743    0.0000     3.4980 f
  rvcore/exu/U1056/ZN (LVT_XNOR2HDV1)                   0.0636    0.1497     3.6477 r
  rvcore/exu/n758 (net)                         1                 0.0000     3.6477 r
  rvcore/exu/U1058/A2 (LVT_NAND4HDV1)                   0.0636    0.0000     3.6477 r
  rvcore/exu/U1058/ZN (LVT_NAND4HDV1)                   0.1179    0.0946     3.7424 f
  rvcore/exu/n780 (net)                         1                 0.0000     3.7424 f
  rvcore/exu/U1077/A1 (LVT_INAND3HDV2)                  0.1179    0.0000     3.7424 f
  rvcore/exu/U1077/ZN (LVT_INAND3HDV2)                  0.0899    0.1523     3.8947 f
  rvcore/exu/n786 (net)                         1                 0.0000     3.8947 f
  rvcore/exu/U1079/A1 (LVT_NOR2HDV2)                    0.0899    0.0000     3.8947 f
  rvcore/exu/U1079/ZN (LVT_NOR2HDV2)                    0.1036    0.0729     3.9676 r
  rvcore/exu/n845 (net)                         1                 0.0000     3.9676 r
  rvcore/exu/U1107/A1 (LVT_AND4HDV4)                    0.1036    0.0000     3.9676 r
  rvcore/exu/U1107/Z (LVT_AND4HDV4)                     0.0667    0.1579     4.1255 r
  rvcore/exu/n849 (net)                         1                 0.0000     4.1255 r
  rvcore/exu/U1109/B1 (LVT_IOA22HDV4)                   0.0667    0.0000     4.1255 r
  rvcore/exu/U1109/ZN (LVT_IOA22HDV4)                   0.1029    0.0776     4.2031 f
  rvcore/exu/io_out_jump_valid (net)            3                 0.0000     4.2031 f
  rvcore/exu/io_out_jump_valid (ysyx_210285_EX_0)                 0.0000     4.2031 f
  rvcore/exu_io_out_jump_valid (net)                              0.0000     4.2031 f
  rvcore/ifu/io_flush (ysyx_210285_IF_0)                          0.0000     4.2031 f
  rvcore/ifu/io_flush (net)                                       0.0000     4.2031 f
  rvcore/ifu/U308/A1 (LVT_NOR2HDV4)                     0.1029    0.0000     4.2031 f
  rvcore/ifu/U308/ZN (LVT_NOR2HDV4)                     0.0898    0.0701     4.2732 r
  rvcore/ifu/io_out_valid (net)                 2                 0.0000     4.2732 r
  rvcore/ifu/io_out_valid (ysyx_210285_IF_0)                      0.0000     4.2732 r
  rvcore/n_GEN_0 (net)                                            0.0000     4.2732 r
  rvcore/U19/I (LVT_INHDV2)                             0.0898    0.0000     4.2732 r
  rvcore/U19/ZN (LVT_INHDV2)                            0.0501    0.0462     4.3194 f
  rvcore/n21 (net)                              1                 0.0000     4.3194 f
  rvcore/U20/A1 (LVT_AOI21HDV4)                         0.0501    0.0000     4.3194 f
  rvcore/U20/ZN (LVT_AOI21HDV4)                         0.1316    0.0821     4.4015 r
  rvcore/ifu_io_in_next_pc_valid (net)          1                 0.0000     4.4015 r
  rvcore/ifu/io_in_next_pc_valid (ysyx_210285_IF_0)               0.0000     4.4015 r
  rvcore/ifu/io_in_next_pc_valid (net)                            0.0000     4.4015 r
  rvcore/ifu/U110/I (LVT_INHDV4)                        0.1316    0.0000     4.4015 r
  rvcore/ifu/U110/ZN (LVT_INHDV4)                       0.0546    0.0476     4.4491 f
  rvcore/ifu/n5 (net)                           1                 0.0000     4.4491 f
  rvcore/ifu/U61/I (LVT_BUFHDV16)                       0.0546    0.0000     4.4491 f
  rvcore/ifu/U61/Z (LVT_BUFHDV16)                       0.0729    0.1138     4.5630 f
  rvcore/ifu/n3 (net)                           5                 0.0000     4.5630 f
  rvcore/ifu/U113/I (LVT_INHDV16)                       0.0729    0.0000     4.5630 f
  rvcore/ifu/U113/ZN (LVT_INHDV16)                      0.1198    0.0886     4.6516 r
  rvcore/ifu/n438 (net)                        20                 0.0000     4.6516 r
  rvcore/ifu/U101/S (LVT_MUX2NHDV2)                     0.1198    0.0000     4.6516 r
  rvcore/ifu/U101/ZN (LVT_MUX2NHDV2)                    0.1789    0.1105     4.7621 r
  rvcore/ifu/n432 (net)                         3                 0.0000     4.7621 r
  rvcore/ifu/U49/A1 (LVT_XNOR2HDV1)                     0.1789    0.0000     4.7621 r
  rvcore/ifu/U49/ZN (LVT_XNOR2HDV1)                     0.0735    0.1485     4.9105 r
  rvcore/ifu/n37 (net)                          1                 0.0000     4.9105 r
  rvcore/ifu/U247/A4 (LVT_NAND4HDV2)                    0.0735    0.0000     4.9105 r
  rvcore/ifu/U247/ZN (LVT_NAND4HDV2)                    0.1221    0.1102     5.0207 f
  rvcore/ifu/n41 (net)                          1                 0.0000     5.0207 f
  rvcore/ifu/U248/A2 (LVT_NOR2HDV2)                     0.1221    0.0000     5.0207 f
  rvcore/ifu/U248/ZN (LVT_NOR2HDV2)                     0.0991    0.0787     5.0994 r
  rvcore/ifu/n55 (net)                          1                 0.0000     5.0994 r
  rvcore/ifu/U262/A3 (LVT_NAND4HDV1)                    0.0991    0.0000     5.0994 r
  rvcore/ifu/U262/ZN (LVT_NAND4HDV1)                    0.1940    0.1511     5.2505 f
  rvcore/ifu/n103 (net)                         1                 0.0000     5.2505 f
  rvcore/ifu/U306/A1 (LVT_NOR2HDV4)                     0.1940    0.0000     5.2505 f
  rvcore/ifu/U306/ZN (LVT_NOR2HDV4)                     0.1238    0.1019     5.3524 r
  rvcore/ifu/n141 (net)                         2                 0.0000     5.3524 r
  rvcore/ifu/U307/A1 (LVT_NOR2HDV4)                     0.1238    0.0000     5.3524 r
  rvcore/ifu/U307/ZN (LVT_NOR2HDV4)                     0.0769    0.0512     5.4036 f
  rvcore/ifu/io_axi_ar_valid (net)              4                 0.0000     5.4036 f
  rvcore/ifu/io_axi_ar_valid (ysyx_210285_IF_0)                   0.0000     5.4036 f
  rvcore/ifu_io_axi_ar_valid (net)                                0.0000     5.4036 f
  rvcore/axi_arbiter/io_masterPort_1_ar_valid (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.4036 f
  rvcore/axi_arbiter/io_masterPort_1_ar_valid (net)               0.0000     5.4036 f
  rvcore/axi_arbiter/U108/A1 (LVT_OAI21HDV4)            0.0769    0.0000     5.4036 f
  rvcore/axi_arbiter/U108/ZN (LVT_OAI21HDV4)            0.1637    0.1004     5.5039 r
  rvcore/axi_arbiter/n34 (net)                  2                 0.0000     5.5039 r
  rvcore/axi_arbiter/U66/A1 (LVT_NOR2HDV4)              0.1637    0.0000     5.5039 r
  rvcore/axi_arbiter/U66/ZN (LVT_NOR2HDV4)              0.0819    0.0473     5.5512 f
  rvcore/axi_arbiter/io_slavePort_1_ar_valid (net)
                                                2                 0.0000     5.5512 f
  rvcore/axi_arbiter/io_slavePort_1_ar_valid (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.5512 f
  rvcore/axi_arbiter_io_slavePort_1_ar_valid (net)                0.0000     5.5512 f
  rvcore/clint/io_axi_ar_valid (ysyx_210285_Clint_0)              0.0000     5.5512 f
  rvcore/clint/io_axi_ar_valid (net)                              0.0000     5.5512 f
  rvcore/clint/U124/A1 (LVT_NAND2HDV4)                  0.0819    0.0000     5.5512 f
  rvcore/clint/U124/ZN (LVT_NAND2HDV4)                  0.0669    0.0556     5.6068 r
  rvcore/clint/io_axi_ar_ready_BAR (net)        2                 0.0000     5.6068 r
  rvcore/clint/io_axi_ar_ready_BAR (ysyx_210285_Clint_0)          0.0000     5.6068 r
  rvcore/clint_io_axi_ar_ready (net)                              0.0000     5.6068 r
  rvcore/axi_arbiter/io_slavePort_1_ar_ready_BAR (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.6068 r
  rvcore/axi_arbiter/io_slavePort_1_ar_ready_BAR (net)            0.0000     5.6068 r
  rvcore/axi_arbiter/U6/I (LVT_INHDV4)                  0.0669    0.0000     5.6068 r
  rvcore/axi_arbiter/U6/ZN (LVT_INHDV4)                 0.0319    0.0311     5.6379 f
  rvcore/axi_arbiter/n2 (net)                   1                 0.0000     5.6379 f
  rvcore/axi_arbiter/U105/I1 (LVT_MUX2NHDV4)            0.0319    0.0000     5.6379 f
  rvcore/axi_arbiter/U105/ZN (LVT_MUX2NHDV4)            0.1485    0.0693     5.7071 r
  rvcore/axi_arbiter/n92 (net)                  2                 0.0000     5.7071 r
  rvcore/axi_arbiter/U4/A1 (LVT_NOR2HDV2)               0.1485    0.0000     5.7071 r
  rvcore/axi_arbiter/U4/ZN (LVT_NOR2HDV2)               0.0555    0.0456     5.7527 f
  rvcore/axi_arbiter/io_masterPort_0_ar_ready (net)
                                                1                 0.0000     5.7527 f
  rvcore/axi_arbiter/io_masterPort_0_ar_ready (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.7527 f
  rvcore/axi_arbiter_io_masterPort_0_ar_ready (net)               0.0000     5.7527 f
  rvcore/ex_wb/io_axi_ar_ready (ysyx_210285_EX_WB_0)              0.0000     5.7527 f
  rvcore/ex_wb/io_axi_ar_ready (net)                              0.0000     5.7527 f
  rvcore/ex_wb/U6/A1 (LVT_NAND2HDV2)                    0.0555    0.0000     5.7527 f
  rvcore/ex_wb/U6/ZN (LVT_NAND2HDV2)                    0.0609    0.0425     5.7952 r
  rvcore/ex_wb/n10 (net)                        1                 0.0000     5.7952 r
  rvcore/ex_wb/U11/A1 (LVT_NAND2HDV2)                   0.0609    0.0000     5.7952 r
  rvcore/ex_wb/U11/ZN (LVT_NAND2HDV2)                   0.0632    0.0465     5.8416 f
  rvcore/ex_wb/n12 (net)                        1                 0.0000     5.8416 f
  rvcore/ex_wb/U80/A1 (LVT_NAND2HDV2)                   0.0632    0.0000     5.8416 f
  rvcore/ex_wb/U80/ZN (LVT_NAND2HDV2)                   0.0570    0.0444     5.8860 r
  rvcore/ex_wb/n14 (net)                        1                 0.0000     5.8860 r
  rvcore/ex_wb/U10/A1 (LVT_NAND2HDV2)                   0.0570    0.0000     5.8860 r
  rvcore/ex_wb/U10/ZN (LVT_NAND2HDV2)                   0.0929    0.0582     5.9443 f
  rvcore/ex_wb/n20 (net)                        1                 0.0000     5.9443 f
  rvcore/ex_wb/U102/A1 (LVT_AOI21HDV4)                  0.0929    0.0000     5.9443 f
  rvcore/ex_wb/U102/ZN (LVT_AOI21HDV4)                  0.1657    0.1124     6.0567 r
  rvcore/ex_wb/n246 (net)                       4                 0.0000     6.0567 r
  rvcore/ex_wb/U106/A1 (LVT_NOR2HDV4)                   0.1657    0.0000     6.0567 r
  rvcore/ex_wb/U106/ZN (LVT_NOR2HDV4)                   0.0715    0.0483     6.1050 f
  rvcore/ex_wb/n240 (net)                       2                 0.0000     6.1050 f
  rvcore/ex_wb/U72/B (LVT_OAI21HDV2)                    0.0715    0.0000     6.1050 f
  rvcore/ex_wb/U72/ZN (LVT_OAI21HDV2)                   0.1241    0.0479     6.1529 r
  rvcore/ex_wb/n23 (net)                        1                 0.0000     6.1529 r
  rvcore/ex_wb/U107/B (LVT_IOA21HDV1)                   0.1241    0.0000     6.1529 r
  rvcore/ex_wb/U107/ZN (LVT_IOA21HDV1)                  0.0663    0.0567     6.2097 f
  rvcore/ex_wb/n483 (net)                       1                 0.0000     6.2097 f
  rvcore/ex_wb/state_reg_1_/D (LVT_DQHDV2)              0.0663    0.0000     6.2097 f
  data arrival time                                                          6.2097
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcore/ex_wb/state_reg_1_/CK (LVT_DQHDV2)                       0.0000     6.3500 r
  library setup time                                             -0.1383     6.2117
  data required time                                                         6.2117
  ------------------------------------------------------------------------------------
  data required time                                                         6.2117
  data arrival time                                                         -6.2097
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0020
  Startpoint: rvcore/ex_wb/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcore/ex_wb/state_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcore/ex_wb/state_reg_2_/CK (LVT_DQHDV2)             0.0000    0.0000     0.0000 r
  rvcore/ex_wb/state_reg_2_/Q (LVT_DQHDV2)              0.0993    0.2501     0.2501 f
  rvcore/ex_wb/state[2] (net)                   2                 0.0000     0.2501 f
  rvcore/ex_wb/U86/I (LVT_INHDV4)                       0.0993    0.0000     0.2501 f
  rvcore/ex_wb/U86/ZN (LVT_INHDV4)                      0.0725    0.0606     0.3107 r
  rvcore/ex_wb/n243 (net)                       4                 0.0000     0.3107 r
  rvcore/ex_wb/U87/A1 (LVT_NAND2HDV4)                   0.0725    0.0000     0.3107 r
  rvcore/ex_wb/U87/ZN (LVT_NAND2HDV4)                   0.0784    0.0654     0.3761 f
  rvcore/ex_wb/n8 (net)                         2                 0.0000     0.3761 f
  rvcore/ex_wb/U89/A1 (LVT_NOR2HDV8)                    0.0784    0.0000     0.3761 f
  rvcore/ex_wb/U89/ZN (LVT_NOR2HDV8)                    0.1312    0.0911     0.4672 r
  rvcore/ex_wb/io_out_valid (net)              10                 0.0000     0.4672 r
  rvcore/ex_wb/U412/A1 (LVT_AND2HDV4)                   0.1312    0.0000     0.4672 r
  rvcore/ex_wb/U412/Z (LVT_AND2HDV4)                    0.0638    0.1201     0.5873 r
  rvcore/ex_wb/io_out_wb_rd[4] (net)            3                 0.0000     0.5873 r
  rvcore/ex_wb/io_out_wb_rd[4] (ysyx_210285_EX_WB_0)              0.0000     0.5873 r
  rvcore/ex_wb_io_out_wb_rd[4] (net)                              0.0000     0.5873 r
  rvcore/exu/io_forward_0_rd[4] (ysyx_210285_EX_0)                0.0000     0.5873 r
  rvcore/exu/io_forward_0_rd[4] (net)                             0.0000     0.5873 r
  rvcore/exu/U189/A1 (LVT_XNOR2HDV4)                    0.0638    0.0000     0.5873 r
  rvcore/exu/U189/ZN (LVT_XNOR2HDV4)                    0.0601    0.1366     0.7239 f
  rvcore/exu/n15 (net)                          1                 0.0000     0.7239 f
  rvcore/exu/U192/A2 (LVT_NOR3HDV4)                     0.0601    0.0000     0.7239 f
  rvcore/exu/U192/ZN (LVT_NOR3HDV4)                     0.1737    0.1230     0.8468 r
  rvcore/exu/n17 (net)                          1                 0.0000     0.8468 r
  rvcore/exu/U193/A2 (LVT_NAND2HDV4)                    0.1737    0.0000     0.8468 r
  rvcore/exu/U193/ZN (LVT_NAND2HDV4)                    0.1171    0.0994     0.9463 f
  rvcore/exu/n19 (net)                          2                 0.0000     0.9463 f
  rvcore/exu/U194/I (LVT_BUFHDV16)                      0.1171    0.0000     0.9463 f
  rvcore/exu/U194/Z (LVT_BUFHDV16)                      0.0743    0.1302     1.0764 f
  rvcore/exu/n870 (net)                        26                 0.0000     1.0764 f
  rvcore/exu/U349/S (LVT_MUX2HDV4)                      0.0743    0.0000     1.0764 f
  rvcore/exu/U349/Z (LVT_MUX2HDV4)                      0.0509    0.1337     1.2101 r
  rvcore/exu/io_out_mem_wdata[1] (net)          2                 0.0000     1.2101 r
  rvcore/exu/U1209/A1 (LVT_NAND2HDV2)                   0.0509    0.0000     1.2101 r
  rvcore/exu/U1209/ZN (LVT_NAND2HDV2)                   0.1315    0.0577     1.2678 f
  rvcore/exu/n860 (net)                         1                 0.0000     1.2678 f
  rvcore/exu/U1210/B (LVT_OAI21HDV4)                    0.1315    0.0000     1.2678 f
  rvcore/exu/U1210/ZN (LVT_OAI21HDV4)                   0.4097    0.1384     1.4062 r
  rvcore/exu/alu_io_in_op2[1] (net)            16                 0.0000     1.4062 r
  rvcore/exu/alu/io_in_op2[1] (ysyx_210285_Alu_0)                 0.0000     1.4062 r
  rvcore/exu/alu/io_in_op2[1] (net)                               0.0000     1.4062 r
  rvcore/exu/alu/U300/A2 (LVT_NAND2HDV2)                0.4097    0.0000     1.4062 r
  rvcore/exu/alu/U300/ZN (LVT_NAND2HDV2)                0.1330    0.1045     1.5107 f
  rvcore/exu/alu/n233 (net)                     2                 0.0000     1.5107 f
  rvcore/exu/alu/U119/I (LVT_INHDV4)                    0.1330    0.0000     1.5107 f
  rvcore/exu/alu/U119/ZN (LVT_INHDV4)                   0.1439    0.1130     1.6237 r
  rvcore/exu/alu/n121 (net)                    13                 0.0000     1.6237 r
  rvcore/exu/alu/U141/I (LVT_BUFHDV2)                   0.1439    0.0000     1.6237 r
  rvcore/exu/alu/U141/Z (LVT_BUFHDV2)                   0.2233    0.2014     1.8250 r
  rvcore/exu/alu/n589 (net)                    12                 0.0000     1.8250 r
  rvcore/exu/alu/U1095/A1 (LVT_NAND2HDV1)               0.2233    0.0000     1.8250 r
  rvcore/exu/alu/U1095/ZN (LVT_NAND2HDV1)               0.1099    0.0917     1.9167 f
  rvcore/exu/alu/n2649 (net)                    2                 0.0000     1.9167 f
  rvcore/exu/alu/U1100/A1 (LVT_NAND4HDV1)               0.1099    0.0000     1.9167 f
  rvcore/exu/alu/U1100/ZN (LVT_NAND4HDV1)               0.1667    0.1087     2.0254 r
  rvcore/exu/alu/n1543 (net)                    4                 0.0000     2.0254 r
  rvcore/exu/alu/U1545/A1 (LVT_AOI22HDV1)               0.1667    0.0000     2.0254 r
  rvcore/exu/alu/U1545/ZN (LVT_AOI22HDV1)               0.1675    0.1028     2.1281 f
  rvcore/exu/alu/n904 (net)                     1                 0.0000     2.1281 f
  rvcore/exu/alu/U1546/A2 (LVT_NAND2HDV1)               0.1675    0.0000     2.1281 f
  rvcore/exu/alu/U1546/ZN (LVT_NAND2HDV1)               0.1307    0.1107     2.2389 r
  rvcore/exu/alu/n2343 (net)                    3                 0.0000     2.2389 r
  rvcore/exu/alu/U36/A1 (LVT_OAI22HDV2)                 0.1307    0.0000     2.2389 r
  rvcore/exu/alu/U36/ZN (LVT_OAI22HDV2)                 0.1725    0.0872     2.3260 f
  rvcore/exu/alu/n927 (net)                     2                 0.0000     2.3260 f
  rvcore/exu/alu/U35/B (LVT_AOI21HDV2)                  0.1725    0.0000     2.3260 f
  rvcore/exu/alu/U35/ZN (LVT_AOI21HDV2)                 0.1544    0.1224     2.4484 r
  rvcore/exu/alu/n2356 (net)                    2                 0.0000     2.4484 r
  rvcore/exu/alu/U1561/A1 (LVT_NOR2HDV1)                0.1544    0.0000     2.4484 r
  rvcore/exu/alu/U1561/ZN (LVT_NOR2HDV1)                0.1125    0.0515     2.4999 f
  rvcore/exu/alu/n926 (net)                     1                 0.0000     2.4999 f
  rvcore/exu/alu/U34/C (LVT_AOI211HDV2)                 0.1125    0.0000     2.4999 f
  rvcore/exu/alu/U34/ZN (LVT_AOI211HDV2)                0.2521    0.1569     2.6569 r
  rvcore/exu/alu/n943 (net)                     2                 0.0000     2.6569 r
  rvcore/exu/alu/U1562/B (LVT_AOI21HDV1)                0.2521    0.0000     2.6569 r
  rvcore/exu/alu/U1562/ZN (LVT_AOI21HDV1)               0.1160    0.0551     2.7120 f
  rvcore/exu/alu/n930 (net)                     1                 0.0000     2.7120 f
  rvcore/exu/alu/U1563/C (LVT_AOI211HDV1)               0.1160    0.0000     2.7120 f
  rvcore/exu/alu/U1563/ZN (LVT_AOI211HDV1)              0.2043    0.1315     2.8435 r
  rvcore/exu/alu/n935 (net)                     1                 0.0000     2.8435 r
  rvcore/exu/alu/U1566/A1 (LVT_INAND3HDV1)              0.2043    0.0000     2.8435 r
  rvcore/exu/alu/U1566/ZN (LVT_INAND3HDV1)              0.1022    0.1257     2.9692 r
  rvcore/exu/alu/n942 (net)                     1                 0.0000     2.9692 r
  rvcore/exu/alu/U1571/B (LVT_OAI211HDV1)               0.1022    0.0000     2.9692 r
  rvcore/exu/alu/U1571/ZN (LVT_OAI211HDV1)              0.1388    0.1003     3.0695 f
  rvcore/exu/alu/n944 (net)                     1                 0.0000     3.0695 f
  rvcore/exu/alu/U1572/B (LVT_AO21HDV4)                 0.1388    0.0000     3.0695 f
  rvcore/exu/alu/U1572/Z (LVT_AO21HDV4)                 0.0559    0.1623     3.2318 f
  rvcore/exu/alu/io_out[8] (net)                3                 0.0000     3.2318 f
  rvcore/exu/alu/io_out[8] (ysyx_210285_Alu_0)                    0.0000     3.2318 f
  rvcore/exu/io_out_mem_addr[8] (net)                             0.0000     3.2318 f
  rvcore/exu/U401/A1 (LVT_NAND2HDV1)                    0.0559    0.0000     3.2318 f
  rvcore/exu/U401/ZN (LVT_NAND2HDV1)                    0.1051    0.0509     3.2827 r
  rvcore/exu/n184 (net)                         1                 0.0000     3.2827 r
  rvcore/exu/U402/C (LVT_OAI211HDV2)                    0.1051    0.0000     3.2827 r
  rvcore/exu/U402/ZN (LVT_OAI211HDV2)                   0.0997    0.0892     3.3720 f
  rvcore/exu/n187 (net)                         1                 0.0000     3.3720 f
  rvcore/exu/U403/A1 (LVT_NAND2HDV1)                    0.0997    0.0000     3.3720 f
  rvcore/exu/U403/ZN (LVT_NAND2HDV1)                    0.1160    0.0604     3.4324 r
  rvcore/exu/n189 (net)                         1                 0.0000     3.4324 r
  rvcore/exu/U405/A1 (LVT_NAND2HDV2)                    0.1160    0.0000     3.4324 r
  rvcore/exu/U405/ZN (LVT_NAND2HDV2)                    0.0743    0.0656     3.4980 f
  rvcore/exu/io_out_jump_pc[8] (net)            2                 0.0000     3.4980 f
  rvcore/exu/U1056/A1 (LVT_XNOR2HDV1)                   0.0743    0.0000     3.4980 f
  rvcore/exu/U1056/ZN (LVT_XNOR2HDV1)                   0.0636    0.1497     3.6477 r
  rvcore/exu/n758 (net)                         1                 0.0000     3.6477 r
  rvcore/exu/U1058/A2 (LVT_NAND4HDV1)                   0.0636    0.0000     3.6477 r
  rvcore/exu/U1058/ZN (LVT_NAND4HDV1)                   0.1179    0.0946     3.7424 f
  rvcore/exu/n780 (net)                         1                 0.0000     3.7424 f
  rvcore/exu/U1077/A1 (LVT_INAND3HDV2)                  0.1179    0.0000     3.7424 f
  rvcore/exu/U1077/ZN (LVT_INAND3HDV2)                  0.0899    0.1523     3.8947 f
  rvcore/exu/n786 (net)                         1                 0.0000     3.8947 f
  rvcore/exu/U1079/A1 (LVT_NOR2HDV2)                    0.0899    0.0000     3.8947 f
  rvcore/exu/U1079/ZN (LVT_NOR2HDV2)                    0.1036    0.0729     3.9676 r
  rvcore/exu/n845 (net)                         1                 0.0000     3.9676 r
  rvcore/exu/U1107/A1 (LVT_AND4HDV4)                    0.1036    0.0000     3.9676 r
  rvcore/exu/U1107/Z (LVT_AND4HDV4)                     0.0667    0.1579     4.1255 r
  rvcore/exu/n849 (net)                         1                 0.0000     4.1255 r
  rvcore/exu/U1109/B1 (LVT_IOA22HDV4)                   0.0667    0.0000     4.1255 r
  rvcore/exu/U1109/ZN (LVT_IOA22HDV4)                   0.1029    0.0776     4.2031 f
  rvcore/exu/io_out_jump_valid (net)            3                 0.0000     4.2031 f
  rvcore/exu/io_out_jump_valid (ysyx_210285_EX_0)                 0.0000     4.2031 f
  rvcore/exu_io_out_jump_valid (net)                              0.0000     4.2031 f
  rvcore/ifu/io_flush (ysyx_210285_IF_0)                          0.0000     4.2031 f
  rvcore/ifu/io_flush (net)                                       0.0000     4.2031 f
  rvcore/ifu/U308/A1 (LVT_NOR2HDV4)                     0.1029    0.0000     4.2031 f
  rvcore/ifu/U308/ZN (LVT_NOR2HDV4)                     0.0898    0.0701     4.2732 r
  rvcore/ifu/io_out_valid (net)                 2                 0.0000     4.2732 r
  rvcore/ifu/io_out_valid (ysyx_210285_IF_0)                      0.0000     4.2732 r
  rvcore/n_GEN_0 (net)                                            0.0000     4.2732 r
  rvcore/U19/I (LVT_INHDV2)                             0.0898    0.0000     4.2732 r
  rvcore/U19/ZN (LVT_INHDV2)                            0.0501    0.0462     4.3194 f
  rvcore/n21 (net)                              1                 0.0000     4.3194 f
  rvcore/U20/A1 (LVT_AOI21HDV4)                         0.0501    0.0000     4.3194 f
  rvcore/U20/ZN (LVT_AOI21HDV4)                         0.1316    0.0821     4.4015 r
  rvcore/ifu_io_in_next_pc_valid (net)          1                 0.0000     4.4015 r
  rvcore/ifu/io_in_next_pc_valid (ysyx_210285_IF_0)               0.0000     4.4015 r
  rvcore/ifu/io_in_next_pc_valid (net)                            0.0000     4.4015 r
  rvcore/ifu/U110/I (LVT_INHDV4)                        0.1316    0.0000     4.4015 r
  rvcore/ifu/U110/ZN (LVT_INHDV4)                       0.0546    0.0476     4.4491 f
  rvcore/ifu/n5 (net)                           1                 0.0000     4.4491 f
  rvcore/ifu/U61/I (LVT_BUFHDV16)                       0.0546    0.0000     4.4491 f
  rvcore/ifu/U61/Z (LVT_BUFHDV16)                       0.0729    0.1138     4.5630 f
  rvcore/ifu/n3 (net)                           5                 0.0000     4.5630 f
  rvcore/ifu/U113/I (LVT_INHDV16)                       0.0729    0.0000     4.5630 f
  rvcore/ifu/U113/ZN (LVT_INHDV16)                      0.1198    0.0886     4.6516 r
  rvcore/ifu/n438 (net)                        20                 0.0000     4.6516 r
  rvcore/ifu/U101/S (LVT_MUX2NHDV2)                     0.1198    0.0000     4.6516 r
  rvcore/ifu/U101/ZN (LVT_MUX2NHDV2)                    0.1789    0.1105     4.7621 r
  rvcore/ifu/n432 (net)                         3                 0.0000     4.7621 r
  rvcore/ifu/U49/A1 (LVT_XNOR2HDV1)                     0.1789    0.0000     4.7621 r
  rvcore/ifu/U49/ZN (LVT_XNOR2HDV1)                     0.0735    0.1485     4.9105 r
  rvcore/ifu/n37 (net)                          1                 0.0000     4.9105 r
  rvcore/ifu/U247/A4 (LVT_NAND4HDV2)                    0.0735    0.0000     4.9105 r
  rvcore/ifu/U247/ZN (LVT_NAND4HDV2)                    0.1221    0.1102     5.0207 f
  rvcore/ifu/n41 (net)                          1                 0.0000     5.0207 f
  rvcore/ifu/U248/A2 (LVT_NOR2HDV2)                     0.1221    0.0000     5.0207 f
  rvcore/ifu/U248/ZN (LVT_NOR2HDV2)                     0.0991    0.0787     5.0994 r
  rvcore/ifu/n55 (net)                          1                 0.0000     5.0994 r
  rvcore/ifu/U262/A3 (LVT_NAND4HDV1)                    0.0991    0.0000     5.0994 r
  rvcore/ifu/U262/ZN (LVT_NAND4HDV1)                    0.1940    0.1511     5.2505 f
  rvcore/ifu/n103 (net)                         1                 0.0000     5.2505 f
  rvcore/ifu/U306/A1 (LVT_NOR2HDV4)                     0.1940    0.0000     5.2505 f
  rvcore/ifu/U306/ZN (LVT_NOR2HDV4)                     0.1238    0.1019     5.3524 r
  rvcore/ifu/n141 (net)                         2                 0.0000     5.3524 r
  rvcore/ifu/U307/A1 (LVT_NOR2HDV4)                     0.1238    0.0000     5.3524 r
  rvcore/ifu/U307/ZN (LVT_NOR2HDV4)                     0.0769    0.0512     5.4036 f
  rvcore/ifu/io_axi_ar_valid (net)              4                 0.0000     5.4036 f
  rvcore/ifu/io_axi_ar_valid (ysyx_210285_IF_0)                   0.0000     5.4036 f
  rvcore/ifu_io_axi_ar_valid (net)                                0.0000     5.4036 f
  rvcore/axi_arbiter/io_masterPort_1_ar_valid (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.4036 f
  rvcore/axi_arbiter/io_masterPort_1_ar_valid (net)               0.0000     5.4036 f
  rvcore/axi_arbiter/U108/A1 (LVT_OAI21HDV4)            0.0769    0.0000     5.4036 f
  rvcore/axi_arbiter/U108/ZN (LVT_OAI21HDV4)            0.1637    0.1004     5.5039 r
  rvcore/axi_arbiter/n34 (net)                  2                 0.0000     5.5039 r
  rvcore/axi_arbiter/U66/A1 (LVT_NOR2HDV4)              0.1637    0.0000     5.5039 r
  rvcore/axi_arbiter/U66/ZN (LVT_NOR2HDV4)              0.0819    0.0473     5.5512 f
  rvcore/axi_arbiter/io_slavePort_1_ar_valid (net)
                                                2                 0.0000     5.5512 f
  rvcore/axi_arbiter/io_slavePort_1_ar_valid (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.5512 f
  rvcore/axi_arbiter_io_slavePort_1_ar_valid (net)                0.0000     5.5512 f
  rvcore/clint/io_axi_ar_valid (ysyx_210285_Clint_0)              0.0000     5.5512 f
  rvcore/clint/io_axi_ar_valid (net)                              0.0000     5.5512 f
  rvcore/clint/U124/A1 (LVT_NAND2HDV4)                  0.0819    0.0000     5.5512 f
  rvcore/clint/U124/ZN (LVT_NAND2HDV4)                  0.0669    0.0556     5.6068 r
  rvcore/clint/io_axi_ar_ready_BAR (net)        2                 0.0000     5.6068 r
  rvcore/clint/io_axi_ar_ready_BAR (ysyx_210285_Clint_0)          0.0000     5.6068 r
  rvcore/clint_io_axi_ar_ready (net)                              0.0000     5.6068 r
  rvcore/axi_arbiter/io_slavePort_1_ar_ready_BAR (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.6068 r
  rvcore/axi_arbiter/io_slavePort_1_ar_ready_BAR (net)            0.0000     5.6068 r
  rvcore/axi_arbiter/U6/I (LVT_INHDV4)                  0.0669    0.0000     5.6068 r
  rvcore/axi_arbiter/U6/ZN (LVT_INHDV4)                 0.0319    0.0311     5.6379 f
  rvcore/axi_arbiter/n2 (net)                   1                 0.0000     5.6379 f
  rvcore/axi_arbiter/U105/I1 (LVT_MUX2NHDV4)            0.0319    0.0000     5.6379 f
  rvcore/axi_arbiter/U105/ZN (LVT_MUX2NHDV4)            0.1485    0.0693     5.7071 r
  rvcore/axi_arbiter/n92 (net)                  2                 0.0000     5.7071 r
  rvcore/axi_arbiter/U4/A1 (LVT_NOR2HDV2)               0.1485    0.0000     5.7071 r
  rvcore/axi_arbiter/U4/ZN (LVT_NOR2HDV2)               0.0555    0.0456     5.7527 f
  rvcore/axi_arbiter/io_masterPort_0_ar_ready (net)
                                                1                 0.0000     5.7527 f
  rvcore/axi_arbiter/io_masterPort_0_ar_ready (ysyx_210285_AXI4Arbiter_0)
                                                                  0.0000     5.7527 f
  rvcore/axi_arbiter_io_masterPort_0_ar_ready (net)               0.0000     5.7527 f
  rvcore/ex_wb/io_axi_ar_ready (ysyx_210285_EX_WB_0)              0.0000     5.7527 f
  rvcore/ex_wb/io_axi_ar_ready (net)                              0.0000     5.7527 f
  rvcore/ex_wb/U6/A1 (LVT_NAND2HDV2)                    0.0555    0.0000     5.7527 f
  rvcore/ex_wb/U6/ZN (LVT_NAND2HDV2)                    0.0609    0.0425     5.7952 r
  rvcore/ex_wb/n10 (net)                        1                 0.0000     5.7952 r
  rvcore/ex_wb/U11/A1 (LVT_NAND2HDV2)                   0.0609    0.0000     5.7952 r
  rvcore/ex_wb/U11/ZN (LVT_NAND2HDV2)                   0.0632    0.0465     5.8416 f
  rvcore/ex_wb/n12 (net)                        1                 0.0000     5.8416 f
  rvcore/ex_wb/U80/A1 (LVT_NAND2HDV2)                   0.0632    0.0000     5.8416 f
  rvcore/ex_wb/U80/ZN (LVT_NAND2HDV2)                   0.0570    0.0444     5.8860 r
  rvcore/ex_wb/n14 (net)                        1                 0.0000     5.8860 r
  rvcore/ex_wb/U10/A1 (LVT_NAND2HDV2)                   0.0570    0.0000     5.8860 r
  rvcore/ex_wb/U10/ZN (LVT_NAND2HDV2)                   0.0929    0.0582     5.9443 f
  rvcore/ex_wb/n20 (net)                        1                 0.0000     5.9443 f
  rvcore/ex_wb/U102/A1 (LVT_AOI21HDV4)                  0.0929    0.0000     5.9443 f
  rvcore/ex_wb/U102/ZN (LVT_AOI21HDV4)                  0.1657    0.1124     6.0567 r
  rvcore/ex_wb/n246 (net)                       4                 0.0000     6.0567 r
  rvcore/ex_wb/U106/A1 (LVT_NOR2HDV4)                   0.1657    0.0000     6.0567 r
  rvcore/ex_wb/U106/ZN (LVT_NOR2HDV4)                   0.0715    0.0483     6.1050 f
  rvcore/ex_wb/n240 (net)                       2                 0.0000     6.1050 f
  rvcore/ex_wb/U413/I (LVT_INHDV3)                      0.0715    0.0000     6.1050 f
  rvcore/ex_wb/U413/ZN (LVT_INHDV3)                     0.0556    0.0498     6.1548 r
  rvcore/ex_wb/n247 (net)                       2                 0.0000     6.1548 r
  rvcore/ex_wb/U415/A1 (LVT_OAI31HDV2)                  0.0556    0.0000     6.1548 r
  rvcore/ex_wb/U415/ZN (LVT_OAI31HDV2)                  0.0682    0.0524     6.2072 f
  rvcore/ex_wb/n485 (net)                       1                 0.0000     6.2072 f
  rvcore/ex_wb/state_reg_0_/D (LVT_DQHDV2)              0.0682    0.0000     6.2072 f
  data arrival time                                                          6.2072
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcore/ex_wb/state_reg_0_/CK (LVT_DQHDV2)                       0.0000     6.3500 r
  library setup time                                             -0.1386     6.2114
  data required time                                                         6.2114
  ------------------------------------------------------------------------------------
  data required time                                                         6.2114
  data arrival time                                                         -6.2072
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0042
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    860
    Unconnected ports (LINT-28)                                   196
    Feedthrough (LINT-29)                                         278
    Shorted outputs (LINT-31)                                     246
    Constant outputs (LINT-52)                                    140
Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210285', net 'rvcore/idu_io_out_has_error' driven by pin 'rvcore/idu/io_out_has_error' has no loads. (LINT-2)
Warning: In design 'ysyx_210285', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285_Clint', port 'io_axi_aw_bits_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285_Clint', port 'io_axi_aw_bits_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285_Clint', port 'io_axi_aw_bits_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285_Clint', port 'io_axi_ar_bits_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285_Clint', port 'io_axi_ar_bits_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285_Clint', port 'io_axi_ar_bits_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285_MStatus', port 'io_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[63]' is connected directly to output port 'io_out_commit_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[62]' is connected directly to output port 'io_out_commit_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[61]' is connected directly to output port 'io_out_commit_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[60]' is connected directly to output port 'io_out_commit_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[59]' is connected directly to output port 'io_out_commit_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[58]' is connected directly to output port 'io_out_commit_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[57]' is connected directly to output port 'io_out_commit_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[56]' is connected directly to output port 'io_out_commit_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[55]' is connected directly to output port 'io_out_commit_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[54]' is connected directly to output port 'io_out_commit_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[53]' is connected directly to output port 'io_out_commit_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[52]' is connected directly to output port 'io_out_commit_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[51]' is connected directly to output port 'io_out_commit_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[50]' is connected directly to output port 'io_out_commit_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[49]' is connected directly to output port 'io_out_commit_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[48]' is connected directly to output port 'io_out_commit_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[47]' is connected directly to output port 'io_out_commit_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[46]' is connected directly to output port 'io_out_commit_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[45]' is connected directly to output port 'io_out_commit_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[44]' is connected directly to output port 'io_out_commit_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[43]' is connected directly to output port 'io_out_commit_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[42]' is connected directly to output port 'io_out_commit_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[41]' is connected directly to output port 'io_out_commit_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[40]' is connected directly to output port 'io_out_commit_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[39]' is connected directly to output port 'io_out_commit_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[38]' is connected directly to output port 'io_out_commit_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[37]' is connected directly to output port 'io_out_commit_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[36]' is connected directly to output port 'io_out_commit_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[35]' is connected directly to output port 'io_out_commit_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[34]' is connected directly to output port 'io_out_commit_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[33]' is connected directly to output port 'io_out_commit_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[32]' is connected directly to output port 'io_out_commit_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[31]' is connected directly to output port 'io_out_commit_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[30]' is connected directly to output port 'io_out_commit_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[29]' is connected directly to output port 'io_out_commit_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[28]' is connected directly to output port 'io_out_commit_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[27]' is connected directly to output port 'io_out_commit_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[26]' is connected directly to output port 'io_out_commit_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[25]' is connected directly to output port 'io_out_commit_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[24]' is connected directly to output port 'io_out_commit_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[23]' is connected directly to output port 'io_out_commit_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[22]' is connected directly to output port 'io_out_commit_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[21]' is connected directly to output port 'io_out_commit_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[20]' is connected directly to output port 'io_out_commit_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[19]' is connected directly to output port 'io_out_commit_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[18]' is connected directly to output port 'io_out_commit_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[17]' is connected directly to output port 'io_out_commit_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[16]' is connected directly to output port 'io_out_commit_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[15]' is connected directly to output port 'io_out_commit_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[14]' is connected directly to output port 'io_out_commit_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[13]' is connected directly to output port 'io_out_commit_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[12]' is connected directly to output port 'io_out_commit_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[11]' is connected directly to output port 'io_out_commit_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[10]' is connected directly to output port 'io_out_commit_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[9]' is connected directly to output port 'io_out_commit_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[8]' is connected directly to output port 'io_out_commit_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[7]' is connected directly to output port 'io_out_commit_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[6]' is connected directly to output port 'io_out_commit_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[5]' is connected directly to output port 'io_out_commit_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[4]' is connected directly to output port 'io_out_commit_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[3]' is connected directly to output port 'io_out_commit_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[2]' is connected directly to output port 'io_out_commit_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[1]' is connected directly to output port 'io_out_commit_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210285_ID', input port 'io_in_pc[0]' is connected directly to output port 'io_out_commit_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_mem_en' is connected directly to output port 'io_out_mem_en'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_mem_rw' is connected directly to output port 'io_out_mem_rw'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_mem_unsigned' is connected directly to output port 'io_out_mem_unsigned'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_mem_wWidth[2]' is connected directly to output port 'io_out_mem_wWidth[2]'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_mem_wWidth[1]' is connected directly to output port 'io_out_mem_wWidth[1]'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_mem_wWidth[0]' is connected directly to output port 'io_out_mem_wWidth[0]'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_wb_rd[4]' is connected directly to output port 'io_out_wb_rd[4]'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_wb_rd[3]' is connected directly to output port 'io_out_wb_rd[3]'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_wb_rd[2]' is connected directly to output port 'io_out_wb_rd[2]'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_wb_rd[1]' is connected directly to output port 'io_out_wb_rd[1]'. (LINT-29)
Warning: In design 'ysyx_210285_EX', input port 'io_in_wb_rd[0]' is connected directly to output port 'io_out_wb_rd[0]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[63]' is connected directly to output port 'io_reg_wb_data[63]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[62]' is connected directly to output port 'io_reg_wb_data[62]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[61]' is connected directly to output port 'io_reg_wb_data[61]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[60]' is connected directly to output port 'io_reg_wb_data[60]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[59]' is connected directly to output port 'io_reg_wb_data[59]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[58]' is connected directly to output port 'io_reg_wb_data[58]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[57]' is connected directly to output port 'io_reg_wb_data[57]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[56]' is connected directly to output port 'io_reg_wb_data[56]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[55]' is connected directly to output port 'io_reg_wb_data[55]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[54]' is connected directly to output port 'io_reg_wb_data[54]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[53]' is connected directly to output port 'io_reg_wb_data[53]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[52]' is connected directly to output port 'io_reg_wb_data[52]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[51]' is connected directly to output port 'io_reg_wb_data[51]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[50]' is connected directly to output port 'io_reg_wb_data[50]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[49]' is connected directly to output port 'io_reg_wb_data[49]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[48]' is connected directly to output port 'io_reg_wb_data[48]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[47]' is connected directly to output port 'io_reg_wb_data[47]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[46]' is connected directly to output port 'io_reg_wb_data[46]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[45]' is connected directly to output port 'io_reg_wb_data[45]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[44]' is connected directly to output port 'io_reg_wb_data[44]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[43]' is connected directly to output port 'io_reg_wb_data[43]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[42]' is connected directly to output port 'io_reg_wb_data[42]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[41]' is connected directly to output port 'io_reg_wb_data[41]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[40]' is connected directly to output port 'io_reg_wb_data[40]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[39]' is connected directly to output port 'io_reg_wb_data[39]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[38]' is connected directly to output port 'io_reg_wb_data[38]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[37]' is connected directly to output port 'io_reg_wb_data[37]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[36]' is connected directly to output port 'io_reg_wb_data[36]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[35]' is connected directly to output port 'io_reg_wb_data[35]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[34]' is connected directly to output port 'io_reg_wb_data[34]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[33]' is connected directly to output port 'io_reg_wb_data[33]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[32]' is connected directly to output port 'io_reg_wb_data[32]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[31]' is connected directly to output port 'io_reg_wb_data[31]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[30]' is connected directly to output port 'io_reg_wb_data[30]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[29]' is connected directly to output port 'io_reg_wb_data[29]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[28]' is connected directly to output port 'io_reg_wb_data[28]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[27]' is connected directly to output port 'io_reg_wb_data[27]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[26]' is connected directly to output port 'io_reg_wb_data[26]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[25]' is connected directly to output port 'io_reg_wb_data[25]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[24]' is connected directly to output port 'io_reg_wb_data[24]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[23]' is connected directly to output port 'io_reg_wb_data[23]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[22]' is connected directly to output port 'io_reg_wb_data[22]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[21]' is connected directly to output port 'io_reg_wb_data[21]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[20]' is connected directly to output port 'io_reg_wb_data[20]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[19]' is connected directly to output port 'io_reg_wb_data[19]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[18]' is connected directly to output port 'io_reg_wb_data[18]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[17]' is connected directly to output port 'io_reg_wb_data[17]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[16]' is connected directly to output port 'io_reg_wb_data[16]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[15]' is connected directly to output port 'io_reg_wb_data[15]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[14]' is connected directly to output port 'io_reg_wb_data[14]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[13]' is connected directly to output port 'io_reg_wb_data[13]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[12]' is connected directly to output port 'io_reg_wb_data[12]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[11]' is connected directly to output port 'io_reg_wb_data[11]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[10]' is connected directly to output port 'io_reg_wb_data[10]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[9]' is connected directly to output port 'io_reg_wb_data[9]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[8]' is connected directly to output port 'io_reg_wb_data[8]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[7]' is connected directly to output port 'io_reg_wb_data[7]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[6]' is connected directly to output port 'io_reg_wb_data[6]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[5]' is connected directly to output port 'io_reg_wb_data[5]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[4]' is connected directly to output port 'io_reg_wb_data[4]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[3]' is connected directly to output port 'io_reg_wb_data[3]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[2]' is connected directly to output port 'io_reg_wb_data[2]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[1]' is connected directly to output port 'io_reg_wb_data[1]'. (LINT-29)
Warning: In design 'ysyx_210285_WB', input port 'io_in_wb_data[0]' is connected directly to output port 'io_reg_wb_data[0]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_aw_bits_size[2]' is connected directly to output port 'io_slavePort_0_aw_bits_size[2]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_aw_bits_size[1]' is connected directly to output port 'io_slavePort_0_aw_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_aw_bits_size[0]' is connected directly to output port 'io_slavePort_0_aw_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[63]' is connected directly to output port 'io_slavePort_1_w_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[63]' is connected directly to output port 'io_slavePort_0_w_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[62]' is connected directly to output port 'io_slavePort_1_w_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[62]' is connected directly to output port 'io_slavePort_0_w_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[61]' is connected directly to output port 'io_slavePort_1_w_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[61]' is connected directly to output port 'io_slavePort_0_w_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[60]' is connected directly to output port 'io_slavePort_1_w_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[60]' is connected directly to output port 'io_slavePort_0_w_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[59]' is connected directly to output port 'io_slavePort_1_w_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[59]' is connected directly to output port 'io_slavePort_0_w_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[58]' is connected directly to output port 'io_slavePort_1_w_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[58]' is connected directly to output port 'io_slavePort_0_w_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[57]' is connected directly to output port 'io_slavePort_1_w_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[57]' is connected directly to output port 'io_slavePort_0_w_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[56]' is connected directly to output port 'io_slavePort_1_w_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[56]' is connected directly to output port 'io_slavePort_0_w_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[55]' is connected directly to output port 'io_slavePort_1_w_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[55]' is connected directly to output port 'io_slavePort_0_w_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[54]' is connected directly to output port 'io_slavePort_1_w_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[54]' is connected directly to output port 'io_slavePort_0_w_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[53]' is connected directly to output port 'io_slavePort_1_w_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[53]' is connected directly to output port 'io_slavePort_0_w_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[52]' is connected directly to output port 'io_slavePort_1_w_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[52]' is connected directly to output port 'io_slavePort_0_w_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[51]' is connected directly to output port 'io_slavePort_1_w_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[51]' is connected directly to output port 'io_slavePort_0_w_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[50]' is connected directly to output port 'io_slavePort_1_w_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[50]' is connected directly to output port 'io_slavePort_0_w_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[49]' is connected directly to output port 'io_slavePort_1_w_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[49]' is connected directly to output port 'io_slavePort_0_w_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[48]' is connected directly to output port 'io_slavePort_1_w_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[48]' is connected directly to output port 'io_slavePort_0_w_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[47]' is connected directly to output port 'io_slavePort_1_w_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[47]' is connected directly to output port 'io_slavePort_0_w_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[46]' is connected directly to output port 'io_slavePort_1_w_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[46]' is connected directly to output port 'io_slavePort_0_w_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[45]' is connected directly to output port 'io_slavePort_1_w_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[45]' is connected directly to output port 'io_slavePort_0_w_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[44]' is connected directly to output port 'io_slavePort_1_w_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[44]' is connected directly to output port 'io_slavePort_0_w_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[43]' is connected directly to output port 'io_slavePort_1_w_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[43]' is connected directly to output port 'io_slavePort_0_w_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[42]' is connected directly to output port 'io_slavePort_1_w_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[42]' is connected directly to output port 'io_slavePort_0_w_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[41]' is connected directly to output port 'io_slavePort_1_w_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[41]' is connected directly to output port 'io_slavePort_0_w_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[40]' is connected directly to output port 'io_slavePort_1_w_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[40]' is connected directly to output port 'io_slavePort_0_w_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[39]' is connected directly to output port 'io_slavePort_1_w_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[39]' is connected directly to output port 'io_slavePort_0_w_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[38]' is connected directly to output port 'io_slavePort_1_w_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[38]' is connected directly to output port 'io_slavePort_0_w_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[37]' is connected directly to output port 'io_slavePort_1_w_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[37]' is connected directly to output port 'io_slavePort_0_w_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[36]' is connected directly to output port 'io_slavePort_1_w_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[36]' is connected directly to output port 'io_slavePort_0_w_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[35]' is connected directly to output port 'io_slavePort_1_w_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[35]' is connected directly to output port 'io_slavePort_0_w_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[34]' is connected directly to output port 'io_slavePort_1_w_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[34]' is connected directly to output port 'io_slavePort_0_w_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[33]' is connected directly to output port 'io_slavePort_1_w_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[33]' is connected directly to output port 'io_slavePort_0_w_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[32]' is connected directly to output port 'io_slavePort_1_w_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[32]' is connected directly to output port 'io_slavePort_0_w_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[31]' is connected directly to output port 'io_slavePort_1_w_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[31]' is connected directly to output port 'io_slavePort_0_w_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[30]' is connected directly to output port 'io_slavePort_1_w_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[30]' is connected directly to output port 'io_slavePort_0_w_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[29]' is connected directly to output port 'io_slavePort_1_w_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[29]' is connected directly to output port 'io_slavePort_0_w_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[28]' is connected directly to output port 'io_slavePort_1_w_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[28]' is connected directly to output port 'io_slavePort_0_w_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[27]' is connected directly to output port 'io_slavePort_1_w_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[27]' is connected directly to output port 'io_slavePort_0_w_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[26]' is connected directly to output port 'io_slavePort_1_w_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[26]' is connected directly to output port 'io_slavePort_0_w_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[25]' is connected directly to output port 'io_slavePort_1_w_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[25]' is connected directly to output port 'io_slavePort_0_w_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[24]' is connected directly to output port 'io_slavePort_1_w_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[24]' is connected directly to output port 'io_slavePort_0_w_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[23]' is connected directly to output port 'io_slavePort_1_w_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[23]' is connected directly to output port 'io_slavePort_0_w_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[22]' is connected directly to output port 'io_slavePort_1_w_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[22]' is connected directly to output port 'io_slavePort_0_w_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[21]' is connected directly to output port 'io_slavePort_1_w_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[21]' is connected directly to output port 'io_slavePort_0_w_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[20]' is connected directly to output port 'io_slavePort_1_w_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[20]' is connected directly to output port 'io_slavePort_0_w_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[19]' is connected directly to output port 'io_slavePort_1_w_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[19]' is connected directly to output port 'io_slavePort_0_w_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[18]' is connected directly to output port 'io_slavePort_1_w_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[18]' is connected directly to output port 'io_slavePort_0_w_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[17]' is connected directly to output port 'io_slavePort_1_w_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[17]' is connected directly to output port 'io_slavePort_0_w_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[16]' is connected directly to output port 'io_slavePort_1_w_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[16]' is connected directly to output port 'io_slavePort_0_w_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[15]' is connected directly to output port 'io_slavePort_1_w_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[15]' is connected directly to output port 'io_slavePort_0_w_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[14]' is connected directly to output port 'io_slavePort_1_w_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[14]' is connected directly to output port 'io_slavePort_0_w_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[13]' is connected directly to output port 'io_slavePort_1_w_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[13]' is connected directly to output port 'io_slavePort_0_w_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[12]' is connected directly to output port 'io_slavePort_1_w_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[12]' is connected directly to output port 'io_slavePort_0_w_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[11]' is connected directly to output port 'io_slavePort_1_w_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[11]' is connected directly to output port 'io_slavePort_0_w_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[10]' is connected directly to output port 'io_slavePort_1_w_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[10]' is connected directly to output port 'io_slavePort_0_w_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[9]' is connected directly to output port 'io_slavePort_1_w_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[9]' is connected directly to output port 'io_slavePort_0_w_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[8]' is connected directly to output port 'io_slavePort_1_w_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[8]' is connected directly to output port 'io_slavePort_0_w_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[7]' is connected directly to output port 'io_slavePort_1_w_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[7]' is connected directly to output port 'io_slavePort_0_w_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[6]' is connected directly to output port 'io_slavePort_1_w_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[6]' is connected directly to output port 'io_slavePort_0_w_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[5]' is connected directly to output port 'io_slavePort_1_w_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[5]' is connected directly to output port 'io_slavePort_0_w_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[4]' is connected directly to output port 'io_slavePort_1_w_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[4]' is connected directly to output port 'io_slavePort_0_w_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[3]' is connected directly to output port 'io_slavePort_1_w_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[3]' is connected directly to output port 'io_slavePort_0_w_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[2]' is connected directly to output port 'io_slavePort_1_w_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[2]' is connected directly to output port 'io_slavePort_0_w_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[1]' is connected directly to output port 'io_slavePort_1_w_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[1]' is connected directly to output port 'io_slavePort_0_w_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[0]' is connected directly to output port 'io_slavePort_1_w_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_data[0]' is connected directly to output port 'io_slavePort_0_w_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_strb[7]' is connected directly to output port 'io_slavePort_0_w_bits_strb[7]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_strb[6]' is connected directly to output port 'io_slavePort_0_w_bits_strb[6]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_strb[5]' is connected directly to output port 'io_slavePort_0_w_bits_strb[5]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_strb[4]' is connected directly to output port 'io_slavePort_0_w_bits_strb[4]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_strb[3]' is connected directly to output port 'io_slavePort_0_w_bits_strb[3]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_strb[2]' is connected directly to output port 'io_slavePort_0_w_bits_strb[2]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_strb[1]' is connected directly to output port 'io_slavePort_0_w_bits_strb[1]'. (LINT-29)
Warning: In design 'ysyx_210285_AXI4Arbiter', input port 'io_masterPort_0_w_bits_strb[0]' is connected directly to output port 'io_slavePort_0_w_bits_strb[0]'. (LINT-29)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arid[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arid[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arid[2]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arid[3]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awburst[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[7]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[0]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[2]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_0[4]' is connected directly to output port 'io_out_ex_rs1[4]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_0[3]' is connected directly to output port 'io_out_ex_rs1[3]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_0[2]' is connected directly to output port 'io_out_ex_rs1[2]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_0[1]' is connected directly to output port 'io_out_ex_rs1[1]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_0[0]' is connected directly to output port 'io_out_ex_rs1[0]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_1[4]' is connected directly to output port 'io_out_ex_rs2[4]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_1[3]' is connected directly to output port 'io_out_ex_rs2[3]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_1[2]' is connected directly to output port 'io_out_ex_rs2[2]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_1[1]' is connected directly to output port 'io_out_ex_rs2[1]'. (LINT-31)
Warning: In design 'ysyx_210285_ID', output port 'io_reg_io_raddr_1[0]' is connected directly to output port 'io_out_ex_rs2[0]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[31]' is connected directly to output port 'io_axi_ar_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[30]' is connected directly to output port 'io_axi_ar_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[29]' is connected directly to output port 'io_axi_ar_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[28]' is connected directly to output port 'io_axi_ar_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[27]' is connected directly to output port 'io_axi_ar_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[26]' is connected directly to output port 'io_axi_ar_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[25]' is connected directly to output port 'io_axi_ar_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[24]' is connected directly to output port 'io_axi_ar_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[23]' is connected directly to output port 'io_axi_ar_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[22]' is connected directly to output port 'io_axi_ar_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[21]' is connected directly to output port 'io_axi_ar_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[20]' is connected directly to output port 'io_axi_ar_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[19]' is connected directly to output port 'io_axi_ar_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[18]' is connected directly to output port 'io_axi_ar_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[17]' is connected directly to output port 'io_axi_ar_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[16]' is connected directly to output port 'io_axi_ar_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[15]' is connected directly to output port 'io_axi_ar_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[14]' is connected directly to output port 'io_axi_ar_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[13]' is connected directly to output port 'io_axi_ar_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[12]' is connected directly to output port 'io_axi_ar_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[11]' is connected directly to output port 'io_axi_ar_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[10]' is connected directly to output port 'io_axi_ar_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[9]' is connected directly to output port 'io_axi_ar_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[8]' is connected directly to output port 'io_axi_ar_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[7]' is connected directly to output port 'io_axi_ar_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[6]' is connected directly to output port 'io_axi_ar_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[5]' is connected directly to output port 'io_axi_ar_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[4]' is connected directly to output port 'io_axi_ar_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[3]' is connected directly to output port 'io_axi_ar_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[2]' is connected directly to output port 'io_axi_ar_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[1]' is connected directly to output port 'io_axi_ar_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_addr[0]' is connected directly to output port 'io_axi_ar_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_size[2]' is connected directly to output port 'io_axi_ar_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_size[1]' is connected directly to output port 'io_axi_ar_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210285_EX_WB', output port 'io_axi_aw_bits_size[0]' is connected directly to output port 'io_axi_ar_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[63]' is connected directly to output port 'io_slavePort_1_w_bits_data[63]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[62]' is connected directly to output port 'io_slavePort_1_w_bits_data[62]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[61]' is connected directly to output port 'io_slavePort_1_w_bits_data[61]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[60]' is connected directly to output port 'io_slavePort_1_w_bits_data[60]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[59]' is connected directly to output port 'io_slavePort_1_w_bits_data[59]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[58]' is connected directly to output port 'io_slavePort_1_w_bits_data[58]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[57]' is connected directly to output port 'io_slavePort_1_w_bits_data[57]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[56]' is connected directly to output port 'io_slavePort_1_w_bits_data[56]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[55]' is connected directly to output port 'io_slavePort_1_w_bits_data[55]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[54]' is connected directly to output port 'io_slavePort_1_w_bits_data[54]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[53]' is connected directly to output port 'io_slavePort_1_w_bits_data[53]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[52]' is connected directly to output port 'io_slavePort_1_w_bits_data[52]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[51]' is connected directly to output port 'io_slavePort_1_w_bits_data[51]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[50]' is connected directly to output port 'io_slavePort_1_w_bits_data[50]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[49]' is connected directly to output port 'io_slavePort_1_w_bits_data[49]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[48]' is connected directly to output port 'io_slavePort_1_w_bits_data[48]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[47]' is connected directly to output port 'io_slavePort_1_w_bits_data[47]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[46]' is connected directly to output port 'io_slavePort_1_w_bits_data[46]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[45]' is connected directly to output port 'io_slavePort_1_w_bits_data[45]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[44]' is connected directly to output port 'io_slavePort_1_w_bits_data[44]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[43]' is connected directly to output port 'io_slavePort_1_w_bits_data[43]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[42]' is connected directly to output port 'io_slavePort_1_w_bits_data[42]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[41]' is connected directly to output port 'io_slavePort_1_w_bits_data[41]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[40]' is connected directly to output port 'io_slavePort_1_w_bits_data[40]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[39]' is connected directly to output port 'io_slavePort_1_w_bits_data[39]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[38]' is connected directly to output port 'io_slavePort_1_w_bits_data[38]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[37]' is connected directly to output port 'io_slavePort_1_w_bits_data[37]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[36]' is connected directly to output port 'io_slavePort_1_w_bits_data[36]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[35]' is connected directly to output port 'io_slavePort_1_w_bits_data[35]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[34]' is connected directly to output port 'io_slavePort_1_w_bits_data[34]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[33]' is connected directly to output port 'io_slavePort_1_w_bits_data[33]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[32]' is connected directly to output port 'io_slavePort_1_w_bits_data[32]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[31]' is connected directly to output port 'io_slavePort_1_w_bits_data[31]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[30]' is connected directly to output port 'io_slavePort_1_w_bits_data[30]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[29]' is connected directly to output port 'io_slavePort_1_w_bits_data[29]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[28]' is connected directly to output port 'io_slavePort_1_w_bits_data[28]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[27]' is connected directly to output port 'io_slavePort_1_w_bits_data[27]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[26]' is connected directly to output port 'io_slavePort_1_w_bits_data[26]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[25]' is connected directly to output port 'io_slavePort_1_w_bits_data[25]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[24]' is connected directly to output port 'io_slavePort_1_w_bits_data[24]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[23]' is connected directly to output port 'io_slavePort_1_w_bits_data[23]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[22]' is connected directly to output port 'io_slavePort_1_w_bits_data[22]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[21]' is connected directly to output port 'io_slavePort_1_w_bits_data[21]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[20]' is connected directly to output port 'io_slavePort_1_w_bits_data[20]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[19]' is connected directly to output port 'io_slavePort_1_w_bits_data[19]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[18]' is connected directly to output port 'io_slavePort_1_w_bits_data[18]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[17]' is connected directly to output port 'io_slavePort_1_w_bits_data[17]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[16]' is connected directly to output port 'io_slavePort_1_w_bits_data[16]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[15]' is connected directly to output port 'io_slavePort_1_w_bits_data[15]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[14]' is connected directly to output port 'io_slavePort_1_w_bits_data[14]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[13]' is connected directly to output port 'io_slavePort_1_w_bits_data[13]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[12]' is connected directly to output port 'io_slavePort_1_w_bits_data[12]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[11]' is connected directly to output port 'io_slavePort_1_w_bits_data[11]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[10]' is connected directly to output port 'io_slavePort_1_w_bits_data[10]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[9]' is connected directly to output port 'io_slavePort_1_w_bits_data[9]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[8]' is connected directly to output port 'io_slavePort_1_w_bits_data[8]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[7]' is connected directly to output port 'io_slavePort_1_w_bits_data[7]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[6]' is connected directly to output port 'io_slavePort_1_w_bits_data[6]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[5]' is connected directly to output port 'io_slavePort_1_w_bits_data[5]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[4]' is connected directly to output port 'io_slavePort_1_w_bits_data[4]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[3]' is connected directly to output port 'io_slavePort_1_w_bits_data[3]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[2]' is connected directly to output port 'io_slavePort_1_w_bits_data[2]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[1]' is connected directly to output port 'io_slavePort_1_w_bits_data[1]'. (LINT-31)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_w_bits_data[0]' is connected directly to output port 'io_slavePort_1_w_bits_data[0]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[3]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[4]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[5]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[6]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[7]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[8]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[9]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[10]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[11]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[12]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[13]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[14]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[15]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[16]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[17]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[18]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[19]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[20]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[21]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[22]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[23]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[24]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[25]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[26]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[27]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[28]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[29]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to output port 'io_trap_intr[30]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[2]' is connected directly to output port 'io_trap_intr[0]'. (LINT-31)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[2]' is connected directly to output port 'io_trap_intr[1]'. (LINT-31)
Warning: In design 'ysyx_210285', output port 'io_master_awid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_awburst[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_ID', output port 'io_out_mem_wWidth[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_AXI4Arbiter', output port 'io_slavePort_0_ar_bits_burst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210285_Csr', output port 'io_trap_intr[3]' is connected directly to 'logic 0'. (LINT-52)
1
