Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  8 09:14:09 2018
| Host         : LAPTOP-PQR7H391 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SYS_WRAPPER_timing_summary_routed.rpt -rpx SYS_WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : SYS_WRAPPER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 247 register/latch pins with no clock driven by root clock pin: div/div_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sg/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 559 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.299        0.000                      0                   65        0.303        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.299        0.000                      0                   65        0.303        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.952ns (18.244%)  route 4.266ns (81.756%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.182    10.293    sg/my_clk/tmp_clk
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y35         FDRE (Setup_fdre_C_R)       -0.429    14.593    sg/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.952ns (18.244%)  route 4.266ns (81.756%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.182    10.293    sg/my_clk/tmp_clk
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y35         FDRE (Setup_fdre_C_R)       -0.429    14.593    sg/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.952ns (18.244%)  route 4.266ns (81.756%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.182    10.293    sg/my_clk/tmp_clk
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y35         FDRE (Setup_fdre_C_R)       -0.429    14.593    sg/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.952ns (18.244%)  route 4.266ns (81.756%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.182    10.293    sg/my_clk/tmp_clk
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y35         FDRE (Setup_fdre_C_R)       -0.429    14.593    sg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.952ns (18.262%)  route 4.261ns (81.738%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.177    10.288    sg/my_clk/tmp_clk
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    14.593    sg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.952ns (18.262%)  route 4.261ns (81.738%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.177    10.288    sg/my_clk/tmp_clk
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    14.593    sg/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.952ns (18.262%)  route 4.261ns (81.738%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.177    10.288    sg/my_clk/tmp_clk
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[31]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    14.593    sg/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.952ns (18.741%)  route 4.128ns (81.259%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.044    10.155    sg/my_clk/tmp_clk
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y34         FDRE (Setup_fdre_C_R)       -0.429    14.592    sg/my_clk/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.952ns (18.741%)  route 4.128ns (81.259%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.044    10.155    sg/my_clk/tmp_clk
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[22]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y34         FDRE (Setup_fdre_C_R)       -0.429    14.592    sg/my_clk/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.952ns (18.741%)  route 4.128ns (81.259%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.554     5.075    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  sg/my_clk/div_cnt_reg[7]/Q
                         net (fo=2, routed)           1.254     6.786    sg/my_clk/div_cnt[7]
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  sg/my_clk/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.433     7.343    sg/my_clk/div_cnt[0]_i_6_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.467 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.243    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.367 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.620     8.987    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X41Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.044    10.155    sg/my_clk/tmp_clk
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X40Y34         FDRE (Setup_fdre_C_R)       -0.429    14.592    sg/my_clk/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.288ns (68.388%)  route 0.133ns (31.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sg/my_clk/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.133     1.711    sg/my_clk/div_cnt[0]
    SLICE_X40Y29         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.858 r  sg/my_clk/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.858    sg/my_clk/div_cnt0_carry_n_7
    SLICE_X40Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105     1.555    sg/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.308ns (69.821%)  route 0.133ns (30.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sg/my_clk/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.133     1.711    sg/my_clk/div_cnt[0]
    SLICE_X40Y29         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.878 r  sg/my_clk/div_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.878    sg/my_clk/div_cnt0_carry_n_5
    SLICE_X40Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105     1.555    sg/my_clk/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.316ns (70.358%)  route 0.133ns (29.642%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sg/my_clk/div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.133     1.711    sg/my_clk/div_cnt[0]
    SLICE_X40Y29         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.886 r  sg/my_clk/div_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.886    sg/my_clk/div_cnt0_carry_n_6
    SLICE_X40Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.105     1.555    sg/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sg/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.194     1.774    sg/my_clk/div_cnt[12]
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  sg/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.882    sg/my_clk/div_cnt0_carry__1_n_4
    SLICE_X40Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    sg/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.777    sg/my_clk/div_cnt[24]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  sg/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.885    sg/my_clk/div_cnt0_carry__4_n_4
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    sg/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sg/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.194     1.777    sg/my_clk/div_cnt[28]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  sg/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.885    sg/my_clk/div_cnt0_carry__5_n_4
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    sg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.194     1.775    sg/my_clk/div_cnt[16]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  sg/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.883    sg/my_clk/div_cnt0_carry__2_n_4
    SLICE_X40Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    sg/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.555     1.438    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  sg/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.194     1.773    sg/my_clk/div_cnt[8]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  sg/my_clk/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.881    sg/my_clk/div_cnt0_carry__0_n_4
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    sg/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sg/my_clk/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.195     1.777    sg/my_clk/div_cnt[20]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  sg/my_clk/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.885    sg/my_clk/div_cnt0_carry__3_n_4
    SLICE_X40Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    sg/my_clk/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sg/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.189     1.772    sg/my_clk/div_cnt[29]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  sg/my_clk/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.887    sg/my_clk/div_cnt0_carry__6_n_7
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    sg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div/div_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29   sg/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y31   sg/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y31   sg/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y31   sg/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y32   sg/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y32   sg/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y32   sg/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y32   sg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y30   sg/my_clk/div_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y30   sg/my_clk/div_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y30   sg/my_clk/div_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y30   sg/my_clk/div_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y29   sg/my_clk/div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y29   sg/my_clk/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   sg/my_clk/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   sg/my_clk/div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   sg/my_clk/div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   sg/my_clk/div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   sg/my_clk/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   sg/my_clk/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   sg/my_clk/div_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   sg/my_clk/div_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   sg/my_clk/div_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   sg/my_clk/div_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   sg/my_clk/div_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   sg/my_clk/div_cnt_reg[19]/C



