{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733421562182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733421562182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:59:22 2024 " "Processing started: Thu Dec 05 18:59:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733421562182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421562182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421562182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733421562556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733421562556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_edge_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_edge_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Edge_Detection-STRUCT " "Found design unit 1: FPGA_Edge_Detection-STRUCT" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570340 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Edge_Detection " "Found entity 1: FPGA_Edge_Detection" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421570340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file matrixpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixPkg " "Found design unit 1: MatrixPkg" {  } { { "MatrixPkg.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/MatrixPkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421570342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_function-Behavioral " "Found design unit 1: sqrt_function-Behavioral" {  } { { "sqrt_function.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/sqrt_function.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570343 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_function " "Found entity 1: sqrt_function" {  } { { "sqrt_function.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/sqrt_function.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421570343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentController-Behavioral " "Found design unit 1: SevenSegmentController-Behavioral" {  } { { "SevenSegmentController.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570344 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentController " "Found entity 1: SevenSegmentController" {  } { { "SevenSegmentController.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421570344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentOutput-Behavioral " "Found design unit 1: SevenSegmentOutput-Behavioral" {  } { { "SevenSegmentOutput.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentOutput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570345 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentOutput " "Found entity 1: SevenSegmentOutput" {  } { { "SevenSegmentOutput.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentOutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733421570345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421570345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Edge_Detection " "Elaborating entity \"FPGA_Edge_Detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733421570375 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T FPGA_Edge_Detection.vhd(119) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(119): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733421570380 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733421570381 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edge_matrix FPGA_Edge_Detection.vhd(131) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(131): signal \"edge_matrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733421570535 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edge_matrix FPGA_Edge_Detection.vhd(137) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(137): signal \"edge_matrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733421570535 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T FPGA_Edge_Detection.vhd(99) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(99): inferring latch(es) for signal or variable \"T\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733421570715 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "edge_matrix FPGA_Edge_Detection.vhd(99) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(99): inferring latch(es) for signal or variable \"edge_matrix\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733421570715 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571291 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571292 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571293 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571294 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571295 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571296 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571297 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571298 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571299 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571300 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571301 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571302 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571303 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571304 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571306 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[7\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[7\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571307 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571308 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571309 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571310 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571311 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571312 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571313 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571314 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571315 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571316 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571317 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571318 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[6\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[6\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571319 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571320 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571321 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571322 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571323 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571324 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571325 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571326 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571327 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571328 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571329 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571330 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571331 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571332 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[5\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[5\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571333 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571334 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571335 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571344 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571345 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571346 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[4\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[4\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571347 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571348 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571349 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571350 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571351 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571352 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571353 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571354 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571355 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571356 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571357 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571358 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571359 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571360 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571361 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571362 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571363 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571364 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571365 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571366 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571367 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571368 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571369 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[3\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[3\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571370 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571371 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571372 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571373 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571374 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571375 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571376 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571377 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571378 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571379 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571380 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571381 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571382 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571383 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571384 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571385 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[2\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[2\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571387 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571388 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571389 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571390 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571391 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571392 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571393 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571394 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571395 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571396 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571397 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571398 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571399 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571400 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571401 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571402 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[1\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[1\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571403 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571404 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[7\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[7\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571405 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571406 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571407 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[6\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[6\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571408 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571409 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[5\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[5\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571410 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571411 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571412 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[4\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[4\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571413 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571414 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[3\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[3\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571415 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571416 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[2\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[2\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571417 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571418 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[1\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[1\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571419 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571420 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571421 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge_matrix\[0\]\[0\]\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"edge_matrix\[0\]\[0\]\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[0\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[1\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571422 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[2\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[3\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[3\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[4\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[4\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[5\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[5\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[6\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[6\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[7\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[7\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[8\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[8\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[9\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[9\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[10\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[10\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[11\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[11\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[12\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[12\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[13\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[13\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[14\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[14\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571423 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[15\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[15\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[16\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[16\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[17\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[17\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[18\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[18\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[19\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[19\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[20\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[20\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[21\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[21\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[22\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[22\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[23\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[23\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[24\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[24\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[25\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[25\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[26\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[26\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[27\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[27\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[28\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[28\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571424 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[29\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[29\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[30\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[30\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[31\] FPGA_Edge_Detection.vhd(99) " "Inferred latch for \"T\[31\]\" at FPGA_Edge_Detection.vhd(99)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421571425 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "edge_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"edge_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733421572069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentOutput SevenSegmentOutput:SevenSegmentDisplay " "Elaborating entity \"SevenSegmentOutput\" for hierarchy \"SevenSegmentOutput:SevenSegmentDisplay\"" {  } { { "FPGA_Edge_Detection.vhd" "SevenSegmentDisplay" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733421572114 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733421572866 "|FPGA_Edge_Detection|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733421572866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733421573045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733421573045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733421573067 "|FPGA_Edge_Detection|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733421573067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733421573067 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733421573067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733421573067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733421573130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 18:59:33 2024 " "Processing ended: Thu Dec 05 18:59:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733421573130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733421573130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733421573130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733421573130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733421574467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733421574467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:59:34 2024 " "Processing started: Thu Dec 05 18:59:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733421574467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733421574467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733421574468 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733421574579 ""}
{ "Info" "0" "" "Project  = FPGA_Edge_Detection" {  } {  } 0 0 "Project  = FPGA_Edge_Detection" 0 0 "Fitter" 0 0 1733421574580 ""}
{ "Info" "0" "" "Revision = FPGA_Edge_Detection" {  } {  } 0 0 "Revision = FPGA_Edge_Detection" 0 0 "Fitter" 0 0 1733421574580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733421574671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733421574672 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_Edge_Detection 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FPGA_Edge_Detection\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733421574693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733421574744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733421574744 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733421574930 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733421574937 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733421575036 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733421575036 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733421575040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733421575040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733421575040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733421575040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733421575040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733421575040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733421575040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733421575040 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733421575040 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733421575040 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733421575040 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733421575041 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733421575041 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733421575041 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Edge_Detection.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Edge_Detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733421575474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733421575474 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1733421575475 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1733421575475 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733421575476 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1733421575476 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733421575477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733421575480 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733421575480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733421575480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733421575481 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733421575482 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733421575482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733421575482 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733421575482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733421575482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733421575482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733421575482 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733421575550 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733421575553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733421576997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733421577051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733421577075 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733421577186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733421577186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733421577697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/CS Projects/FPGA-Edge-Detection/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733421578766 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733421578766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733421578871 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1733421578871 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733421578871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733421578874 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733421579052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733421579057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733421579331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733421579331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733421579694 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733421580242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CS Projects/FPGA-Edge-Detection/vhdl/output_files/FPGA_Edge_Detection.fit.smsg " "Generated suppressed messages file D:/CS Projects/FPGA-Edge-Detection/vhdl/output_files/FPGA_Edge_Detection.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733421580569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6561 " "Peak virtual memory: 6561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733421580887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 18:59:40 2024 " "Processing ended: Thu Dec 05 18:59:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733421580887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733421580887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733421580887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733421580887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733421582069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733421582070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:59:41 2024 " "Processing started: Thu Dec 05 18:59:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733421582070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733421582070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733421582070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733421582385 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733421584260 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733421584340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733421585318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 18:59:45 2024 " "Processing ended: Thu Dec 05 18:59:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733421585318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733421585318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733421585318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733421585318 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733421585956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733421586686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733421586686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:59:46 2024 " "Processing started: Thu Dec 05 18:59:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733421586686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733421586686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Edge_Detection -c FPGA_Edge_Detection " "Command: quartus_sta FPGA_Edge_Detection -c FPGA_Edge_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733421586686 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733421586794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733421586933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733421586934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733421587000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733421587000 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Edge_Detection.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Edge_Detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733421587273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733421587274 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1733421587274 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1733421587274 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733421587275 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1733421587275 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733421587276 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1733421587282 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733421587283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421587286 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733421587287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421587291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421587294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421587296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421587298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421587299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733421587313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733421587344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733421587960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733421588028 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1733421588028 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1733421588028 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1733421588029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588045 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733421588058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733421588237 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1733421588237 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1733421588237 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1733421588237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733421588249 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733421589259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733421589259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733421589292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 18:59:49 2024 " "Processing ended: Thu Dec 05 18:59:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733421589292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733421589292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733421589292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733421589292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733421590487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733421590487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:59:50 2024 " "Processing started: Thu Dec 05 18:59:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733421590487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733421590487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733421590488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733421590956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Edge_Detection.vho D:/CS Projects/FPGA-Edge-Detection/vhdl/simulation/modelsim/ simulation " "Generated file FPGA_Edge_Detection.vho in folder \"D:/CS Projects/FPGA-Edge-Detection/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733421591008 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_7_1200mv_85c_board_slow.mod D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_7_1200mv_85c_board_slow.data " "Generated files \"D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_7_1200mv_85c_board_slow.mod\" and \"D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_7_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733421591049 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_7_1200mv_0c_board_slow.mod D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_7_1200mv_0c_board_slow.data " "Generated files \"D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_7_1200mv_0c_board_slow.mod\" and \"D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_7_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733421591050 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_min_1200mv_0c_board_fast.mod D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_min_1200mv_0c_board_fast.data " "Generated files \"D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_min_1200mv_0c_board_fast.mod\" and \"D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733421591050 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_board.mod D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_board.data " "Generated files \"D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_board.mod\" and \"D:/CS Projects/FPGA-Edge-Detection/vhdl/timing/stamp//FPGA_Edge_Detection_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733421591051 ""}
{ "Warning" "WQNETO_VIEWDRAW_SYM_GENERATION_FAMILY_NOT_SUPPORTED" "" "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" {  } {  } 0 199059 "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" 0 0 "EDA Netlist Writer" 0 -1 1733421591052 ""}
{ "Info" "IQNETO_DONE_IBIS_GENERATION" "D:/CS Projects/FPGA-Edge-Detection/vhdl/board/ibis/FPGA_Edge_Detection.ibs " "Generated IBIS Output File D:/CS Projects/FPGA-Edge-Detection/vhdl/board/ibis/FPGA_Edge_Detection.ibs for board level analysis" {  } {  } 0 199050 "Generated IBIS Output File %1!s! for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1733421591528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733421591548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 18:59:51 2024 " "Processing ended: Thu Dec 05 18:59:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733421591548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733421591548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733421591548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733421591548 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733421592186 ""}
