{
  "Top": "hash_table_top",
  "RtlTop": "hash_table_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "hash_table_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "s_axis_lup_req": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<htLookupReq<64>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_lup_req",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_axis_upd_req": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<htUpdateReq<64, 16>, 0>&",
      "srcSize": "192",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_upd_req",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m_axis_lup_rsp": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<htLookupResp<64, 16>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_lup_rsp",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "m_axis_upd_rsp": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<htUpdateResp<64, 16>, 0>&",
      "srcSize": "192",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_upd_rsp",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "regInsertFailureCount": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<16>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "regInsertFailureCount",
          "name": "regInsertFailureCount",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description {-display_name=Hash Table (cuckoo)}",
      "config_export -format=ip_catalog",
      "config_export -ipname=hash_table",
      "config_export -vendor=ethz.systems.fpga",
      "config_export -version=1.0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hash_table_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.2",
    "Uncertainty": "0.864",
    "IsCombinational": "0",
    "II": "2 ~ 87",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.200 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "ethz.systems.fpga",
    "Library": "hls",
    "Name": "hash_table",
    "Version": "1.0",
    "DisplayName": "Hash Table (cuckoo)",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "ethz_systems_fpga_hls_hash_table_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/yangz0e\/Desktop\/Vitis_with_100Gbps_TCP-IP_top_k\/fpga-network-stack\/hls\/hash_table\/hash_table.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hash_table_top_calculate_hashes.vhd",
      "impl\/vhdl\/hash_table_top_cuckooTables_9_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/hash_table_top_cuckooTables_18_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/hash_table_top_cuckooTables_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/hash_table_top_hash_table_top_Pipeline_insertLoop.vhd",
      "impl\/vhdl\/hash_table_top_mux_94_1_1_1.vhd",
      "impl\/vhdl\/hash_table_top_mux_94_16_1_1.vhd",
      "impl\/vhdl\/hash_table_top_mux_94_64_1_1.vhd",
      "impl\/vhdl\/hash_table_top_mux_98_6_1_1.vhd",
      "impl\/vhdl\/hash_table_top_mux_932_16_1_1.vhd",
      "impl\/vhdl\/hash_table_top_regslice_both.vhd",
      "impl\/vhdl\/hash_table_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hash_table_top_calculate_hashes.v",
      "impl\/verilog\/hash_table_top_cuckooTables_9_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/hash_table_top_cuckooTables_9_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/hash_table_top_cuckooTables_18_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/hash_table_top_cuckooTables_18_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/hash_table_top_cuckooTables_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/hash_table_top_cuckooTables_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/hash_table_top_hash_table_top_Pipeline_insertLoop.v",
      "impl\/verilog\/hash_table_top_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/hash_table_top_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/hash_table_top_mux_94_1_1_1.v",
      "impl\/verilog\/hash_table_top_mux_94_16_1_1.v",
      "impl\/verilog\/hash_table_top_mux_94_64_1_1.v",
      "impl\/verilog\/hash_table_top_mux_98_6_1_1.v",
      "impl\/verilog\/hash_table_top_mux_932_16_1_1.v",
      "impl\/verilog\/hash_table_top_regslice_both.v",
      "impl\/verilog\/hash_table_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hash_table_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axis_lup_req:s_axis_upd_req:m_axis_lup_rsp:m_axis_upd_rsp",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "s_axis_lup_req": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "96",
      "portPrefix": "s_axis_lup_req_",
      "ports": [
        "s_axis_lup_req_TDATA",
        "s_axis_lup_req_TREADY",
        "s_axis_lup_req_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_axis_lup_req"
        }]
    },
    "s_axis_upd_req": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "144",
      "portPrefix": "s_axis_upd_req_",
      "ports": [
        "s_axis_upd_req_TDATA",
        "s_axis_upd_req_TREADY",
        "s_axis_upd_req_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_axis_upd_req"
        }]
    },
    "m_axis_lup_rsp": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "120",
      "portPrefix": "m_axis_lup_rsp_",
      "ports": [
        "m_axis_lup_rsp_TDATA",
        "m_axis_lup_rsp_TREADY",
        "m_axis_lup_rsp_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "m_axis_lup_rsp"
        }]
    },
    "m_axis_upd_rsp": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "152",
      "portPrefix": "m_axis_upd_rsp_",
      "ports": [
        "m_axis_upd_rsp_TDATA",
        "m_axis_upd_rsp_TREADY",
        "m_axis_upd_rsp_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "m_axis_upd_rsp"
        }]
    },
    "regInsertFailureCount": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"regInsertFailureCount": "DATA"},
      "ports": ["regInsertFailureCount"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "regInsertFailureCount"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_lup_req_TDATA": {
      "dir": "in",
      "width": "96"
    },
    "s_axis_lup_req_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_lup_req_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_upd_req_TDATA": {
      "dir": "in",
      "width": "144"
    },
    "s_axis_upd_req_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_upd_req_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_lup_rsp_TDATA": {
      "dir": "out",
      "width": "120"
    },
    "m_axis_lup_rsp_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_lup_rsp_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_upd_rsp_TDATA": {
      "dir": "out",
      "width": "152"
    },
    "m_axis_upd_rsp_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_upd_rsp_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "regInsertFailureCount": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hash_table_top",
      "Instances": [
        {
          "ModuleName": "hash_table_top_Pipeline_insertLoop",
          "InstanceName": "grp_hash_table_top_Pipeline_insertLoop_fu_781",
          "Instances": [{
              "ModuleName": "calculate_hashes",
              "InstanceName": "call_ret2_calculate_hashes_fu_1647"
            }]
        },
        {
          "ModuleName": "calculate_hashes",
          "InstanceName": "grp_calculate_hashes_fu_844"
        }
      ]
    },
    "Info": {
      "calculate_hashes": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "hash_table_top_Pipeline_insertLoop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hash_table_top": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "calculate_hashes": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.20",
          "Uncertainty": "0.86",
          "Estimate": "1.759"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "0",
          "LUT": "6310",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "hash_table_top_Pipeline_insertLoop": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "45",
          "LatencyWorst": "81",
          "PipelineIIMin": "14",
          "PipelineIIMax": "81",
          "PipelineII": "14 ~ 81",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.20",
          "Uncertainty": "0.86",
          "Estimate": "2.312"
        },
        "Loops": [{
            "Name": "insertLoop",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "78",
            "Latency": "12 ~ 78",
            "PipelineII": "6",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "5263",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "11036",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "hash_table_top": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "10",
          "LatencyWorst": "86",
          "PipelineIIMin": "2",
          "PipelineIIMax": "87",
          "PipelineII": "2 ~ 87",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.20",
          "Uncertainty": "0.86",
          "Estimate": "2.319"
        },
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "6057",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "19947",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-18 14:41:53 +03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
