// Seed: 1657087464
module module_0 (
    input wand id_0,
    output wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    output uwire id_10,
    input wire id_11,
    output wand id_12,
    input wand id_13,
    input uwire id_14,
    input wor id_15,
    input wand id_16[-1 'd0 : 1],
    input supply1 id_17,
    input tri id_18,
    output uwire id_19
);
  bit id_21;
  assign module_1.id_15 = 0;
  final id_21 <= 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd13,
    parameter id_11 = 32'd38,
    parameter id_19 = 32'd6
) (
    output logic id_0,
    input supply0 id_1,
    input wand id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    input wor id_6,
    output wire id_7,
    input tri0 id_8
);
  always id_0 <= id_2;
  wire _id_10, _id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17, id_18;
  wire [id_10 : -1] _id_19;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_7,
      id_1,
      id_2,
      id_4,
      id_7,
      id_4,
      id_2,
      id_7,
      id_5,
      id_7,
      id_4,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_7
  );
  assign id_15 = -1;
  wire [!  id_11 : id_19  ==  1] id_20, id_21;
endmodule
