{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546757494442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546757494451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 07:51:34 2019 " "Processing started: Sun Jan 06 07:51:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546757494451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546757494451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemLogic -c SystemLogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemLogic -c SystemLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546757494451 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1546757495090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SystemLogic-SystemLogic_rtl " "Found design unit 1: SystemLogic-SystemLogic_rtl" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757506962 ""} { "Info" "ISGN_ENTITY_NAME" "1 SystemLogic " "Found entity 1: SystemLogic" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757506962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757506962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-MemoryController_rtl " "Found design unit 1: MemoryController-MemoryController_rtl" {  } { { "MemoryController.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/MemoryController.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757506965 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/MemoryController.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757506965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757506965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorydecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryDecoder-MemoryDecoder_rtl " "Found design unit 1: MemoryDecoder-MemoryDecoder_rtl" {  } { { "MemoryDecoder.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/MemoryDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757506968 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryDecoder " "Found entity 1: MemoryDecoder" {  } { { "MemoryDecoder.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/MemoryDecoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757506968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757506968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemorydecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testmemorydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestMemoryDecoder-TestMemoryDecoder_rtl " "Found design unit 1: TestMemoryDecoder-TestMemoryDecoder_rtl" {  } { { "TestMemoryDecoder.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/TestMemoryDecoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757506972 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestMemoryDecoder " "Found entity 1: TestMemoryDecoder" {  } { { "TestMemoryDecoder.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/TestMemoryDecoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757506972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757506972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SystemLogic " "Elaborating entity \"SystemLogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546757507036 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sparetablesel SystemLogic.vhd(46) " "VHDL Signal Declaration warning at SystemLogic.vhd(46): used explicit default value for signal \"sparetablesel\" because signal was never assigned a value" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1546757507038 "|SystemLogic"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sysctrltablesel SystemLogic.vhd(47) " "VHDL Signal Declaration warning at SystemLogic.vhd(47): used explicit default value for signal \"sysctrltablesel\" because signal was never assigned a value" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1546757507038 "|SystemLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemoryController MemoryController:memoryCtrl A:memorycontroller_rtl " "Elaborating entity \"MemoryController\" using architecture \"A:memorycontroller_rtl\" for hierarchy \"MemoryController:memoryCtrl\"" {  } { { "SystemLogic.vhd" "memoryCtrl" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546757507061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemoryDecoder MemoryDecoder:memoryDecoder A:memorydecoder_rtl " "Elaborating entity \"MemoryDecoder\" using architecture \"A:memorydecoder_rtl\" for hierarchy \"MemoryDecoder:memoryDecoder\"" {  } { { "SystemLogic.vhd" "memoryDecoder" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546757507080 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "n_busreq " "bidirectional pin \"n_busreq\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "n_reset " "bidirectional pin \"n_reset\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ctrl\[0\] " "bidirectional pin \"ctrl\[0\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ctrl\[1\] " "bidirectional pin \"ctrl\[1\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[0\] " "bidirectional pin \"io\[0\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[1\] " "bidirectional pin \"io\[1\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[2\] " "bidirectional pin \"io\[2\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[3\] " "bidirectional pin \"io\[3\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[4\] " "bidirectional pin \"io\[4\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[5\] " "bidirectional pin \"io\[5\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[6\] " "bidirectional pin \"io\[6\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io\[7\] " "bidirectional pin \"io\[7\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[0\] " "bidirectional pin \"io_ex\[0\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[1\] " "bidirectional pin \"io_ex\[1\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[2\] " "bidirectional pin \"io_ex\[2\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[3\] " "bidirectional pin \"io_ex\[3\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[4\] " "bidirectional pin \"io_ex\[4\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[5\] " "bidirectional pin \"io_ex\[5\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[6\] " "bidirectional pin \"io_ex\[6\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[7\] " "bidirectional pin \"io_ex\[7\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[8\] " "bidirectional pin \"io_ex\[8\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[9\] " "bidirectional pin \"io_ex\[9\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[10\] " "bidirectional pin \"io_ex\[10\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[11\] " "bidirectional pin \"io_ex\[11\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[12\] " "bidirectional pin \"io_ex\[12\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[13\] " "bidirectional pin \"io_ex\[13\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[14\] " "bidirectional pin \"io_ex\[14\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[15\] " "bidirectional pin \"io_ex\[15\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ex\[16\] " "bidirectional pin \"io_ex\[16\]\" has no driver" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1546757507486 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1546757507486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_memmapen GND " "Pin \"n_memmapen\" is stuck at GND" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546757507500 "|SystemLogic|n_memmapen"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546757507500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ma\[0\] " "No output dependent on input pin \"ma\[0\]\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|ma[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ma\[1\] " "No output dependent on input pin \"ma\[1\]\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|ma[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ma\[2\] " "No output dependent on input pin \"ma\[2\]\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|ma[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ma\[3\] " "No output dependent on input pin \"ma\[3\]\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|ma[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_rd " "No output dependent on input pin \"n_rd\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|n_rd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_busack " "No output dependent on input pin \"n_busack\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|n_busack"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cpuhalt " "No output dependent on input pin \"n_cpuhalt\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|n_cpuhalt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cpuwait " "No output dependent on input pin \"n_cpuwait\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|n_cpuwait"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cpum1 " "No output dependent on input pin \"n_cpum1\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|n_cpum1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cpurefresh " "No output dependent on input pin \"n_cpurefresh\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|n_cpurefresh"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cpuint " "No output dependent on input pin \"n_cpuint\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|n_cpuint"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cpunmi " "No output dependent on input pin \"n_cpunmi\"" {  } { { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757507531 "|SystemLogic|n_cpunmi"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1546757507531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546757507534 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546757507534 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "29 " "Implemented 29 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1546757507534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546757507534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546757507534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546757507647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 07:51:47 2019 " "Processing ended: Sun Jan 06 07:51:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546757507647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546757507647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546757507647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546757507647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546757510276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546757510285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 07:51:49 2019 " "Processing started: Sun Jan 06 07:51:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546757510285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1546757510285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SystemLogic -c SystemLogic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SystemLogic -c SystemLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1546757510285 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1546757510485 ""}
{ "Info" "0" "" "Project  = SystemLogic" {  } {  } 0 0 "Project  = SystemLogic" 0 0 "Fitter" 0 0 1546757510485 ""}
{ "Info" "0" "" "Revision = SystemLogic" {  } {  } 0 0 "Revision = SystemLogic" 0 0 "Fitter" 0 0 1546757510485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1546757510581 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SystemLogic EPM240T100C5 " "Selected device EPM240T100C5 for design \"SystemLogic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546757510585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546757510675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546757510675 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546757510725 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546757510734 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546757510958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546757510958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546757510958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546757510958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1546757510958 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546757510958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SystemLogic.sdc " "Synopsys Design Constraints File file not found: 'SystemLogic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546757511041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546757511042 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1546757511043 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1546757511043 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1546757511046 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1546757511046 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1546757511046 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1546757511046 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546757511048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546757511048 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1546757511051 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1546757511053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1546757511053 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1546757511060 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1546757511062 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1546757511063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1546757511063 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546757511063 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546757511109 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1546757511116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546757511209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546757511228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546757511230 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546757511254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546757511254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546757511263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546757511336 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546757511336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546757511362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546757511363 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1546757511363 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546757511363 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1546757511378 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546757511387 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "29 " "Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "n_busreq a permanently disabled " "Pin n_busreq has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { n_busreq } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_busreq" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 217 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "n_reset a permanently disabled " "Pin n_reset has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { n_reset } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 225 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ctrl\[0\] a permanently disabled " "Pin ctrl\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ctrl[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl\[0\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 184 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ctrl\[1\] a permanently disabled " "Pin ctrl\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ctrl[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl\[1\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 185 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[0\] a permanently disabled " "Pin io\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[0\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 186 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[1\] a permanently disabled " "Pin io\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[1\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 187 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[2\] a permanently disabled " "Pin io\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[2\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 188 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[3\] a permanently disabled " "Pin io\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[3\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[4\] a permanently disabled " "Pin io\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[4\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 190 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[5\] a permanently disabled " "Pin io\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[5\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[6\] a permanently disabled " "Pin io\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[6\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 192 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io\[7\] a permanently disabled " "Pin io\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[7\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[0\] a permanently disabled " "Pin io_ex\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[0\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 194 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[1\] a permanently disabled " "Pin io_ex\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[1\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[2\] a permanently disabled " "Pin io_ex\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[2\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 196 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[3\] a permanently disabled " "Pin io_ex\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[3\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[4\] a permanently disabled " "Pin io_ex\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[4\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 198 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[5\] a permanently disabled " "Pin io_ex\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[5\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 199 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[6\] a permanently disabled " "Pin io_ex\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[6\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 200 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[7\] a permanently disabled " "Pin io_ex\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[7\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 201 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[8\] a permanently disabled " "Pin io_ex\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[8\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 202 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[9\] a permanently disabled " "Pin io_ex\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[9\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 203 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[10\] a permanently disabled " "Pin io_ex\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[10\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[11\] a permanently disabled " "Pin io_ex\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[11\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 205 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[12\] a permanently disabled " "Pin io_ex\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[12\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 206 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[13\] a permanently disabled " "Pin io_ex\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[13\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 207 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[14\] a permanently disabled " "Pin io_ex\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[14\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 208 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[15\] a permanently disabled " "Pin io_ex\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[15\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 209 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_ex\[16\] a permanently disabled " "Pin io_ex\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { io_ex[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ex\[16\]" } } } } { "SystemLogic.vhd" "" { Text "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/SystemLogic.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/" { { 0 { 0 ""} 0 210 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1546757511439 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1546757511439 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1546757511442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/output_files/SystemLogic.fit.smsg " "Generated suppressed messages file C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/output_files/SystemLogic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546757511490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546757511578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 07:51:51 2019 " "Processing ended: Sun Jan 06 07:51:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546757511578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546757511578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546757511578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546757511578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1546757513932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546757513940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 07:51:53 2019 " "Processing started: Sun Jan 06 07:51:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546757513940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1546757513940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SystemLogic -c SystemLogic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SystemLogic -c SystemLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1546757513941 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1546757514432 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1546757514443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546757514603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 07:51:54 2019 " "Processing ended: Sun Jan 06 07:51:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546757514603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546757514603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546757514603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1546757514603 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1546757515274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1546757517191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546757517200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 07:51:56 2019 " "Processing started: Sun Jan 06 07:51:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546757517200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546757517200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SystemLogic -c SystemLogic " "Command: quartus_sta SystemLogic -c SystemLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546757517200 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1546757517403 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1546757517653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546757517744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1546757517744 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1546757517854 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1546757517909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SystemLogic.sdc " "Synopsys Design Constraints File file not found: 'SystemLogic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1546757517966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1546757517966 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1546757517966 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1546757517967 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1546757517969 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1546757517977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546757517982 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1546757517986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546757517991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546757517995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546757518000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546757518004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1546757518011 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1546757518021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546757518036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1546757518036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546757518106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 07:51:58 2019 " "Processing ended: Sun Jan 06 07:51:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546757518106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546757518106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546757518106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546757518106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546757520503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546757520512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 07:52:00 2019 " "Processing started: Sun Jan 06 07:52:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546757520512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546757520512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SystemLogic -c SystemLogic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SystemLogic -c SystemLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546757520512 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "SystemLogic.vho SystemLogic_vhd.sdo C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/simulation/modelsim/ simulation " "Generated files \"SystemLogic.vho\" and \"SystemLogic_vhd.sdo\" in directory \"C:/Users/marc/Documents/MyProjects/Zalt/Zalt/Decoder Board v1.0 - locked/Quartus 15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1546757521319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546757521380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 07:52:01 2019 " "Processing ended: Sun Jan 06 07:52:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546757521380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546757521380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546757521380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546757521380 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus II Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546757522080 ""}
