Protel Design System Design Rule Check
PCB File : I:\Git\My_Fly\PCB\Remotor.PcbDoc
Date     : 2017/10/3
Time     : 15:47:31

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0mil) ((InComponent('U2'))),((InComponent('U2')))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0mil) ((InComponent('USB1'))),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0mil) ((InComponent('U5'))),((InComponent('U5')))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0mil) ((InComponent('U1'))),((InComponent('U1')))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0mil) ((InComponent('U3'))),((InComponent('U3')))
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.101mil < 10mil) Between Text "U3" (937mil,1638mil) on Top Overlay And Arc (973.063mil,1620mil) on Top Overlay Silk Text to Silk Clearance [8.101mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28" (1099mil,1278mil) on Top Overlay And Arc (1275mil,755mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (998mil,252mil) on Top Overlay And Arc (1275mil,755mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :3

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.727mil < 10mil) Between Arc (931.559mil,1540.433mil) on Top Overlay And Pad U2-1(923.686mil,1519.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.727mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1275mil,755mil) on Top Overlay And Pad J1-J1(1758mil,626mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1275mil,755mil) on Top Overlay And Pad J1-J1(1756.166mil,883.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (-1265mil,755mil) on Top Overlay And Pad J2-J1(-782mil,626mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (-1265mil,755mil) on Top Overlay And Pad J2-J1(-783.834mil,883.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Arc (-380.685mil,1290.449mil) on Top Overlay And Pad P1-1(-351mil,1313mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.118mil < 10mil) Between Arc (-748mil,306.079mil) on Top Overlay And Pad Q1-1(-748.74mil,272.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.189mil < 10mil) Between Arc (832mil,1342mil) on Top Overlay And Pad C9-1(860mil,1351mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.41mil < 10mil) Between Arc (832mil,1342mil) on Top Overlay And Pad XTAL1-1(790mil,1343.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (176mil,1183mil)(176mil,1209mil) on Top Overlay And Pad R10-2(156mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (140mil,1183mil)(172mil,1183mil) on Top Overlay And Pad R10-2(156mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (172mil,1183mil)(172mil,1209mil) on Top Overlay And Pad R10-2(156mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (140mil,1183mil)(140mil,1209mil) on Top Overlay And Pad R10-2(156mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (176mil,1183mil)(208mil,1183mil) on Top Overlay And Pad R10-2(156mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (176mil,1223mil)(176mil,1249mil) on Top Overlay And Pad R10-1(156mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (140mil,1249mil)(172mil,1249mil) on Top Overlay And Pad R10-1(156mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (172mil,1223mil)(172mil,1249mil) on Top Overlay And Pad R10-1(156mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (140mil,1223mil)(140mil,1249mil) on Top Overlay And Pad R10-1(156mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (176mil,1249mil)(208mil,1249mil) on Top Overlay And Pad R10-1(156mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (176mil,1183mil)(176mil,1209mil) on Top Overlay And Pad R7-2(192mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (140mil,1183mil)(172mil,1183mil) on Top Overlay And Pad R7-2(192mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (172mil,1183mil)(172mil,1209mil) on Top Overlay And Pad R7-2(192mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (212mil,1183mil)(244mil,1183mil) on Top Overlay And Pad R7-2(192mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (212mil,1183mil)(212mil,1209mil) on Top Overlay And Pad R7-2(192mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (208mil,1183mil)(208mil,1209mil) on Top Overlay And Pad R7-2(192mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (176mil,1183mil)(208mil,1183mil) on Top Overlay And Pad R7-2(192mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (176mil,1223mil)(176mil,1249mil) on Top Overlay And Pad R7-1(192mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (140mil,1249mil)(172mil,1249mil) on Top Overlay And Pad R7-1(192mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (172mil,1223mil)(172mil,1249mil) on Top Overlay And Pad R7-1(192mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (212mil,1249mil)(244mil,1249mil) on Top Overlay And Pad R7-1(192mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (212mil,1223mil)(212mil,1249mil) on Top Overlay And Pad R7-1(192mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (208mil,1223mil)(208mil,1249mil) on Top Overlay And Pad R7-1(192mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (176mil,1249mil)(208mil,1249mil) on Top Overlay And Pad R7-1(192mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (1094mil,6mil)(1126mil,6mil) on Top Overlay And Pad C23-2(1110mil,20mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1126mil,6mil)(1126mil,32mil) on Top Overlay And Pad C23-2(1110mil,20mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1094mil,6mil)(1094mil,32mil) on Top Overlay And Pad C23-2(1110mil,20mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.032mil < 10mil) Between Track (1094mil,76mil)(1126mil,76mil) on Top Overlay And Pad C23-1(1110mil,58mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.062mil < 10mil) Between Track (1094mil,76mil)(1094mil,102mil) on Top Overlay And Pad C23-1(1110mil,58mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.062mil < 10mil) Between Track (1126mil,76mil)(1126mil,102mil) on Top Overlay And Pad C23-1(1110mil,58mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (1094mil,72mil)(1126mil,72mil) on Top Overlay And Pad C23-1(1110mil,58mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1126mil,46mil)(1126mil,72mil) on Top Overlay And Pad C23-1(1110mil,58mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1094mil,46mil)(1094mil,72mil) on Top Overlay And Pad C23-1(1110mil,58mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (935mil,-64mil)(935mil,1mil) on Top Overlay And Pad C27-2(962mil,-31.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.064mil < 10mil) Between Track (935mil,-64mil)(982mil,-64mil) on Top Overlay And Pad C27-2(962mil,-31.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Track (935mil,1mil)(982mil,1mil) on Top Overlay And Pad C27-2(962mil,-31.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (1064mil,-32mil)(1085mil,-32mil) on Top Overlay And Pad C27-1(1039mil,-31.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.064mil < 10mil) Between Track (1019mil,-64mil)(1074mil,-64mil) on Top Overlay And Pad C27-1(1039mil,-31.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Track (1018mil,1mil)(1074mil,1mil) on Top Overlay And Pad C27-1(1039mil,-31.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.196mil < 10mil) Between Track (1019mil,28.678mil)(1019mil,33mil) on Top Overlay And Pad U7-4(1039mil,53.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (1019mil,148mil)(1019mil,153mil) on Top Overlay And Pad U7-6(1039mil,128mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.196mil < 10mil) Between Track (959mil,28.678mil)(959mil,33mil) on Top Overlay And Pad U7-3(939mil,53.196mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (959mil,148mil)(959mil,153mil) on Top Overlay And Pad U7-1(939mil,128mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (785mil,113mil)(817mil,113mil) on Top Overlay And Pad R12-2(801mil,99mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (785mil,87mil)(785mil,113mil) on Top Overlay And Pad R12-2(801mil,99mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (817mil,87mil)(817mil,113mil) on Top Overlay And Pad R12-2(801mil,99mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (785mil,47mil)(817mil,47mil) on Top Overlay And Pad R12-1(801mil,61mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (785mil,47mil)(785mil,73mil) on Top Overlay And Pad R12-1(801mil,61mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (817mil,47mil)(817mil,73mil) on Top Overlay And Pad R12-1(801mil,61mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (785mil,-30mil)(817mil,-30mil) on Top Overlay And Pad C16-2(801mil,-16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (817mil,-30mil)(817mil,-4mil) on Top Overlay And Pad C16-2(801mil,-16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (785mil,-30mil)(785mil,-4mil) on Top Overlay And Pad C16-2(801mil,-16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (785mil,36mil)(817mil,36mil) on Top Overlay And Pad C16-1(801mil,22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (817mil,10mil)(817mil,36mil) on Top Overlay And Pad C16-1(801mil,22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (785mil,10mil)(785mil,36mil) on Top Overlay And Pad C16-1(801mil,22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.804mil < 10mil) Between Track (684mil,64mil)(719mil,64mil) on Top Overlay And Pad U6-4(738.804mil,84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.196mil < 10mil) Between Track (759mil,64mil)(763.322mil,64mil) on Top Overlay And Pad U6-4(738.804mil,84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (639mil,64mil)(644mil,64mil) on Top Overlay And Pad U6-5(664mil,84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (684mil,64mil)(719mil,64mil) on Top Overlay And Pad U6-5(664mil,84mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.624mil < 10mil) Between Text "U6" (725mil,-86mil) on Top Overlay And Pad U6-2(701.402mil,-16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.196mil < 10mil) Between Track (759mil,4mil)(763.322mil,4mil) on Top Overlay And Pad U6-3(738.804mil,-16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (639mil,4mil)(644mil,4mil) on Top Overlay And Pad U6-1(664mil,-16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.031mil < 10mil) Between Text "C19" (781mil,138mil) on Top Overlay And Pad C19-2(738mil,144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (722mil,130mil)(722mil,156mil) on Top Overlay And Pad C19-2(738mil,144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (754mil,130mil)(754mil,156mil) on Top Overlay And Pad C19-2(738mil,144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (722mil,130mil)(754mil,130mil) on Top Overlay And Pad C19-2(738mil,144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (722mil,170mil)(722mil,196mil) on Top Overlay And Pad C19-1(738mil,182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (754mil,170mil)(754mil,196mil) on Top Overlay And Pad C19-1(738mil,182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.031mil < 10mil) Between Text "C19" (781mil,138mil) on Top Overlay And Pad C19-1(738mil,182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (722mil,196mil)(754mil,196mil) on Top Overlay And Pad C19-1(738mil,182mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (630mil,426mil)(656mil,426mil) on Top Overlay And Pad C20-2(644mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (630mil,462mil)(630mil,494mil) on Top Overlay And Pad C20-2(644mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (630mil,462mil)(656mil,462mil) on Top Overlay And Pad C20-2(644mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (630mil,458mil)(656mil,458mil) on Top Overlay And Pad C20-2(644mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (630mil,426mil)(630mil,458mil) on Top Overlay And Pad C20-2(644mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (670mil,426mil)(696mil,426mil) on Top Overlay And Pad C20-1(682mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (696mil,462mil)(696mil,494mil) on Top Overlay And Pad C20-1(682mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (670mil,462mil)(696mil,462mil) on Top Overlay And Pad C20-1(682mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (670mil,458mil)(696mil,458mil) on Top Overlay And Pad C20-1(682mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (696mil,426mil)(696mil,458mil) on Top Overlay And Pad C20-1(682mil,442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (636mil,217mil)(636mil,282mil) on Top Overlay And Pad C12-2(663mil,249.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Track (636mil,282mil)(683mil,282mil) on Top Overlay And Pad C12-2(663mil,249.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.064mil < 10mil) Between Track (636mil,217mil)(683mil,217mil) on Top Overlay And Pad C12-2(663mil,249.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C18" (650mil,222mil) on Top Overlay And Pad C12-2(663mil,249.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (765mil,249mil)(786mil,249mil) on Top Overlay And Pad C12-1(740mil,249.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.064mil < 10mil) Between Track (720mil,217mil)(775mil,217mil) on Top Overlay And Pad C12-1(740mil,249.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Track (719mil,282mil)(775mil,282mil) on Top Overlay And Pad C12-1(740mil,249.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (1090mil,1268mil)(1090mil,1300mil) on Top Overlay And Pad R23-2(1076mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1064mil,1300mil)(1090mil,1300mil) on Top Overlay And Pad R23-2(1076mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1064mil,1304mil)(1090mil,1304mil) on Top Overlay And Pad R23-2(1076mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1064mil,1336mil)(1090mil,1336mil) on Top Overlay And Pad R23-2(1076mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (1090mil,1304mil)(1090mil,1336mil) on Top Overlay And Pad R23-2(1076mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.835mil < 10mil) Between Text "R23" (1098mil,1309mil) on Top Overlay And Pad R23-2(1076mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (1024mil,1268mil)(1024mil,1300mil) on Top Overlay And Pad R23-1(1038mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1024mil,1300mil)(1050mil,1300mil) on Top Overlay And Pad R23-1(1038mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1024mil,1304mil)(1050mil,1304mil) on Top Overlay And Pad R23-1(1038mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1024mil,1336mil)(1050mil,1336mil) on Top Overlay And Pad R23-1(1038mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (1024mil,1304mil)(1024mil,1336mil) on Top Overlay And Pad R23-1(1038mil,1320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (1024mil,1268mil)(1024mil,1300mil) on Top Overlay And Pad R28-2(1038mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1024mil,1268mil)(1050mil,1268mil) on Top Overlay And Pad R28-2(1038mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1024mil,1300mil)(1050mil,1300mil) on Top Overlay And Pad R28-2(1038mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1024mil,1304mil)(1050mil,1304mil) on Top Overlay And Pad R28-2(1038mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (1024mil,1304mil)(1024mil,1336mil) on Top Overlay And Pad R28-2(1038mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (1090mil,1268mil)(1090mil,1300mil) on Top Overlay And Pad R28-1(1076mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1064mil,1268mil)(1090mil,1268mil) on Top Overlay And Pad R28-1(1076mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (1064mil,1300mil)(1090mil,1300mil) on Top Overlay And Pad R28-1(1076mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (1064mil,1304mil)(1090mil,1304mil) on Top Overlay And Pad R28-1(1076mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (1090mil,1304mil)(1090mil,1336mil) on Top Overlay And Pad R28-1(1076mil,1284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-1042mil,1273mil)(-1042mil,1305mil) on Top Overlay And Pad R24-2(-1028mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (-1042mil,1309mil)(-1042mil,1341mil) on Top Overlay And Pad R24-2(-1028mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-1042mil,1309mil)(-1016mil,1309mil) on Top Overlay And Pad R24-2(-1028mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1042mil,1273mil)(-1016mil,1273mil) on Top Overlay And Pad R24-2(-1028mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1042mil,1305mil)(-1016mil,1305mil) on Top Overlay And Pad R24-2(-1028mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-1002mil,1309mil)(-976mil,1309mil) on Top Overlay And Pad R24-1(-990mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-976mil,1273mil)(-976mil,1305mil) on Top Overlay And Pad R24-1(-990mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1002mil,1273mil)(-976mil,1273mil) on Top Overlay And Pad R24-1(-990mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1002mil,1305mil)(-976mil,1305mil) on Top Overlay And Pad R24-1(-990mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (-976mil,1309mil)(-976mil,1341mil) on Top Overlay And Pad R24-1(-990mil,1289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1002mil,1309mil)(-976mil,1309mil) on Top Overlay And Pad R29-2(-990mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (-976mil,1273mil)(-976mil,1305mil) on Top Overlay And Pad R29-2(-990mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-1002mil,1305mil)(-976mil,1305mil) on Top Overlay And Pad R29-2(-990mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1002mil,1341mil)(-976mil,1341mil) on Top Overlay And Pad R29-2(-990mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-976mil,1309mil)(-976mil,1341mil) on Top Overlay And Pad R29-2(-990mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (-1042mil,1273mil)(-1042mil,1305mil) on Top Overlay And Pad R29-1(-1028mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-1042mil,1309mil)(-1042mil,1341mil) on Top Overlay And Pad R29-1(-1028mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1042mil,1309mil)(-1016mil,1309mil) on Top Overlay And Pad R29-1(-1028mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-1042mil,1305mil)(-1016mil,1305mil) on Top Overlay And Pad R29-1(-1028mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-1042mil,1341mil)(-1016mil,1341mil) on Top Overlay And Pad R29-1(-1028mil,1325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (359mil,132.032mil)(391mil,132.032mil) on Top Overlay And Pad C26-2(375mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.125mil < 10mil) Between Track (353.064mil,94mil)(353.064mil,131mil) on Top Overlay And Pad C26-2(375mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.125mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (359mil,106.032mil)(359mil,132.032mil) on Top Overlay And Pad C26-2(375mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (391mil,106.032mil)(391mil,132.032mil) on Top Overlay And Pad C26-2(375mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Track (313.064mil,131mil)(353.064mil,131mil) on Top Overlay And Pad C26-2(375mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (359mil,66.032mil)(391mil,66.032mil) on Top Overlay And Pad C26-1(375mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (359mil,66.032mil)(359mil,92.032mil) on Top Overlay And Pad C26-1(375mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (391mil,66.032mil)(391mil,92.032mil) on Top Overlay And Pad C26-1(375mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (353.064mil,94mil)(353.064mil,131mil) on Top Overlay And Pad C26-1(375mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.125mil < 10mil) Between Track (353.064mil,34mil)(353.064mil,71mil) on Top Overlay And Pad C26-1(375mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.125mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.842mil < 10mil) Between Text "C26" (366mil,39.032mil) on Top Overlay And Pad C26-1(375mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.676mil < 10mil) Between Track (308mil,66.032mil)(308mil,92.032mil) on Top Overlay And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.676mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Track (359mil,66.032mil)(359mil,92.032mil) on Top Overlay And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Track (308mil,106.032mil)(308mil,132.032mil) on Top Overlay And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (313.064mil,94mil)(313.064mil,131mil) on Top Overlay And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (353.064mil,94mil)(353.064mil,131mil) on Top Overlay And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.967mil < 10mil) Between Track (359mil,106.032mil)(359mil,132.032mil) on Top Overlay And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (313.064mil,131mil)(353.064mil,131mil) on Top Overlay And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Track (276mil,66.032mil)(308mil,66.032mil) on Top Overlay And Pad C22-1(333mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Track (308mil,66.032mil)(308mil,92.032mil) on Top Overlay And Pad C22-1(333mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.031mil < 10mil) Between Track (359mil,66.032mil)(391mil,66.032mil) on Top Overlay And Pad C22-1(333mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.031mil < 10mil) Between Track (359mil,66.032mil)(359mil,92.032mil) on Top Overlay And Pad C22-1(333mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (313.064mil,34mil)(313.064mil,71mil) on Top Overlay And Pad C22-1(333mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (353.064mil,34mil)(353.064mil,71mil) on Top Overlay And Pad C22-1(333mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (313.064mil,34mil)(353.064mil,34mil) on Top Overlay And Pad C22-1(333mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (276mil,132.032mil)(308mil,132.032mil) on Top Overlay And Pad R19-2(292mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (276mil,106.032mil)(276mil,132.032mil) on Top Overlay And Pad R19-2(292mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (308mil,106.032mil)(308mil,132.032mil) on Top Overlay And Pad R19-2(292mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.253mil < 10mil) Between Track (313.064mil,94mil)(313.064mil,131mil) on Top Overlay And Pad R19-2(292mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.717mil < 10mil) Between Track (313.064mil,131mil)(353.064mil,131mil) on Top Overlay And Pad R19-2(292mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (276mil,66.032mil)(308mil,66.032mil) on Top Overlay And Pad R19-1(292mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (276mil,66.032mil)(276mil,92.032mil) on Top Overlay And Pad R19-1(292mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (308mil,66.032mil)(308mil,92.032mil) on Top Overlay And Pad R19-1(292mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.068mil < 10mil) Between Track (313.064mil,94mil)(313.064mil,131mil) on Top Overlay And Pad R19-1(292mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.068mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.253mil < 10mil) Between Track (313.064mil,34mil)(313.064mil,71mil) on Top Overlay And Pad R19-1(292mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (63mil,132.032mil)(95mil,132.032mil) on Top Overlay And Pad R22-2(79mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (63mil,106.032mil)(63mil,132.032mil) on Top Overlay And Pad R22-2(79mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (95mil,106.032mil)(95mil,132.032mil) on Top Overlay And Pad R22-2(79mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (99mil,132.032mil)(131mil,132.032mil) on Top Overlay And Pad R22-2(79mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (99mil,106.032mil)(99mil,132.032mil) on Top Overlay And Pad R22-2(79mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (63mil,66.032mil)(95mil,66.032mil) on Top Overlay And Pad R22-1(79mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (63mil,66.032mil)(63mil,92.032mil) on Top Overlay And Pad R22-1(79mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (95mil,66.032mil)(95mil,92.032mil) on Top Overlay And Pad R22-1(79mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (99mil,66.032mil)(131mil,66.032mil) on Top Overlay And Pad R22-1(79mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (99mil,66.032mil)(99mil,92.032mil) on Top Overlay And Pad R22-1(79mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-115mil,132.032mil)(-83mil,132.032mil) on Top Overlay And Pad R21-2(-99mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-119mil,106.032mil)(-119mil,132.032mil) on Top Overlay And Pad R21-2(-99mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-115mil,106.032mil)(-115mil,132.032mil) on Top Overlay And Pad R21-2(-99mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-83mil,106.032mil)(-83mil,132.032mil) on Top Overlay And Pad R21-2(-99mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (-151mil,132.032mil)(-119mil,132.032mil) on Top Overlay And Pad R21-2(-99mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-119mil,66.032mil)(-119mil,92.032mil) on Top Overlay And Pad R21-1(-99mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-115mil,66.032mil)(-83mil,66.032mil) on Top Overlay And Pad R21-1(-99mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-115mil,66.032mil)(-115mil,92.032mil) on Top Overlay And Pad R21-1(-99mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-83mil,66.032mil)(-83mil,92.032mil) on Top Overlay And Pad R21-1(-99mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (-151mil,66.032mil)(-119mil,66.032mil) on Top Overlay And Pad R21-1(-99mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (-115mil,132.032mil)(-83mil,132.032mil) on Top Overlay And Pad R18-2(-135mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-151mil,106.032mil)(-151mil,132.032mil) on Top Overlay And Pad R18-2(-135mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-119mil,106.032mil)(-119mil,132.032mil) on Top Overlay And Pad R18-2(-135mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-115mil,106.032mil)(-115mil,132.032mil) on Top Overlay And Pad R18-2(-135mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-151mil,132.032mil)(-119mil,132.032mil) on Top Overlay And Pad R18-2(-135mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-151mil,66.032mil)(-151mil,92.032mil) on Top Overlay And Pad R18-1(-135mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-119mil,66.032mil)(-119mil,92.032mil) on Top Overlay And Pad R18-1(-135mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (-115mil,66.032mil)(-83mil,66.032mil) on Top Overlay And Pad R18-1(-135mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (-115mil,66.032mil)(-115mil,92.032mil) on Top Overlay And Pad R18-1(-135mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-151mil,66.032mil)(-119mil,66.032mil) on Top Overlay And Pad R18-1(-135mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Track (-209mil,66.032mil)(-209mil,92.032mil) on Top Overlay And Pad C28-2(-182.936mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.095mil < 10mil) Between Track (-209mil,106.032mil)(-209mil,132.032mil) on Top Overlay And Pad C28-2(-182.936mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-162.936mil,94mil)(-162.936mil,131mil) on Top Overlay And Pad C28-2(-182.936mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (-202.936mil,131mil)(-162.936mil,131mil) on Top Overlay And Pad C28-2(-182.936mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-202.936mil,94mil)(-202.936mil,131mil) on Top Overlay And Pad C28-2(-182.936mil,110.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-202.936mil,34mil)(-162.936mil,34mil) on Top Overlay And Pad C28-1(-183mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.031mil < 10mil) Between Track (-209mil,66.032mil)(-209mil,92.032mil) on Top Overlay And Pad C28-1(-183mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (-202.936mil,34mil)(-202.936mil,71mil) on Top Overlay And Pad C28-1(-183mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (-162.936mil,34mil)(-162.936mil,71mil) on Top Overlay And Pad C28-1(-183mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.031mil < 10mil) Between Track (-241mil,66.032mil)(-209mil,66.032mil) on Top Overlay And Pad C28-1(-183mil,54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.053mil < 10mil) Between Track (-278mil,132.032mil)(-246mil,132.032mil) on Top Overlay And Pad C29-2(-225mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.053mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Track (-246mil,106.032mil)(-246mil,132.032mil) on Top Overlay And Pad C29-2(-225mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-241mil,106.032mil)(-241mil,132.032mil) on Top Overlay And Pad C29-2(-225mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-209mil,106.032mil)(-209mil,132.032mil) on Top Overlay And Pad C29-2(-225mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.674mil < 10mil) Between Track (-202.936mil,131mil)(-162.936mil,131mil) on Top Overlay And Pad C29-2(-225mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.674mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.253mil < 10mil) Between Track (-202.936mil,94mil)(-202.936mil,131mil) on Top Overlay And Pad C29-2(-225mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-241mil,132.032mil)(-209mil,132.032mil) on Top Overlay And Pad C29-2(-225mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.053mil < 10mil) Between Track (-278mil,66.032mil)(-246mil,66.032mil) on Top Overlay And Pad C29-1(-225mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.053mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Track (-246mil,66.032mil)(-246mil,92.032mil) on Top Overlay And Pad C29-1(-225mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-241mil,66.032mil)(-241mil,92.032mil) on Top Overlay And Pad C29-1(-225mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-209mil,66.032mil)(-209mil,92.032mil) on Top Overlay And Pad C29-1(-225mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.994mil < 10mil) Between Track (-202.936mil,94mil)(-202.936mil,131mil) on Top Overlay And Pad C29-1(-225mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.253mil < 10mil) Between Track (-202.936mil,34mil)(-202.936mil,71mil) on Top Overlay And Pad C29-1(-225mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-241mil,66.032mil)(-209mil,66.032mil) on Top Overlay And Pad C29-1(-225mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-278mil,66.032mil)(-246mil,66.032mil) on Top Overlay And Pad C25-2(-262mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-246mil,66.032mil)(-246mil,92.032mil) on Top Overlay And Pad C25-2(-262mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-278mil,66.032mil)(-278mil,92.032mil) on Top Overlay And Pad C25-2(-262mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Track (-241mil,66.032mil)(-241mil,92.032mil) on Top Overlay And Pad C25-2(-262mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.053mil < 10mil) Between Track (-241mil,66.032mil)(-209mil,66.032mil) on Top Overlay And Pad C25-2(-262mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.053mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-278mil,132.032mil)(-246mil,132.032mil) on Top Overlay And Pad C25-1(-262mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-246mil,106.032mil)(-246mil,132.032mil) on Top Overlay And Pad C25-1(-262mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-278mil,106.032mil)(-278mil,132.032mil) on Top Overlay And Pad C25-1(-262mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Track (-241mil,106.032mil)(-241mil,132.032mil) on Top Overlay And Pad C25-1(-262mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.053mil < 10mil) Between Track (-241mil,132.032mil)(-209mil,132.032mil) on Top Overlay And Pad C25-1(-262mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.053mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-372mil,132.032mil)(-340mil,132.032mil) on Top Overlay And Pad C24-2(-356mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-372mil,106.032mil)(-372mil,132.032mil) on Top Overlay And Pad C24-2(-356mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-340mil,106.032mil)(-340mil,132.032mil) on Top Overlay And Pad C24-2(-356mil,118.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (-372mil,66.032mil)(-340mil,66.032mil) on Top Overlay And Pad C24-1(-356mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-372mil,66.032mil)(-372mil,92.032mil) on Top Overlay And Pad C24-1(-356mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (-340mil,66.032mil)(-340mil,92.032mil) on Top Overlay And Pad C24-1(-356mil,80.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.416mil < 10mil) Between Track (440mil,1511mil)(472mil,1511mil) on Top Overlay And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.416mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Track (514mil,1509.5mil)(554mil,1509.5mil) on Top Overlay And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.285mil < 10mil) Between Track (472mil,1485mil)(472mil,1511mil) on Top Overlay And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (476.064mil,1484.532mil)(476.064mil,1510.532mil) on Top Overlay And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.125mil < 10mil) Between Track (514mil,1473.5mil)(514mil,1509.5mil) on Top Overlay And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.125mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (508.064mil,1484.532mil)(508.064mil,1510.532mil) on Top Overlay And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (476.064mil,1510.532mil)(508.064mil,1510.532mil) on Top Overlay And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.009mil < 10mil) Between Track (440mil,1445mil)(472mil,1445mil) on Top Overlay And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.285mil < 10mil) Between Track (472mil,1445mil)(472mil,1471mil) on Top Overlay And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (476.064mil,1444.532mil)(476.064mil,1470.532mil) on Top Overlay And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.125mil < 10mil) Between Track (514mil,1413.5mil)(514mil,1449.5mil) on Top Overlay And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.125mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (508.064mil,1444.532mil)(508.064mil,1470.532mil) on Top Overlay And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.278mil < 10mil) Between Track (514mil,1473.5mil)(514mil,1509.5mil) on Top Overlay And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (476.064mil,1444.532mil)(508.064mil,1444.532mil) on Top Overlay And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (522.064mil,1466.5mil)(532.564mil,1456mil) on Top Overlay And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (532.564mil,1456mil)(543.064mil,1466.5mil) on Top Overlay And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (522.064mil,1466.5mil)(543.064mil,1466.5mil) on Top Overlay And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.425mil < 10mil) Between Track (508.064mil,1444.532mil)(508.064mil,1470.532mil) on Top Overlay And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (514mil,1509.5mil)(554mil,1509.5mil) on Top Overlay And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (514mil,1473.5mil)(514mil,1509.5mil) on Top Overlay And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (554mil,1473.5mil)(554mil,1509.5mil) on Top Overlay And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.031mil < 10mil) Between Track (508.064mil,1484.532mil)(508.064mil,1510.532mil) on Top Overlay And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (522.064mil,1466.5mil)(532.564mil,1456mil) on Top Overlay And Pad LED2-2(534mil,1434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (532.564mil,1456mil)(543.064mil,1466.5mil) on Top Overlay And Pad LED2-2(534mil,1434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (554mil,1413.5mil)(554mil,1449.5mil) on Top Overlay And Pad LED2-2(534mil,1434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (514mil,1413.5mil)(554mil,1413.5mil) on Top Overlay And Pad LED2-2(534mil,1434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (514mil,1413.5mil)(514mil,1449.5mil) on Top Overlay And Pad LED2-2(534mil,1434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.967mil < 10mil) Between Track (508.064mil,1444.532mil)(508.064mil,1470.532mil) on Top Overlay And Pad LED2-2(534mil,1434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.967mil < 10mil) Between Track (476.064mil,1444.532mil)(508.064mil,1444.532mil) on Top Overlay And Pad LED2-2(534mil,1434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (403mil,1467mil)(413.5mil,1456.5mil) on Top Overlay And Pad LED3-1(415mil,1489mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.472mil < 10mil) Between Track (440mil,1445mil)(440mil,1471mil) on Top Overlay And Pad LED3-1(415mil,1489mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (394.936mil,1474mil)(394.936mil,1510mil) on Top Overlay And Pad LED3-1(415mil,1489mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Track (440mil,1485mil)(440mil,1511mil) on Top Overlay And Pad LED3-1(415mil,1489mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (434.936mil,1474mil)(434.936mil,1510mil) on Top Overlay And Pad LED3-1(415mil,1489mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (413.5mil,1456.5mil)(424mil,1467mil) on Top Overlay And Pad LED3-1(415mil,1489mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (403mil,1467mil)(424mil,1467mil) on Top Overlay And Pad LED3-1(415mil,1489mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Track (394.936mil,1510mil)(434.936mil,1510mil) on Top Overlay And Pad LED3-1(415mil,1489mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (403mil,1467mil)(413.5mil,1456.5mil) on Top Overlay And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (394.936mil,1414mil)(394.936mil,1450mil) on Top Overlay And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Track (440mil,1445mil)(472mil,1445mil) on Top Overlay And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Track (440mil,1445mil)(440mil,1471mil) on Top Overlay And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (434.936mil,1414mil)(434.936mil,1450mil) on Top Overlay And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (413.5mil,1456.5mil)(424mil,1467mil) on Top Overlay And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (394.936mil,1414mil)(434.936mil,1414mil) on Top Overlay And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (440mil,1511mil)(472mil,1511mil) on Top Overlay And Pad R26-2(456mil,1497mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (440mil,1485mil)(440mil,1511mil) on Top Overlay And Pad R26-2(456mil,1497mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (472mil,1485mil)(472mil,1511mil) on Top Overlay And Pad R26-2(456mil,1497mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.253mil < 10mil) Between Track (434.936mil,1474mil)(434.936mil,1510mil) on Top Overlay And Pad R26-2(456mil,1497mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.285mil < 10mil) Between Track (476.064mil,1484.532mil)(476.064mil,1510.532mil) on Top Overlay And Pad R26-2(456mil,1497mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.727mil < 10mil) Between Track (394.936mil,1510mil)(434.936mil,1510mil) on Top Overlay And Pad R26-2(456mil,1497mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.727mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.009mil < 10mil) Between Track (476.064mil,1510.532mil)(508.064mil,1510.532mil) on Top Overlay And Pad R26-2(456mil,1497mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (440mil,1445mil)(472mil,1445mil) on Top Overlay And Pad R26-1(456mil,1459mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (440mil,1445mil)(440mil,1471mil) on Top Overlay And Pad R26-1(456mil,1459mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (472mil,1445mil)(472mil,1471mil) on Top Overlay And Pad R26-1(456mil,1459mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.253mil < 10mil) Between Track (434.936mil,1414mil)(434.936mil,1450mil) on Top Overlay And Pad R26-1(456mil,1459mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.285mil < 10mil) Between Track (476.064mil,1444.532mil)(476.064mil,1470.532mil) on Top Overlay And Pad R26-1(456mil,1459mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.518mil < 10mil) Between Track (434.936mil,1474mil)(434.936mil,1510mil) on Top Overlay And Pad R26-1(456mil,1459mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.416mil < 10mil) Between Track (476.064mil,1444.532mil)(508.064mil,1444.532mil) on Top Overlay And Pad R26-1(456mil,1459mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.416mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (212mil,1183mil)(244mil,1183mil) on Top Overlay And Pad R9-2(228mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (244mil,1183mil)(244mil,1209mil) on Top Overlay And Pad R9-2(228mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (212mil,1183mil)(212mil,1209mil) on Top Overlay And Pad R9-2(228mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Track (208mil,1183mil)(208mil,1209mil) on Top Overlay And Pad R9-2(228mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.145mil < 10mil) Between Track (176mil,1183mil)(208mil,1183mil) on Top Overlay And Pad R9-2(228mil,1197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.031mil < 10mil) Between Track (212mil,1249mil)(244mil,1249mil) on Top Overlay And Pad R9-1(228mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.031mil]
Rule Violations :306

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R7-2(192mil,1197mil) on Top Layer And Pad R10-2(156mil,1197mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.82mil < 10mil) Between Via (182mil,1166mil) from Top Layer to Bottom Layer And Pad R10-2(156mil,1197mil) on Top Layer [Top Solder] Mask Sliver [6.82mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R7-1(192mil,1235mil) on Top Layer And Pad R10-1(156mil,1235mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R9-2(228mil,1197mil) on Top Layer And Pad R7-2(192mil,1197mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Via (182mil,1166mil) from Top Layer to Bottom Layer And Pad R7-2(192mil,1197mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R9-1(228mil,1235mil) on Top Layer And Pad R7-1(192mil,1235mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad R17-1(1110mil,90mil) on Top Layer And Pad C23-1(1110mil,58mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.189mil < 10mil) Between Via (1141mil,58mil) from Top Layer to Bottom Layer And Pad C23-1(1110mil,58mil) on Top Layer [Top Solder] Mask Sliver [2.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.064mil < 10mil) Between Via (962mil,-81mil) from Top Layer to Bottom Layer And Pad C27-2(962mil,-31.936mil) on Top Layer [Top Solder] Mask Sliver [7.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad U7-5(1039mil,90.598mil) on Top Layer And Pad U7-4(1039mil,53.196mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad U7-5(1039mil,90.598mil) on Top Layer And Pad U7-6(1039mil,128mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad U7-1(939mil,128mil) on Top Layer And Pad U7-2(939mil,90.598mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad U7-3(939mil,53.196mil) on Top Layer And Pad U7-2(939mil,90.598mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad U6-1(664mil,-16mil) on Top Layer And Pad U6-2(701.402mil,-16mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad U6-3(738.804mil,-16mil) on Top Layer And Pad U6-2(701.402mil,-16mil) on Top Layer [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R15-2(644mil,478mil) on Top Layer And Pad C20-2(644mil,442mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R15-1(682mil,478mil) on Top Layer And Pad C20-1(682mil,442mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Via (619mil,246mil) from Top Layer to Bottom Layer And Pad C12-2(663mil,249.064mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R28-1(1076mil,1284mil) on Top Layer And Pad R23-2(1076mil,1320mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R28-2(1038mil,1284mil) on Top Layer And Pad R23-1(1038mil,1320mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R29-1(-1028mil,1325mil) on Top Layer And Pad R24-2(-1028mil,1289mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R29-2(-990mil,1325mil) on Top Layer And Pad R24-1(-990mil,1289mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.125mil < 10mil) Between Pad C22-2(333.064mil,110.5mil) on Top Layer And Pad C26-2(375mil,118.032mil) on Top Layer [Top Solder] Mask Sliver [7.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.125mil < 10mil) Between Pad C22-2(333.064mil,110.5mil) on Top Layer And Pad C26-1(375mil,80.032mil) on Top Layer [Top Solder] Mask Sliver [7.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.189mil < 10mil) Between Pad C22-1(333mil,54mil) on Top Layer And Pad C26-1(375mil,80.032mil) on Top Layer [Top Solder] Mask Sliver [7.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.253mil < 10mil) Between Pad R19-1(292mil,80.032mil) on Top Layer And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Solder] Mask Sliver [6.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.253mil < 10mil) Between Pad R19-2(292mil,118.032mil) on Top Layer And Pad C22-2(333.064mil,110.5mil) on Top Layer [Top Solder] Mask Sliver [6.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Pad R19-1(292mil,80.032mil) on Top Layer And Pad C22-1(333mil,54mil) on Top Layer [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R20-2(115mil,118.032mil) on Top Layer And Pad R22-2(79mil,118.032mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R20-1(115mil,80.032mil) on Top Layer And Pad R22-1(79mil,80.032mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R18-2(-135mil,118.032mil) on Top Layer And Pad R21-2(-99mil,118.032mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.378mil < 10mil) Between Pad R18-1(-135mil,80.032mil) on Top Layer And Pad R21-1(-99mil,80.032mil) on Top Layer [Top Solder] Mask Sliver [4.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.253mil < 10mil) Between Pad C29-1(-225mil,80.032mil) on Top Layer And Pad C28-2(-182.936mil,110.5mil) on Top Layer [Top Solder] Mask Sliver [7.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.253mil < 10mil) Between Pad C29-2(-225mil,118.032mil) on Top Layer And Pad C28-2(-182.936mil,110.5mil) on Top Layer [Top Solder] Mask Sliver [7.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.189mil < 10mil) Between Pad C29-1(-225mil,80.032mil) on Top Layer And Pad C28-1(-183mil,54mil) on Top Layer [Top Solder] Mask Sliver [7.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.378mil < 10mil) Between Pad C25-1(-262mil,118.032mil) on Top Layer And Pad C29-2(-225mil,118.032mil) on Top Layer [Top Solder] Mask Sliver [5.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.378mil < 10mil) Between Pad C25-2(-262mil,80.032mil) on Top Layer And Pad C29-1(-225mil,80.032mil) on Top Layer [Top Solder] Mask Sliver [5.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.442mil < 10mil) Between Pad R26-2(456mil,1497mil) on Top Layer And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Solder] Mask Sliver [4.442mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.189mil < 10mil) Between Pad LED2-1(534.064mil,1488.5mil) on Top Layer And Pad R25-2(492.064mil,1496.532mil) on Top Layer [Top Solder] Mask Sliver [7.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.442mil < 10mil) Between Pad R26-1(456mil,1459mil) on Top Layer And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Solder] Mask Sliver [4.442mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.125mil < 10mil) Between Pad LED2-2(534mil,1434mil) on Top Layer And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Solder] Mask Sliver [7.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.189mil < 10mil) Between Pad LED2-1(534.064mil,1488.5mil) on Top Layer And Pad R25-1(492.064mil,1458.532mil) on Top Layer [Top Solder] Mask Sliver [7.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.02mil < 10mil) Between Via (571.63mil,1511.63mil) from Top Layer to Bottom Layer And Pad LED2-1(534.064mil,1488.5mil) on Top Layer [Top Solder] Mask Sliver [6.02mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (574mil,1443mil) from Top Layer to Bottom Layer And Pad LED2-2(534mil,1434mil) on Top Layer [Top Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Pad R26-1(456mil,1459mil) on Top Layer And Pad LED3-1(415mil,1489mil) on Top Layer [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Pad R26-2(456mil,1497mil) on Top Layer And Pad LED3-1(415mil,1489mil) on Top Layer [Top Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.18mil < 10mil) Between Pad USB1-0(356.48mil,1434.41mil) on Top Layer And Pad LED3-1(415mil,1489mil) on Top Layer [Top Solder] Mask Sliver [9.18mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.253mil < 10mil) Between Pad R26-1(456mil,1459mil) on Top Layer And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Solder] Mask Sliver [6.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.881mil < 10mil) Between Pad USB1-0(356.48mil,1434.41mil) on Top Layer And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Solder] Mask Sliver [8.881mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.064mil < 10mil) Between Via (456mil,1426mil) from Top Layer to Bottom Layer And Pad LED3-2(414.936mil,1434.5mil) on Top Layer [Top Solder] Mask Sliver [9.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Via (456mil,1426mil) from Top Layer to Bottom Layer And Pad R26-1(456mil,1459mil) on Top Layer [Top Solder] Mask Sliver [6mil]
Rule Violations :51

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.059mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.059mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.84mil < 10mil) Between Arc (952.072mil,1455.072mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (923.686mil,1455.072mil)(923.686mil,1484.284mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (923.686mil,1455.072mil)(923.686mil,1484.284mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.84mil < 10mil) Between Arc (952.072mil,1455.072mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.84mil < 10mil) Between Arc (952.072mil,1455.072mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (923.686mil,1455.072mil)(923.686mil,1484.284mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (923.686mil,1455.072mil)(923.686mil,1484.284mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.84mil < 10mil) Between Arc (952.072mil,1455.072mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (713.37mil,1360.87mil)(713.37mil,1427.26mil) on Top Layer And Arc (684mil,1391.686mil) on Top Layer 
   Violation between Clearance Constraint: (5.954mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (821.645mil,1602.556mil) on Top Layer 
   Violation between Clearance Constraint: (9.763mil < 10mil) Between Pad U1-14(797.74mil,1531.316mil) on Top Layer And Arc (821.645mil,1602.556mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (821.645mil,1602.556mil) on Top Layer 
   Violation between Clearance Constraint: (5.954mil < 10mil) Between Track (860mil,1547mil)(908mil,1547mil) on Top Layer And Arc (821.645mil,1602.556mil) on Top Layer 
   Violation between Clearance Constraint: (9.195mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (882mil,1542.201mil) on Top Layer 
   Violation between Clearance Constraint: (9.195mil < 10mil) Between Track (860mil,1547mil)(908mil,1547mil) on Top Layer And Arc (882mil,1542.201mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (674mil,1471mil) (754mil,1551mil) on Top Layer And Arc (711mil,1532.056mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (674mil,1471mil) (754mil,1551mil) on Top Layer And Arc (711mil,1532.056mil) on Top Layer 
   Violation between Clearance Constraint: (9.84mil < 10mil) Between Arc (869.858mil,1459.142mil) on Top Layer And Arc (952.072mil,1455.072mil) on Top Layer 
   Violation between Clearance Constraint: (9.84mil < 10mil) Between Arc (869.858mil,1459.142mil) on Top Layer And Arc (952.072mil,1455.072mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1106.056mil,1540.158mil)(1141.482mil,1540.158mil) on Top Layer And Arc (1131.528mil,1511mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1106.056mil,1540.158mil)(1141.482mil,1540.158mil) on Top Layer And Arc (1131.528mil,1511mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1106.056mil,1540.158mil)(1141.482mil,1540.158mil) on Top Layer And Arc (1131.528mil,1511mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Track (845.864mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (845.864mil,1523.136mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (845.864mil,1523.136mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (845.864mil,1523.136mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (845.864mil,1523.136mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Track (845.864mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (845.864mil,1523.136mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (845.864mil,1523.136mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (845.864mil,1523.136mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (845.864mil,1523.136mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (8.973mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (843.059mil,1475.059mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (843.059mil,1475.059mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (843.059mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (8.973mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.059mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (8.973mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (843.059mil,1475.059mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (843.059mil,1475.059mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (843.059mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (8.973mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.059mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (8.702mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (865.385mil,1503.615mil) on Top Layer 
   Violation between Clearance Constraint: (8.702mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (865.385mil,1503.615mil) on Top Layer 
   Violation between Clearance Constraint: (8.702mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (865.385mil,1503.615mil) on Top Layer 
   Violation between Clearance Constraint: (8.702mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (865.385mil,1503.615mil) on Top Layer 
   Violation between Clearance Constraint: (9.765mil < 10mil) Between Pad U2-2(904mil,1519.716mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (904mil,1519.716mil)(904mil,1531.686mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (904mil,1519.716mil)(904mil,1531.686mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.765mil < 10mil) Between Pad U2-2(904mil,1519.716mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (904mil,1519.716mil)(904mil,1531.686mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (904mil,1519.716mil)(904mil,1531.686mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (713.37mil,1360.87mil)(713.37mil,1427.26mil) on Top Layer And Arc (743.107mil,1383.107mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (713.37mil,1360.87mil)(713.37mil,1427.26mil) on Top Layer And Arc (743.107mil,1383.107mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (713.37mil,1360.87mil)(713.37mil,1427.26mil) on Top Layer And Arc (743.107mil,1383.107mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (713.37mil,1360.87mil)(713.37mil,1427.26mil) on Top Layer And Arc (743.107mil,1383.107mil) on Top Layer 
   Violation between Clearance Constraint: (9.765mil < 10mil) Between Pad U2-2(904mil,1519.716mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (904mil,1519.716mil)(904mil,1531.686mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (904mil,1519.716mil)(904mil,1531.686mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.765mil < 10mil) Between Pad U2-2(904mil,1519.716mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (904mil,1519.716mil)(904mil,1531.686mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (904mil,1519.716mil)(904mil,1531.686mil) on Top Layer And Arc (924.442mil,1519.716mil) on Top Layer 
   Violation between Clearance Constraint: (8.702mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (865.385mil,1503.615mil) on Top Layer 
   Violation between Clearance Constraint: (8.702mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (865.385mil,1503.615mil) on Top Layer 
   Violation between Clearance Constraint: (8.702mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (865.385mil,1503.615mil) on Top Layer 
   Violation between Clearance Constraint: (8.702mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (865.385mil,1503.615mil) on Top Layer 
   Violation between Clearance Constraint: (8.973mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (843.059mil,1475.059mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (843.059mil,1475.059mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (843.059mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (8.973mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.059mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (8.973mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (843.059mil,1475.059mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Arc (843.059mil,1475.059mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (843.059mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (8.973mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.059mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.883mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (845.864mil,1523.136mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Track (845.864mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.791mil < 10mil) Between Track (845.864mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1511.63mil)(845.864mil,1511.63mil) on Top Layer And Arc (843.059mil,1475.059mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1106.056mil,1540.158mil)(1141.482mil,1540.158mil) on Top Layer And Arc (1131.528mil,1511mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1106.056mil,1540.158mil)(1141.482mil,1540.158mil) on Top Layer And Arc (1131.528mil,1511mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1106.056mil,1540.158mil)(1141.482mil,1540.158mil) on Top Layer And Arc (1131.528mil,1511mil) on Top Layer 
   Violation between Clearance Constraint: (9.84mil < 10mil) Between Arc (869.858mil,1459.142mil) on Top Layer And Arc (952.072mil,1455.072mil) on Top Layer 
   Violation between Clearance Constraint: (9.84mil < 10mil) Between Arc (869.858mil,1459.142mil) on Top Layer And Arc (952.072mil,1455.072mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (674mil,1471mil) (754mil,1551mil) on Top Layer And Arc (711mil,1532.056mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (674mil,1471mil) (754mil,1551mil) on Top Layer And Arc (711mil,1532.056mil) on Top Layer 
   Violation between Clearance Constraint: (9.195mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (882mil,1542.201mil) on Top Layer 
   Violation between Clearance Constraint: (9.195mil < 10mil) Between Track (860mil,1547mil)(908mil,1547mil) on Top Layer And Arc (882mil,1542.201mil) on Top Layer 
   Violation between Clearance Constraint: (5.954mil < 10mil) Between Track (844.316mil,1531.316mil)(860mil,1547mil) on Top Layer And Arc (821.645mil,1602.556mil) on Top Layer 
   Violation between Clearance Constraint: (9.763mil < 10mil) Between Pad U1-14(797.74mil,1531.316mil) on Top Layer And Arc (821.645mil,1602.556mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (797.74mil,1531.316mil)(844.316mil,1531.316mil) on Top Layer And Arc (821.645mil,1602.556mil) on Top Layer 
   Violation between Clearance Constraint: (5.954mil < 10mil) Between Track (860mil,1547mil)(908mil,1547mil) on Top Layer And Arc (821.645mil,1602.556mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Track (713.37mil,1360.87mil)(713.37mil,1427.26mil) on Top Layer And Arc (684mil,1391.686mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (923.686mil,1455.072mil)(923.686mil,1484.284mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (923.686mil,1455.072mil)(923.686mil,1484.284mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (923.686mil,1455.072mil)(923.686mil,1484.284mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (923.686mil,1455.072mil)(923.686mil,1484.284mil) on Top Layer And Arc (869.858mil,1459.142mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.059mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.059mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (797.74mil,1491.946mil)(843.06mil,1491.946mil) on Top Layer And Arc (834.74mil,1456mil) on Top Layer 
   Violation between Clearance Constraint: (14.765mil < 10mil) Between Pad U3-6(1037.158mil,1490.944mil) on Top Layer And Arc (991.961mil,1482.039mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1037.158mil,1444.654mil)(1037.158mil,1490.944mil) on Top Layer And Arc (991.961mil,1482.039mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1037.158mil,1444.654mil)(1037.158mil,1490.944mil) on Top Layer And Arc (991.961mil,1482.039mil) on Top Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (1037.158mil,1444.654mil)(1037.158mil,1490.944mil) on Top Layer And Arc (991.961mil,1482.039mil) on Top Layer 
Rule Violations :136

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Area Fill (674mil,1471mil) (754mil,1551mil) on Top Layer And Arc (711mil,1532.056mil) on Top Layer Location : [X = 4863.207mil][Y = 5150.722mil]
   Violation between Short-Circuit Constraint: Between Area Fill (674mil,1471mil) (754mil,1551mil) on Top Layer And Arc (711mil,1532.056mil) on Top Layer Location : [X = 4873.05mil][Y = 5161.686mil]
   Violation between Short-Circuit Constraint: Between Area Fill (674mil,1471mil) (754mil,1551mil) on Top Layer And Arc (711mil,1532.056mil) on Top Layer Location : [X = 4873.05mil][Y = 5161.686mil]
   Violation between Short-Circuit Constraint: Between Area Fill (674mil,1471mil) (754mil,1551mil) on Top Layer And Arc (711mil,1532.056mil) on Top Layer Location : [X = 4863.207mil][Y = 5150.722mil]
Rule Violations :4


Violations Detected : 500
Time Elapsed        : 00:00:02