
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800200  0000173e  000017d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000173e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800298  00800298  0000186a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000186a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000328  00000000  00000000  000018c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002377  00000000  00000000  00001bee  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012b3  00000000  00000000  00003f65  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001b01  00000000  00000000  00005218  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000784  00000000  00000000  00006d1c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000079f  00000000  00000000  000074a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001011  00000000  00000000  00007c3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000260  00000000  00000000  00008c50  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	7c c2       	rjmp	.+1272   	; 0x536 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	2e c4       	rjmp	.+2140   	; 0x8c2 <__vector_25>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	9a c1       	rjmp	.+820    	; 0x3aa <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	64 c3       	rjmp	.+1736   	; 0x766 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	03 c3       	rjmp	.+1542   	; 0x6b0 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ce 03       	fmulsu	r20, r22
      e6:	20 04       	cpc	r2, r0
      e8:	20 04       	cpc	r2, r0
      ea:	20 04       	cpc	r2, r0
      ec:	20 04       	cpc	r2, r0
      ee:	20 04       	cpc	r2, r0
      f0:	20 04       	cpc	r2, r0
      f2:	20 04       	cpc	r2, r0
      f4:	ce 03       	fmulsu	r20, r22
      f6:	20 04       	cpc	r2, r0
      f8:	20 04       	cpc	r2, r0
      fa:	20 04       	cpc	r2, r0
      fc:	20 04       	cpc	r2, r0
      fe:	20 04       	cpc	r2, r0
     100:	20 04       	cpc	r2, r0
     102:	20 04       	cpc	r2, r0
     104:	d0 03       	fmuls	r21, r16
     106:	20 04       	cpc	r2, r0
     108:	20 04       	cpc	r2, r0
     10a:	20 04       	cpc	r2, r0
     10c:	20 04       	cpc	r2, r0
     10e:	20 04       	cpc	r2, r0
     110:	20 04       	cpc	r2, r0
     112:	20 04       	cpc	r2, r0
     114:	20 04       	cpc	r2, r0
     116:	20 04       	cpc	r2, r0
     118:	20 04       	cpc	r2, r0
     11a:	20 04       	cpc	r2, r0
     11c:	20 04       	cpc	r2, r0
     11e:	20 04       	cpc	r2, r0
     120:	20 04       	cpc	r2, r0
     122:	20 04       	cpc	r2, r0
     124:	d0 03       	fmuls	r21, r16
     126:	20 04       	cpc	r2, r0
     128:	20 04       	cpc	r2, r0
     12a:	20 04       	cpc	r2, r0
     12c:	20 04       	cpc	r2, r0
     12e:	20 04       	cpc	r2, r0
     130:	20 04       	cpc	r2, r0
     132:	20 04       	cpc	r2, r0
     134:	20 04       	cpc	r2, r0
     136:	20 04       	cpc	r2, r0
     138:	20 04       	cpc	r2, r0
     13a:	20 04       	cpc	r2, r0
     13c:	20 04       	cpc	r2, r0
     13e:	20 04       	cpc	r2, r0
     140:	20 04       	cpc	r2, r0
     142:	20 04       	cpc	r2, r0
     144:	1c 04       	cpc	r1, r12
     146:	20 04       	cpc	r2, r0
     148:	20 04       	cpc	r2, r0
     14a:	20 04       	cpc	r2, r0
     14c:	20 04       	cpc	r2, r0
     14e:	20 04       	cpc	r2, r0
     150:	20 04       	cpc	r2, r0
     152:	20 04       	cpc	r2, r0
     154:	f9 03       	fmulsu	r23, r17
     156:	20 04       	cpc	r2, r0
     158:	20 04       	cpc	r2, r0
     15a:	20 04       	cpc	r2, r0
     15c:	20 04       	cpc	r2, r0
     15e:	20 04       	cpc	r2, r0
     160:	20 04       	cpc	r2, r0
     162:	20 04       	cpc	r2, r0
     164:	20 04       	cpc	r2, r0
     166:	20 04       	cpc	r2, r0
     168:	20 04       	cpc	r2, r0
     16a:	20 04       	cpc	r2, r0
     16c:	20 04       	cpc	r2, r0
     16e:	20 04       	cpc	r2, r0
     170:	20 04       	cpc	r2, r0
     172:	20 04       	cpc	r2, r0
     174:	ed 03       	fmulsu	r22, r21
     176:	20 04       	cpc	r2, r0
     178:	20 04       	cpc	r2, r0
     17a:	20 04       	cpc	r2, r0
     17c:	20 04       	cpc	r2, r0
     17e:	20 04       	cpc	r2, r0
     180:	20 04       	cpc	r2, r0
     182:	20 04       	cpc	r2, r0
     184:	0b 04       	cpc	r0, r11

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee e3       	ldi	r30, 0x3E	; 62
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 39       	cpi	r26, 0x98	; 152
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 e9       	ldi	r26, 0x98	; 152
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ae 3a       	cpi	r26, 0xAE	; 174
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	ac d3       	rcall	.+1880   	; 0x91a <main>
     1c2:	0c 94 9d 0b 	jmp	0x173a	; 0x173a <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 a3 02 	sts	0x02A3, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <CAN_init>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	19 d1       	rcall	.+562    	; 0x414 <MCP2515_init>
     1e2:	40 e6       	ldi	r20, 0x60	; 96
     1e4:	64 e6       	ldi	r22, 0x64	; 100
     1e6:	80 e6       	ldi	r24, 0x60	; 96
     1e8:	fc d0       	rcall	.+504    	; 0x3e2 <MCP2515_bit_modify>
     1ea:	40 e0       	ldi	r20, 0x00	; 0
     1ec:	60 ee       	ldi	r22, 0xE0	; 224
     1ee:	8f e0       	ldi	r24, 0x0F	; 15
     1f0:	f8 d0       	rcall	.+496    	; 0x3e2 <MCP2515_bit_modify>
     1f2:	4f ef       	ldi	r20, 0xFF	; 255
     1f4:	61 e0       	ldi	r22, 0x01	; 1
     1f6:	8b e2       	ldi	r24, 0x2B	; 43
     1f8:	f4 d0       	rcall	.+488    	; 0x3e2 <MCP2515_bit_modify>
     1fa:	4f ef       	ldi	r20, 0xFF	; 255
     1fc:	60 e6       	ldi	r22, 0x60	; 96
     1fe:	80 e6       	ldi	r24, 0x60	; 96
     200:	f0 c0       	rjmp	.+480    	; 0x3e2 <MCP2515_bit_modify>
     202:	08 95       	ret

00000204 <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     204:	1f 93       	push	r17
     206:	cf 93       	push	r28
     208:	df 93       	push	r29
     20a:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	if(MCP2515_read(MCP_CANINTF) & 1) {
     20c:	8c e2       	ldi	r24, 0x2C	; 44
     20e:	dc d0       	rcall	.+440    	; 0x3c8 <MCP2515_read>
     210:	80 ff       	sbrs	r24, 0
     212:	35 c0       	rjmp	.+106    	; 0x27e <CAN_recieve_data+0x7a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     214:	2f ef       	ldi	r18, 0xFF	; 255
     216:	80 e7       	ldi	r24, 0x70	; 112
     218:	92 e0       	ldi	r25, 0x02	; 2
     21a:	21 50       	subi	r18, 0x01	; 1
     21c:	80 40       	sbci	r24, 0x00	; 0
     21e:	90 40       	sbci	r25, 0x00	; 0
     220:	e1 f7       	brne	.-8      	; 0x21a <CAN_recieve_data+0x16>
     222:	00 c0       	rjmp	.+0      	; 0x224 <CAN_recieve_data+0x20>
     224:	00 00       	nop
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     226:	81 e6       	ldi	r24, 0x61	; 97
     228:	cf d0       	rcall	.+414    	; 0x3c8 <MCP2515_read>
     22a:	18 2f       	mov	r17, r24
     22c:	82 e6       	ldi	r24, 0x62	; 98
     22e:	cc d0       	rcall	.+408    	; 0x3c8 <MCP2515_read>
     230:	48 2f       	mov	r20, r24
     232:	42 95       	swap	r20
     234:	46 95       	lsr	r20
     236:	47 70       	andi	r20, 0x07	; 7
     238:	21 2f       	mov	r18, r17
     23a:	30 e0       	ldi	r19, 0x00	; 0
     23c:	c9 01       	movw	r24, r18
     23e:	88 0f       	add	r24, r24
     240:	99 1f       	adc	r25, r25
     242:	88 0f       	add	r24, r24
     244:	99 1f       	adc	r25, r25
     246:	88 0f       	add	r24, r24
     248:	99 1f       	adc	r25, r25
     24a:	84 2b       	or	r24, r20
     24c:	99 27       	eor	r25, r25
     24e:	99 83       	std	Y+1, r25	; 0x01
     250:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     252:	85 e6       	ldi	r24, 0x65	; 101
     254:	b9 d0       	rcall	.+370    	; 0x3c8 <MCP2515_read>
     256:	8f 70       	andi	r24, 0x0F	; 15
     258:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     25a:	88 23       	and	r24, r24
     25c:	61 f0       	breq	.+24     	; 0x276 <CAN_recieve_data+0x72>
     25e:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     260:	86 e6       	ldi	r24, 0x66	; 102
     262:	81 0f       	add	r24, r17
     264:	b1 d0       	rcall	.+354    	; 0x3c8 <MCP2515_read>
     266:	fe 01       	movw	r30, r28
     268:	e1 0f       	add	r30, r17
     26a:	f1 1d       	adc	r31, r1
     26c:	83 83       	std	Z+3, r24	; 0x03
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     26e:	1f 5f       	subi	r17, 0xFF	; 255
     270:	8a 81       	ldd	r24, Y+2	; 0x02
     272:	18 17       	cp	r17, r24
     274:	a8 f3       	brcs	.-22     	; 0x260 <CAN_recieve_data+0x5c>
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
			//printf("Msg i = %d = %d\n", i, message->data[i]);
		}
		//printf("\tbefore modify %2x\n",MCP2515_read(MCP_CANINTF));
		MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     276:	40 e0       	ldi	r20, 0x00	; 0
     278:	61 e0       	ldi	r22, 0x01	; 1
     27a:	8c e2       	ldi	r24, 0x2C	; 44
     27c:	b2 d0       	rcall	.+356    	; 0x3e2 <MCP2515_bit_modify>
	
	//MCP_CANINTF &= (~(0b00000001));

	
	
}
     27e:	df 91       	pop	r29
     280:	cf 91       	pop	r28
     282:	1f 91       	pop	r17
     284:	08 95       	ret

00000286 <CAN_print_message>:

void CAN_int_vect();



void CAN_print_message(can_message_t message) {
     286:	cf 92       	push	r12
     288:	df 92       	push	r13
     28a:	ef 92       	push	r14
     28c:	ff 92       	push	r15
     28e:	0f 93       	push	r16
     290:	1f 93       	push	r17
     292:	cf 93       	push	r28
     294:	df 93       	push	r29
     296:	cd b7       	in	r28, 0x3d	; 61
     298:	de b7       	in	r29, 0x3e	; 62
     29a:	2b 97       	sbiw	r28, 0x0b	; 11
     29c:	0f b6       	in	r0, 0x3f	; 63
     29e:	f8 94       	cli
     2a0:	de bf       	out	0x3e, r29	; 62
     2a2:	0f be       	out	0x3f, r0	; 63
     2a4:	cd bf       	out	0x3d, r28	; 61
     2a6:	e9 82       	std	Y+1, r14	; 0x01
     2a8:	fa 82       	std	Y+2, r15	; 0x02
     2aa:	c0 2e       	mov	r12, r16
     2ac:	0b 83       	std	Y+3, r16	; 0x03
     2ae:	1c 83       	std	Y+4, r17	; 0x04
     2b0:	2d 83       	std	Y+5, r18	; 0x05
     2b2:	3e 83       	std	Y+6, r19	; 0x06
     2b4:	4f 83       	std	Y+7, r20	; 0x07
     2b6:	58 87       	std	Y+8, r21	; 0x08
     2b8:	69 87       	std	Y+9, r22	; 0x09
     2ba:	7a 87       	std	Y+10, r23	; 0x0a
     2bc:	8b 87       	std	Y+11, r24	; 0x0b
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
     2be:	1f 92       	push	r1
     2c0:	0f 93       	push	r16
     2c2:	8a 81       	ldd	r24, Y+2	; 0x02
     2c4:	8f 93       	push	r24
     2c6:	89 81       	ldd	r24, Y+1	; 0x01
     2c8:	8f 93       	push	r24
     2ca:	87 e0       	ldi	r24, 0x07	; 7
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	9f 93       	push	r25
     2d0:	8f 93       	push	r24
     2d2:	40 d7       	rcall	.+3712   	; 0x1154 <printf>
	
	for (uint8_t i = 0; i < message.length; i++) {
     2d4:	0f 90       	pop	r0
     2d6:	0f 90       	pop	r0
     2d8:	0f 90       	pop	r0
     2da:	0f 90       	pop	r0
     2dc:	0f 90       	pop	r0
     2de:	0f 90       	pop	r0
     2e0:	00 23       	and	r16, r16
     2e2:	b1 f0       	breq	.+44     	; 0x310 <CAN_print_message+0x8a>
     2e4:	7e 01       	movw	r14, r28
     2e6:	84 e0       	ldi	r24, 0x04	; 4
     2e8:	e8 0e       	add	r14, r24
     2ea:	f1 1c       	adc	r15, r1
     2ec:	d1 2c       	mov	r13, r1
		
		printf("%d ", message.data[i]);
     2ee:	0a e2       	ldi	r16, 0x2A	; 42
     2f0:	12 e0       	ldi	r17, 0x02	; 2
     2f2:	f7 01       	movw	r30, r14
     2f4:	81 91       	ld	r24, Z+
     2f6:	7f 01       	movw	r14, r30
     2f8:	1f 92       	push	r1
     2fa:	8f 93       	push	r24
     2fc:	1f 93       	push	r17
     2fe:	0f 93       	push	r16
     300:	29 d7       	rcall	.+3666   	; 0x1154 <printf>

void CAN_print_message(can_message_t message) {
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
	
	for (uint8_t i = 0; i < message.length; i++) {
     302:	d3 94       	inc	r13
     304:	0f 90       	pop	r0
     306:	0f 90       	pop	r0
     308:	0f 90       	pop	r0
     30a:	0f 90       	pop	r0
     30c:	dc 10       	cpse	r13, r12
     30e:	f1 cf       	rjmp	.-30     	; 0x2f2 <CAN_print_message+0x6c>
		
		printf("%d ", message.data[i]);
	}
	
	printf("\n\n\n");
     310:	8e e2       	ldi	r24, 0x2E	; 46
     312:	92 e0       	ldi	r25, 0x02	; 2
     314:	30 d7       	rcall	.+3680   	; 0x1176 <puts>
}
     316:	2b 96       	adiw	r28, 0x0b	; 11
     318:	0f b6       	in	r0, 0x3f	; 63
     31a:	f8 94       	cli
     31c:	de bf       	out	0x3e, r29	; 62
     31e:	0f be       	out	0x3f, r0	; 63
     320:	cd bf       	out	0x3d, r28	; 61
     322:	df 91       	pop	r29
     324:	cf 91       	pop	r28
     326:	1f 91       	pop	r17
     328:	0f 91       	pop	r16
     32a:	ff 90       	pop	r15
     32c:	ef 90       	pop	r14
     32e:	df 90       	pop	r13
     330:	cf 90       	pop	r12
     332:	08 95       	ret

00000334 <DAC_init>:
#include "DAC.h"
#include "../TWI/TWI_Master.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	sei();
     334:	78 94       	sei
	TWI_Master_Initialise();
     336:	eb c1       	rjmp	.+982    	; 0x70e <TWI_Master_Initialise>
     338:	08 95       	ret

0000033a <DAC_write>:
}

void DAC_write(uint8_t data){
     33a:	cf 93       	push	r28
     33c:	df 93       	push	r29
     33e:	00 d0       	rcall	.+0      	; 0x340 <DAC_write+0x6>
     340:	cd b7       	in	r28, 0x3d	; 61
     342:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     344:	9e e5       	ldi	r25, 0x5E	; 94
     346:	99 83       	std	Y+1, r25	; 0x01
     348:	1a 82       	std	Y+2, r1	; 0x02
     34a:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     34c:	63 e0       	ldi	r22, 0x03	; 3
     34e:	ce 01       	movw	r24, r28
     350:	01 96       	adiw	r24, 0x01	; 1
     352:	e7 d1       	rcall	.+974    	; 0x722 <TWI_Start_Transceiver_With_Data>
     354:	0f 90       	pop	r0
     356:	0f 90       	pop	r0
     358:	0f 90       	pop	r0
     35a:	df 91       	pop	r29
     35c:	cf 91       	pop	r28
     35e:	08 95       	ret

00000360 <IR_init>:
		return ADC;
	};
		*/
		

	}
     360:	ea e7       	ldi	r30, 0x7A	; 122
     362:	f0 e0       	ldi	r31, 0x00	; 0
     364:	80 81       	ld	r24, Z
     366:	87 68       	ori	r24, 0x87	; 135
     368:	80 83       	st	Z, r24
     36a:	80 98       	cbi	0x10, 0	; 16
     36c:	ec e7       	ldi	r30, 0x7C	; 124
     36e:	f0 e0       	ldi	r31, 0x00	; 0
     370:	80 81       	ld	r24, Z
     372:	80 64       	ori	r24, 0x40	; 64
     374:	80 83       	st	Z, r24
     376:	80 81       	ld	r24, Z
     378:	8f 77       	andi	r24, 0x7F	; 127
     37a:	80 83       	st	Z, r24
     37c:	80 81       	ld	r24, Z
     37e:	80 7e       	andi	r24, 0xE0	; 224
     380:	80 83       	st	Z, r24
     382:	eb e7       	ldi	r30, 0x7B	; 123
     384:	f0 e0       	ldi	r31, 0x00	; 0
     386:	80 81       	ld	r24, Z
     388:	87 7f       	andi	r24, 0xF7	; 247
     38a:	80 83       	st	Z, r24
     38c:	78 94       	sei
     38e:	ea e7       	ldi	r30, 0x7A	; 122
     390:	f0 e0       	ldi	r31, 0x00	; 0
     392:	80 81       	ld	r24, Z
     394:	88 60       	ori	r24, 0x08	; 8
     396:	80 83       	st	Z, r24
     398:	80 81       	ld	r24, Z
     39a:	8f 7e       	andi	r24, 0xEF	; 239
     39c:	80 83       	st	Z, r24
     39e:	ec e7       	ldi	r30, 0x7C	; 124
     3a0:	f0 e0       	ldi	r31, 0x00	; 0
     3a2:	80 81       	ld	r24, Z
     3a4:	80 62       	ori	r24, 0x20	; 32
     3a6:	80 83       	st	Z, r24
     3a8:	08 95       	ret

000003aa <__vector_29>:
	
ISR(ADC_vect){
     3aa:	1f 92       	push	r1
     3ac:	0f 92       	push	r0
     3ae:	0f b6       	in	r0, 0x3f	; 63
     3b0:	0f 92       	push	r0
     3b2:	11 24       	eor	r1, r1
     3b4:	8f 93       	push	r24
	IR_intflag = true;
     3b6:	81 e0       	ldi	r24, 0x01	; 1
     3b8:	80 93 98 02 	sts	0x0298, r24
     3bc:	8f 91       	pop	r24
     3be:	0f 90       	pop	r0
     3c0:	0f be       	out	0x3f, r0	; 63
     3c2:	0f 90       	pop	r0
     3c4:	1f 90       	pop	r1
     3c6:	18 95       	reti

000003c8 <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     3c8:	cf 93       	push	r28
     3ca:	c8 2f       	mov	r28, r24
     3cc:	6d d1       	rcall	.+730    	; 0x6a8 <SPI_enable_chipselect>
     3ce:	83 e0       	ldi	r24, 0x03	; 3
     3d0:	62 d1       	rcall	.+708    	; 0x696 <SPI_send>
     3d2:	8c 2f       	mov	r24, r28
     3d4:	60 d1       	rcall	.+704    	; 0x696 <SPI_send>
     3d6:	64 d1       	rcall	.+712    	; 0x6a0 <SPI_read>
     3d8:	c8 2f       	mov	r28, r24
     3da:	68 d1       	rcall	.+720    	; 0x6ac <SPI_disable_chipselect>
     3dc:	8c 2f       	mov	r24, r28
     3de:	cf 91       	pop	r28
     3e0:	08 95       	ret

000003e2 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     3e2:	1f 93       	push	r17
     3e4:	cf 93       	push	r28
     3e6:	df 93       	push	r29
     3e8:	18 2f       	mov	r17, r24
     3ea:	d6 2f       	mov	r29, r22
     3ec:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     3ee:	5c d1       	rcall	.+696    	; 0x6a8 <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     3f0:	85 e0       	ldi	r24, 0x05	; 5
     3f2:	51 d1       	rcall	.+674    	; 0x696 <SPI_send>
	SPI_send(addr);
     3f4:	81 2f       	mov	r24, r17
     3f6:	4f d1       	rcall	.+670    	; 0x696 <SPI_send>
	SPI_send(maskbyte);
     3f8:	8d 2f       	mov	r24, r29
     3fa:	4d d1       	rcall	.+666    	; 0x696 <SPI_send>
	SPI_send(databyte);
     3fc:	8c 2f       	mov	r24, r28
     3fe:	4b d1       	rcall	.+662    	; 0x696 <SPI_send>
	
	SPI_disable_chipselect();
     400:	55 d1       	rcall	.+682    	; 0x6ac <SPI_disable_chipselect>
	
}
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	1f 91       	pop	r17
     408:	08 95       	ret

0000040a <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
     40a:	4e d1       	rcall	.+668    	; 0x6a8 <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
     40c:	80 ec       	ldi	r24, 0xC0	; 192
     40e:	43 d1       	rcall	.+646    	; 0x696 <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
     410:	4d c1       	rjmp	.+666    	; 0x6ac <SPI_disable_chipselect>
     412:	08 95       	ret

00000414 <MCP2515_init>:
#include <stdio.h>
#include "MCP2515.h"
#include <stdint.h>
#include <util/delay.h>

uint8_t MCP2515_init() {
     414:	cf 93       	push	r28
	
	uint8_t val;
	
	SPI_init();
     416:	36 d1       	rcall	.+620    	; 0x684 <SPI_init>
	
	MCP2515_reset();
     418:	f8 df       	rcall	.-16     	; 0x40a <MCP2515_reset>
     41a:	8f e9       	ldi	r24, 0x9F	; 159
     41c:	9f e0       	ldi	r25, 0x0F	; 15
     41e:	01 97       	sbiw	r24, 0x01	; 1
     420:	f1 f7       	brne	.-4      	; 0x41e <MCP2515_init+0xa>
     422:	00 c0       	rjmp	.+0      	; 0x424 <MCP2515_init+0x10>
     424:	00 00       	nop
	_delay_ms(1);
	
	MCP2515_bit_modify(MCP_CANINTE, 0b00000001, 0b00000001);
     426:	41 e0       	ldi	r20, 0x01	; 1
     428:	61 e0       	ldi	r22, 0x01	; 1
     42a:	8b e2       	ldi	r24, 0x2B	; 43
     42c:	da df       	rcall	.-76     	; 0x3e2 <MCP2515_bit_modify>

	//test
	val = MCP2515_read(MCP_CANSTAT);
     42e:	8e e0       	ldi	r24, 0x0E	; 14
     430:	cb df       	rcall	.-106    	; 0x3c8 <MCP2515_read>
     432:	c8 2f       	mov	r28, r24
	printf("val = %d\n",val);
     434:	1f 92       	push	r1
     436:	8f 93       	push	r24
     438:	21 e3       	ldi	r18, 0x31	; 49
     43a:	32 e0       	ldi	r19, 0x02	; 2
     43c:	3f 93       	push	r19
     43e:	2f 93       	push	r18
     440:	89 d6       	rcall	.+3346   	; 0x1154 <printf>
	if((val & MODE_MASK) != MODE_CONFIG) {
     442:	c0 7e       	andi	r28, 0xE0	; 224
     444:	0f 90       	pop	r0
     446:	0f 90       	pop	r0
     448:	0f 90       	pop	r0
     44a:	0f 90       	pop	r0
     44c:	c0 38       	cpi	r28, 0x80	; 128
     44e:	29 f0       	breq	.+10     	; 0x45a <MCP2515_init+0x46>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     450:	8b e3       	ldi	r24, 0x3B	; 59
     452:	92 e0       	ldi	r25, 0x02	; 2
     454:	90 d6       	rcall	.+3360   	; 0x1176 <puts>
		return 1;
     456:	81 e0       	ldi	r24, 0x01	; 1
     458:	01 c0       	rjmp	.+2      	; 0x45c <MCP2515_init+0x48>
	}
	
	
	
	return 0;
     45a:	80 e0       	ldi	r24, 0x00	; 0
}
     45c:	cf 91       	pop	r28
     45e:	08 95       	ret

00000460 <MOTOR_init>:
		while (target_pos < PID_scale(MOTOR_read())) {
			DAC_write(127);
		}
	}
	
}
     460:	e1 e0       	ldi	r30, 0x01	; 1
     462:	f1 e0       	ldi	r31, 0x01	; 1
     464:	80 81       	ld	r24, Z
     466:	8a 67       	ori	r24, 0x7A	; 122
     468:	80 83       	st	Z, r24
     46a:	51 d1       	rcall	.+674    	; 0x70e <TWI_Master_Initialise>
     46c:	e2 e0       	ldi	r30, 0x02	; 2
     46e:	f1 e0       	ldi	r31, 0x01	; 1
     470:	80 81       	ld	r24, Z
     472:	82 61       	ori	r24, 0x12	; 18
     474:	80 83       	st	Z, r24
     476:	80 81       	ld	r24, Z
     478:	8f 7b       	andi	r24, 0xBF	; 191
     47a:	80 83       	st	Z, r24
     47c:	80 81       	ld	r24, Z
     47e:	80 64       	ori	r24, 0x40	; 64
     480:	80 83       	st	Z, r24
     482:	80 81       	ld	r24, Z
     484:	8f 7d       	andi	r24, 0xDF	; 223
     486:	80 83       	st	Z, r24
     488:	80 81       	ld	r24, Z
     48a:	87 7f       	andi	r24, 0xF7	; 247
     48c:	80 83       	st	Z, r24
     48e:	08 95       	ret

00000490 <MOTOR_write_speed>:
     490:	61 30       	cpi	r22, 0x01	; 1
     492:	31 f4       	brne	.+12     	; 0x4a0 <MOTOR_write_speed+0x10>
     494:	e2 e0       	ldi	r30, 0x02	; 2
     496:	f1 e0       	ldi	r31, 0x01	; 1
     498:	90 81       	ld	r25, Z
     49a:	92 60       	ori	r25, 0x02	; 2
     49c:	90 83       	st	Z, r25
     49e:	05 c0       	rjmp	.+10     	; 0x4aa <MOTOR_write_speed+0x1a>
     4a0:	e2 e0       	ldi	r30, 0x02	; 2
     4a2:	f1 e0       	ldi	r31, 0x01	; 1
     4a4:	90 81       	ld	r25, Z
     4a6:	9d 7f       	andi	r25, 0xFD	; 253
     4a8:	90 83       	st	Z, r25
     4aa:	47 cf       	rjmp	.-370    	; 0x33a <DAC_write>
     4ac:	08 95       	ret

000004ae <MOTOR_get_speed>:




uint8_t MOTOR_get_speed(can_message_t msg){
     4ae:	ef 92       	push	r14
     4b0:	ff 92       	push	r15
     4b2:	0f 93       	push	r16
     4b4:	1f 93       	push	r17
     4b6:	cf 93       	push	r28
     4b8:	df 93       	push	r29
     4ba:	cd b7       	in	r28, 0x3d	; 61
     4bc:	de b7       	in	r29, 0x3e	; 62
     4be:	2b 97       	sbiw	r28, 0x0b	; 11
     4c0:	0f b6       	in	r0, 0x3f	; 63
     4c2:	f8 94       	cli
     4c4:	de bf       	out	0x3e, r29	; 62
     4c6:	0f be       	out	0x3f, r0	; 63
     4c8:	cd bf       	out	0x3d, r28	; 61

	/*can_message_t msg;
	CAN_recieve_data(&msg);*/
	
	int8_t pos = msg.data[MOTOR_REF]-127;
     4ca:	3f 57       	subi	r19, 0x7F	; 127
	uint8_t speed = (abs(pos)) /*+ PID_control()*/;
     4cc:	83 2f       	mov	r24, r19
     4ce:	99 27       	eor	r25, r25
     4d0:	87 fd       	sbrc	r24, 7
     4d2:	90 95       	com	r25
     4d4:	99 23       	and	r25, r25
     4d6:	1c f4       	brge	.+6      	; 0x4de <MOTOR_get_speed+0x30>
     4d8:	91 95       	neg	r25
     4da:	81 95       	neg	r24
     4dc:	91 09       	sbc	r25, r1
		speed = -pos;
	}*/
	
	
	return speed;
};
     4de:	2b 96       	adiw	r28, 0x0b	; 11
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	de bf       	out	0x3e, r29	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	cd bf       	out	0x3d, r28	; 61
     4ea:	df 91       	pop	r29
     4ec:	cf 91       	pop	r28
     4ee:	1f 91       	pop	r17
     4f0:	0f 91       	pop	r16
     4f2:	ff 90       	pop	r15
     4f4:	ef 90       	pop	r14
     4f6:	08 95       	ret

000004f8 <MOTOR_get_direction>:

uint8_t MOTOR_get_direction(can_message_t msg) {
     4f8:	ef 92       	push	r14
     4fa:	ff 92       	push	r15
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	cd b7       	in	r28, 0x3d	; 61
     506:	de b7       	in	r29, 0x3e	; 62
     508:	2b 97       	sbiw	r28, 0x0b	; 11
     50a:	0f b6       	in	r0, 0x3f	; 63
     50c:	f8 94       	cli
     50e:	de bf       	out	0x3e, r29	; 62
     510:	0f be       	out	0x3f, r0	; 63
     512:	cd bf       	out	0x3d, r28	; 61
	if (msg.data[MOTOR_REF] > 127) {
		return RIGHT;
	}
	return LEFT;
	
}
     514:	83 2f       	mov	r24, r19
     516:	88 1f       	adc	r24, r24
     518:	88 27       	eor	r24, r24
     51a:	88 1f       	adc	r24, r24
     51c:	2b 96       	adiw	r28, 0x0b	; 11
     51e:	0f b6       	in	r0, 0x3f	; 63
     520:	f8 94       	cli
     522:	de bf       	out	0x3e, r29	; 62
     524:	0f be       	out	0x3f, r0	; 63
     526:	cd bf       	out	0x3d, r28	; 61
     528:	df 91       	pop	r29
     52a:	cf 91       	pop	r28
     52c:	1f 91       	pop	r17
     52e:	0f 91       	pop	r16
     530:	ff 90       	pop	r15
     532:	ef 90       	pop	r14
     534:	08 95       	ret

00000536 <__vector_15>:
//static uint8_t left_ref = 0;
//static uint8_t mid_ref = 127;
//static uint8_t scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
     536:	1f 92       	push	r1
     538:	0f 92       	push	r0
     53a:	0f b6       	in	r0, 0x3f	; 63
     53c:	0f 92       	push	r0
     53e:	11 24       	eor	r1, r1
	//
	//MOTOR_write(abs(gain),dir);
	

	
}
     540:	0f 90       	pop	r0
     542:	0f be       	out	0x3f, r0	; 63
     544:	0f 90       	pop	r0
     546:	1f 90       	pop	r1
     548:	18 95       	reti

0000054a <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     54a:	a0 e8       	ldi	r26, 0x80	; 128
     54c:	b0 e0       	ldi	r27, 0x00	; 0
     54e:	8c 91       	ld	r24, X
     550:	8e 7f       	andi	r24, 0xFE	; 254
     552:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     554:	8c 91       	ld	r24, X
     556:	82 60       	ori	r24, 0x02	; 2
     558:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     55a:	e1 e8       	ldi	r30, 0x81	; 129
     55c:	f0 e0       	ldi	r31, 0x00	; 0
     55e:	80 81       	ld	r24, Z
     560:	88 60       	ori	r24, 0x08	; 8
     562:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     564:	80 81       	ld	r24, Z
     566:	80 61       	ori	r24, 0x10	; 16
     568:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     56a:	8c 91       	ld	r24, X
     56c:	80 68       	ori	r24, 0x80	; 128
     56e:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     570:	80 81       	ld	r24, Z
     572:	84 60       	ori	r24, 0x04	; 4
     574:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     576:	80 81       	ld	r24, Z
     578:	8d 7f       	andi	r24, 0xFD	; 253
     57a:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     57c:	80 81       	ld	r24, Z
     57e:	81 60       	ori	r24, 0x01	; 1
     580:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     582:	88 e3       	ldi	r24, 0x38	; 56
     584:	91 e0       	ldi	r25, 0x01	; 1
     586:	90 93 87 00 	sts	0x0087, r25
     58a:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     58e:	85 e1       	ldi	r24, 0x15	; 21
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	90 93 89 00 	sts	0x0089, r25
     596:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     59a:	25 9a       	sbi	0x04, 5	; 4
     59c:	08 95       	ret

0000059e <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(can_message_t msg) {
     59e:	ef 92       	push	r14
     5a0:	ff 92       	push	r15
     5a2:	0f 93       	push	r16
     5a4:	1f 93       	push	r17
     5a6:	cf 93       	push	r28
     5a8:	df 93       	push	r29
     5aa:	cd b7       	in	r28, 0x3d	; 61
     5ac:	de b7       	in	r29, 0x3e	; 62
     5ae:	2b 97       	sbiw	r28, 0x0b	; 11
     5b0:	0f b6       	in	r0, 0x3f	; 63
     5b2:	f8 94       	cli
     5b4:	de bf       	out	0x3e, r29	; 62
     5b6:	0f be       	out	0x3f, r0	; 63
     5b8:	cd bf       	out	0x3d, r28	; 61
     5ba:	1c 83       	std	Y+4, r17	; 0x04
	
	
	//printf("MCP2515_read(MCP_CANINTF) & 1 = %d\n\n", MCP2515_read(MCP_CANINTF) & 1);
	//if(MCP2515_read(MCP_CANINTF) & 1){		printf("IN GET DC:\n");
		//CAN_print_message(msg);
		printf("\n\n\n");
     5bc:	8e e2       	ldi	r24, 0x2E	; 46
     5be:	92 e0       	ldi	r25, 0x02	; 2
     5c0:	da d5       	rcall	.+2996   	; 0x1176 <puts>
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);	
     5c2:	41 e0       	ldi	r20, 0x01	; 1
     5c4:	61 e0       	ldi	r22, 0x01	; 1
     5c6:	8c e2       	ldi	r24, 0x2C	; 44
     5c8:	0c df       	rcall	.-488    	; 0x3e2 <MCP2515_bit_modify>
	//}
	double x_pos = msg.data[0];
     5ca:	6c 81       	ldd	r22, Y+4	; 0x04
     5cc:	70 e0       	ldi	r23, 0x00	; 0
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	30 d3       	rcall	.+1632   	; 0xc34 <__floatunsisf>
	
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     5d4:	20 e0       	ldi	r18, 0x00	; 0
     5d6:	30 e0       	ldi	r19, 0x00	; 0
     5d8:	4f e7       	ldi	r20, 0x7F	; 127
     5da:	53 e4       	ldi	r21, 0x43	; 67
     5dc:	97 d2       	rcall	.+1326   	; 0xb0c <__divsf3>
     5de:	23 e3       	ldi	r18, 0x33	; 51
     5e0:	33 e3       	ldi	r19, 0x33	; 51
     5e2:	43 e4       	ldi	r20, 0x43	; 67
     5e4:	51 e4       	ldi	r21, 0x41	; 65
     5e6:	dc d3       	rcall	.+1976   	; 0xda0 <__mulsf3>
     5e8:	2a e9       	ldi	r18, 0x9A	; 154
     5ea:	39 e9       	ldi	r19, 0x99	; 153
     5ec:	49 e7       	ldi	r20, 0x79	; 121
     5ee:	51 e4       	ldi	r21, 0x41	; 65
     5f0:	25 d2       	rcall	.+1098   	; 0xa3c <__addsf3>
     5f2:	2a e9       	ldi	r18, 0x9A	; 154
     5f4:	39 e9       	ldi	r19, 0x99	; 153
     5f6:	49 ed       	ldi	r20, 0xD9	; 217
     5f8:	5f e3       	ldi	r21, 0x3F	; 63
     5fa:	1f d2       	rcall	.+1086   	; 0xa3a <__subsf3>
	
}
     5fc:	2b 96       	adiw	r28, 0x0b	; 11
     5fe:	0f b6       	in	r0, 0x3f	; 63
     600:	f8 94       	cli
     602:	de bf       	out	0x3e, r29	; 62
     604:	0f be       	out	0x3f, r0	; 63
     606:	cd bf       	out	0x3d, r28	; 61
     608:	df 91       	pop	r29
     60a:	cf 91       	pop	r28
     60c:	1f 91       	pop	r17
     60e:	0f 91       	pop	r16
     610:	ff 90       	pop	r15
     612:	ef 90       	pop	r14
     614:	08 95       	ret

00000616 <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     616:	cf 92       	push	r12
     618:	df 92       	push	r13
     61a:	ef 92       	push	r14
     61c:	ff 92       	push	r15
     61e:	6b 01       	movw	r12, r22
     620:	7c 01       	movw	r14, r24

	if (val >= PWM_max) {
     622:	20 e0       	ldi	r18, 0x00	; 0
     624:	30 e0       	ldi	r19, 0x00	; 0
     626:	4c ee       	ldi	r20, 0xEC	; 236
     628:	51 e4       	ldi	r21, 0x41	; 65
     62a:	b6 d3       	rcall	.+1900   	; 0xd98 <__gesf2>
     62c:	88 23       	and	r24, r24
     62e:	3c f0       	brlt	.+14     	; 0x63e <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     630:	8d e1       	ldi	r24, 0x1D	; 29
     632:	90 e0       	ldi	r25, 0x00	; 0
     634:	90 93 89 00 	sts	0x0089, r25
     638:	80 93 88 00 	sts	0x0088, r24
     63c:	18 c0       	rjmp	.+48     	; 0x66e <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     63e:	27 e6       	ldi	r18, 0x67	; 103
     640:	36 e6       	ldi	r19, 0x66	; 102
     642:	4e e5       	ldi	r20, 0x5E	; 94
     644:	51 e4       	ldi	r21, 0x41	; 65
     646:	c7 01       	movw	r24, r14
     648:	b6 01       	movw	r22, r12
     64a:	5c d2       	rcall	.+1208   	; 0xb04 <__cmpsf2>
     64c:	18 16       	cp	r1, r24
     64e:	3c f0       	brlt	.+14     	; 0x65e <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     650:	8d e0       	ldi	r24, 0x0D	; 13
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	90 93 89 00 	sts	0x0089, r25
     658:	80 93 88 00 	sts	0x0088, r24
     65c:	08 c0       	rjmp	.+16     	; 0x66e <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     65e:	c7 01       	movw	r24, r14
     660:	b6 01       	movw	r22, r12
     662:	bc d2       	rcall	.+1400   	; 0xbdc <__fixunssfsi>
     664:	70 e0       	ldi	r23, 0x00	; 0
     666:	70 93 89 00 	sts	0x0089, r23
     66a:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     66e:	ff 90       	pop	r15
     670:	ef 90       	pop	r14
     672:	df 90       	pop	r13
     674:	cf 90       	pop	r12
     676:	08 95       	ret

00000678 <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     678:	24 9a       	sbi	0x04, 4	; 4
     67a:	08 95       	ret

0000067c <SOLENOID_disable>:
}


void SOLENOID_disable(){
	
		PORTB |= (1 << PB4);
     67c:	2c 9a       	sbi	0x05, 4	; 5
     67e:	08 95       	ret

00000680 <SOLENOID_enable>:
		
}

void SOLENOID_enable(){
	
	PORTB &= ~(1 << PB4);
     680:	2c 98       	cbi	0x05, 4	; 5
     682:	08 95       	ret

00000684 <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     684:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     686:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     688:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     68a:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     68c:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     68e:	8c b5       	in	r24, 0x2c	; 44
     690:	81 65       	ori	r24, 0x51	; 81
     692:	8c bd       	out	0x2c, r24	; 44
     694:	08 95       	ret

00000696 <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     696:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     698:	0d b4       	in	r0, 0x2d	; 45
     69a:	07 fe       	sbrs	r0, 7
     69c:	fd cf       	rjmp	.-6      	; 0x698 <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     69e:	08 95       	ret

000006a0 <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     6a0:	81 e0       	ldi	r24, 0x01	; 1
     6a2:	f9 df       	rcall	.-14     	; 0x696 <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     6a4:	8e b5       	in	r24, 0x2e	; 46
	
}
     6a6:	08 95       	ret

000006a8 <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     6a8:	2f 98       	cbi	0x05, 7	; 5
     6aa:	08 95       	ret

000006ac <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     6ac:	2f 9a       	sbi	0x05, 7	; 5
     6ae:	08 95       	ret

000006b0 <__vector_42>:
#include "TIMER.h"

uint16_t volatile static stopwatch = 0;


ISR(TIMER4_COMPA_vect) {
     6b0:	1f 92       	push	r1
     6b2:	0f 92       	push	r0
     6b4:	0f b6       	in	r0, 0x3f	; 63
     6b6:	0f 92       	push	r0
     6b8:	11 24       	eor	r1, r1
     6ba:	8f 93       	push	r24
     6bc:	9f 93       	push	r25
	stopwatch = stopwatch + 1;
     6be:	80 91 99 02 	lds	r24, 0x0299
     6c2:	90 91 9a 02 	lds	r25, 0x029A
     6c6:	01 96       	adiw	r24, 0x01	; 1
     6c8:	90 93 9a 02 	sts	0x029A, r25
     6cc:	80 93 99 02 	sts	0x0299, r24
     6d0:	8f e9       	ldi	r24, 0x9F	; 159
     6d2:	9f e0       	ldi	r25, 0x0F	; 15
     6d4:	01 97       	sbiw	r24, 0x01	; 1
     6d6:	f1 f7       	brne	.-4      	; 0x6d4 <__vector_42+0x24>
     6d8:	00 c0       	rjmp	.+0      	; 0x6da <__vector_42+0x2a>
     6da:	00 00       	nop
	_delay_ms(1);
	/*printf("Interrupt vector func\n\n");*/
} 
     6dc:	9f 91       	pop	r25
     6de:	8f 91       	pop	r24
     6e0:	0f 90       	pop	r0
     6e2:	0f be       	out	0x3f, r0	; 63
     6e4:	0f 90       	pop	r0
     6e6:	1f 90       	pop	r1
     6e8:	18 95       	reti

000006ea <TIMER_init>:



void TIMER_init() {
	
	TCCR4B |= (1 << WGM42); //CTC mode
     6ea:	e1 ea       	ldi	r30, 0xA1	; 161
     6ec:	f0 e0       	ldi	r31, 0x00	; 0
     6ee:	80 81       	ld	r24, Z
     6f0:	88 60       	ori	r24, 0x08	; 8
     6f2:	80 83       	st	Z, r24
	
	/*Want to count each second:
	Clock frequency = 16 000 000 and prescaler = 1024 ---> 16000000/1024 = 15625 ticks per sec*/
	
	//Defining top value of counter --> reset each second
	OCR4A = 15625;
     6f4:	89 e0       	ldi	r24, 0x09	; 9
     6f6:	9d e3       	ldi	r25, 0x3D	; 61
     6f8:	90 93 a9 00 	sts	0x00A9, r25
     6fc:	80 93 a8 00 	sts	0x00A8, r24
	
	
	//Enable global interrupt
	sei();
     700:	78 94       	sei
	
	//Enable Timer Compare Match A Interrupt
	TIMSK4 |= (1 << OCIE4A);
     702:	e2 e7       	ldi	r30, 0x72	; 114
     704:	f0 e0       	ldi	r31, 0x00	; 0
     706:	80 81       	ld	r24, Z
     708:	82 60       	ori	r24, 0x02	; 2
     70a:	80 83       	st	Z, r24
     70c:	08 95       	ret

0000070e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     70e:	8c e0       	ldi	r24, 0x0C	; 12
     710:	80 93 b8 00 	sts	0x00B8, r24
     714:	8f ef       	ldi	r24, 0xFF	; 255
     716:	80 93 bb 00 	sts	0x00BB, r24
     71a:	84 e0       	ldi	r24, 0x04	; 4
     71c:	80 93 bc 00 	sts	0x00BC, r24
     720:	08 95       	ret

00000722 <TWI_Start_Transceiver_With_Data>:
     722:	ec eb       	ldi	r30, 0xBC	; 188
     724:	f0 e0       	ldi	r31, 0x00	; 0
     726:	20 81       	ld	r18, Z
     728:	20 fd       	sbrc	r18, 0
     72a:	fd cf       	rjmp	.-6      	; 0x726 <TWI_Start_Transceiver_With_Data+0x4>
     72c:	60 93 9d 02 	sts	0x029D, r22
     730:	fc 01       	movw	r30, r24
     732:	20 81       	ld	r18, Z
     734:	20 93 9e 02 	sts	0x029E, r18
     738:	20 fd       	sbrc	r18, 0
     73a:	0c c0       	rjmp	.+24     	; 0x754 <TWI_Start_Transceiver_With_Data+0x32>
     73c:	62 30       	cpi	r22, 0x02	; 2
     73e:	50 f0       	brcs	.+20     	; 0x754 <TWI_Start_Transceiver_With_Data+0x32>
     740:	dc 01       	movw	r26, r24
     742:	11 96       	adiw	r26, 0x01	; 1
     744:	ef e9       	ldi	r30, 0x9F	; 159
     746:	f2 e0       	ldi	r31, 0x02	; 2
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	9d 91       	ld	r25, X+
     74c:	91 93       	st	Z+, r25
     74e:	8f 5f       	subi	r24, 0xFF	; 255
     750:	86 13       	cpse	r24, r22
     752:	fb cf       	rjmp	.-10     	; 0x74a <TWI_Start_Transceiver_With_Data+0x28>
     754:	10 92 9c 02 	sts	0x029C, r1
     758:	88 ef       	ldi	r24, 0xF8	; 248
     75a:	80 93 06 02 	sts	0x0206, r24
     75e:	85 ea       	ldi	r24, 0xA5	; 165
     760:	80 93 bc 00 	sts	0x00BC, r24
     764:	08 95       	ret

00000766 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     766:	1f 92       	push	r1
     768:	0f 92       	push	r0
     76a:	0f b6       	in	r0, 0x3f	; 63
     76c:	0f 92       	push	r0
     76e:	11 24       	eor	r1, r1
     770:	0b b6       	in	r0, 0x3b	; 59
     772:	0f 92       	push	r0
     774:	2f 93       	push	r18
     776:	3f 93       	push	r19
     778:	8f 93       	push	r24
     77a:	9f 93       	push	r25
     77c:	af 93       	push	r26
     77e:	bf 93       	push	r27
     780:	ef 93       	push	r30
     782:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     784:	80 91 b9 00 	lds	r24, 0x00B9
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	fc 01       	movw	r30, r24
     78c:	38 97       	sbiw	r30, 0x08	; 8
     78e:	e1 35       	cpi	r30, 0x51	; 81
     790:	f1 05       	cpc	r31, r1
     792:	08 f0       	brcs	.+2      	; 0x796 <__vector_39+0x30>
     794:	55 c0       	rjmp	.+170    	; 0x840 <__vector_39+0xda>
     796:	ee 58       	subi	r30, 0x8E	; 142
     798:	ff 4f       	sbci	r31, 0xFF	; 255
     79a:	65 c3       	rjmp	.+1738   	; 0xe66 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     79c:	10 92 9b 02 	sts	0x029B, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     7a0:	e0 91 9b 02 	lds	r30, 0x029B
     7a4:	80 91 9d 02 	lds	r24, 0x029D
     7a8:	e8 17       	cp	r30, r24
     7aa:	70 f4       	brcc	.+28     	; 0x7c8 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     7ac:	81 e0       	ldi	r24, 0x01	; 1
     7ae:	8e 0f       	add	r24, r30
     7b0:	80 93 9b 02 	sts	0x029B, r24
     7b4:	f0 e0       	ldi	r31, 0x00	; 0
     7b6:	e2 56       	subi	r30, 0x62	; 98
     7b8:	fd 4f       	sbci	r31, 0xFD	; 253
     7ba:	80 81       	ld	r24, Z
     7bc:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7c0:	85 e8       	ldi	r24, 0x85	; 133
     7c2:	80 93 bc 00 	sts	0x00BC, r24
     7c6:	43 c0       	rjmp	.+134    	; 0x84e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     7c8:	80 91 9c 02 	lds	r24, 0x029C
     7cc:	81 60       	ori	r24, 0x01	; 1
     7ce:	80 93 9c 02 	sts	0x029C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7d2:	84 e9       	ldi	r24, 0x94	; 148
     7d4:	80 93 bc 00 	sts	0x00BC, r24
     7d8:	3a c0       	rjmp	.+116    	; 0x84e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     7da:	e0 91 9b 02 	lds	r30, 0x029B
     7de:	81 e0       	ldi	r24, 0x01	; 1
     7e0:	8e 0f       	add	r24, r30
     7e2:	80 93 9b 02 	sts	0x029B, r24
     7e6:	80 91 bb 00 	lds	r24, 0x00BB
     7ea:	f0 e0       	ldi	r31, 0x00	; 0
     7ec:	e2 56       	subi	r30, 0x62	; 98
     7ee:	fd 4f       	sbci	r31, 0xFD	; 253
     7f0:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7f2:	20 91 9b 02 	lds	r18, 0x029B
     7f6:	30 e0       	ldi	r19, 0x00	; 0
     7f8:	80 91 9d 02 	lds	r24, 0x029D
     7fc:	90 e0       	ldi	r25, 0x00	; 0
     7fe:	01 97       	sbiw	r24, 0x01	; 1
     800:	28 17       	cp	r18, r24
     802:	39 07       	cpc	r19, r25
     804:	24 f4       	brge	.+8      	; 0x80e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     806:	85 ec       	ldi	r24, 0xC5	; 197
     808:	80 93 bc 00 	sts	0x00BC, r24
     80c:	20 c0       	rjmp	.+64     	; 0x84e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     80e:	85 e8       	ldi	r24, 0x85	; 133
     810:	80 93 bc 00 	sts	0x00BC, r24
     814:	1c c0       	rjmp	.+56     	; 0x84e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     816:	80 91 bb 00 	lds	r24, 0x00BB
     81a:	e0 91 9b 02 	lds	r30, 0x029B
     81e:	f0 e0       	ldi	r31, 0x00	; 0
     820:	e2 56       	subi	r30, 0x62	; 98
     822:	fd 4f       	sbci	r31, 0xFD	; 253
     824:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     826:	80 91 9c 02 	lds	r24, 0x029C
     82a:	81 60       	ori	r24, 0x01	; 1
     82c:	80 93 9c 02 	sts	0x029C, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     830:	84 e9       	ldi	r24, 0x94	; 148
     832:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     836:	0b c0       	rjmp	.+22     	; 0x84e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     838:	85 ea       	ldi	r24, 0xA5	; 165
     83a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     83e:	07 c0       	rjmp	.+14     	; 0x84e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     840:	80 91 b9 00 	lds	r24, 0x00B9
     844:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     848:	84 e0       	ldi	r24, 0x04	; 4
     84a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     84e:	ff 91       	pop	r31
     850:	ef 91       	pop	r30
     852:	bf 91       	pop	r27
     854:	af 91       	pop	r26
     856:	9f 91       	pop	r25
     858:	8f 91       	pop	r24
     85a:	3f 91       	pop	r19
     85c:	2f 91       	pop	r18
     85e:	0f 90       	pop	r0
     860:	0b be       	out	0x3b, r0	; 59
     862:	0f 90       	pop	r0
     864:	0f be       	out	0x3f, r0	; 63
     866:	0f 90       	pop	r0
     868:	1f 90       	pop	r1
     86a:	18 95       	reti

0000086c <UART_Init>:



int UART_Init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     86c:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     870:	80 93 c4 00 	sts	0x00C4, r24
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     874:	88 e1       	ldi	r24, 0x18	; 24
     876:	80 93 c1 00 	sts	0x00C1, r24
	// Set frame format: 8data, 2 stop bit
	
	#ifdef __AVR_ATmega162__
		UCSR0A &= ~(_BV(U2X0));
	#elif __AVR_ATmega2560__
		UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     87a:	8e e0       	ldi	r24, 0x0E	; 14
     87c:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	
	
	
	cli();
     880:	f8 94       	cli

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     882:	e1 ec       	ldi	r30, 0xC1	; 193
     884:	f0 e0       	ldi	r31, 0x00	; 0
     886:	80 81       	ld	r24, Z
     888:	80 68       	ori	r24, 0x80	; 128
     88a:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     88c:	e0 ec       	ldi	r30, 0xC0	; 192
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	80 81       	ld	r24, Z
     892:	80 68       	ori	r24, 0x80	; 128
     894:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     896:	78 94       	sei


	return 1;
}
     898:	81 e0       	ldi	r24, 0x01	; 1
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	08 95       	ret

0000089e <UART_Transmit>:


int UART_Transmit(unsigned char data) {
	while (!(UCSR0A & (1<<UDRE0) )){}
     89e:	e0 ec       	ldi	r30, 0xC0	; 192
     8a0:	f0 e0       	ldi	r31, 0x00	; 0
     8a2:	90 81       	ld	r25, Z
     8a4:	95 ff       	sbrs	r25, 5
     8a6:	fd cf       	rjmp	.-6      	; 0x8a2 <UART_Transmit+0x4>
	
	UDR0 = data;
     8a8:	80 93 c6 00 	sts	0x00C6, r24
	return 3;
};
     8ac:	83 e0       	ldi	r24, 0x03	; 3
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	08 95       	ret

000008b2 <UART_Recieve>:


unsigned char UART_Recieve(void) {
	

	while ( !(UCSR0A & (1<<RXC0)));
     8b2:	e0 ec       	ldi	r30, 0xC0	; 192
     8b4:	f0 e0       	ldi	r31, 0x00	; 0
     8b6:	80 81       	ld	r24, Z
     8b8:	88 23       	and	r24, r24
     8ba:	ec f7       	brge	.-6      	; 0x8b6 <UART_Recieve+0x4>
	
	return UDR0;
     8bc:	80 91 c6 00 	lds	r24, 0x00C6
	
     8c0:	08 95       	ret

000008c2 <__vector_25>:




ISR(USART0_RX_vect)
{
     8c2:	1f 92       	push	r1
     8c4:	0f 92       	push	r0
     8c6:	0f b6       	in	r0, 0x3f	; 63
     8c8:	0f 92       	push	r0
     8ca:	11 24       	eor	r1, r1
     8cc:	0b b6       	in	r0, 0x3b	; 59
     8ce:	0f 92       	push	r0
     8d0:	2f 93       	push	r18
     8d2:	3f 93       	push	r19
     8d4:	4f 93       	push	r20
     8d6:	5f 93       	push	r21
     8d8:	6f 93       	push	r22
     8da:	7f 93       	push	r23
     8dc:	8f 93       	push	r24
     8de:	9f 93       	push	r25
     8e0:	af 93       	push	r26
     8e2:	bf 93       	push	r27
     8e4:	ef 93       	push	r30
     8e6:	ff 93       	push	r31
	RECEIVED = 1;
     8e8:	81 e0       	ldi	r24, 0x01	; 1
     8ea:	80 93 a2 02 	sts	0x02A2, r24
	
	unsigned char temp = UDR0;
     8ee:	80 91 c6 00 	lds	r24, 0x00C6
	UART_Transmit(temp); // for  teste at det funker
     8f2:	d5 df       	rcall	.-86     	; 0x89e <UART_Transmit>
}
     8f4:	ff 91       	pop	r31
     8f6:	ef 91       	pop	r30
     8f8:	bf 91       	pop	r27
     8fa:	af 91       	pop	r26
     8fc:	9f 91       	pop	r25
     8fe:	8f 91       	pop	r24
     900:	7f 91       	pop	r23
     902:	6f 91       	pop	r22
     904:	5f 91       	pop	r21
     906:	4f 91       	pop	r20
     908:	3f 91       	pop	r19
     90a:	2f 91       	pop	r18
     90c:	0f 90       	pop	r0
     90e:	0b be       	out	0x3b, r0	; 59
     910:	0f 90       	pop	r0
     912:	0f be       	out	0x3f, r0	; 63
     914:	0f 90       	pop	r0
     916:	1f 90       	pop	r1
     918:	18 95       	reti

0000091a <main>:


int main(void) {
     91a:	cf 93       	push	r28
     91c:	df 93       	push	r29
     91e:	cd b7       	in	r28, 0x3d	; 61
     920:	de b7       	in	r29, 0x3e	; 62
     922:	2b 97       	sbiw	r28, 0x0b	; 11
     924:	0f b6       	in	r0, 0x3f	; 63
     926:	f8 94       	cli
     928:	de bf       	out	0x3e, r29	; 62
     92a:	0f be       	out	0x3f, r0	; 63
     92c:	cd bf       	out	0x3d, r28	; 61
	
	
	//disable alle interrupts
	cli();
     92e:	f8 94       	cli
	
	DDRA = 0xFF;
     930:	8f ef       	ldi	r24, 0xFF	; 255
     932:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     934:	87 e6       	ldi	r24, 0x67	; 103
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	99 df       	rcall	.-206    	; 0x86c <UART_Init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     93a:	69 e5       	ldi	r22, 0x59	; 89
     93c:	74 e0       	ldi	r23, 0x04	; 4
     93e:	8f e4       	ldi	r24, 0x4F	; 79
     940:	94 e0       	ldi	r25, 0x04	; 4
     942:	be d3       	rcall	.+1916   	; 0x10c0 <fdevopen>
	//init_SRAM();
	
	
	CAN_init();
     944:	4d dc       	rcall	.-1894   	; 0x1e0 <CAN_init>
	PWM_init();
     946:	01 de       	rcall	.-1022   	; 0x54a <PWM_init>
	DAC_init();
     948:	f5 dc       	rcall	.-1558   	; 0x334 <DAC_init>
	MOTOR_init();
     94a:	8a dd       	rcall	.-1260   	; 0x460 <MOTOR_init>
	IR_init();
     94c:	09 dd       	rcall	.-1518   	; 0x360 <IR_init>
	SOLENOID_init();
     94e:	94 de       	rcall	.-728    	; 0x678 <SOLENOID_init>
	TIMER_init();
     950:	cc de       	rcall	.-616    	; 0x6ea <TIMER_init>
		CAN_print_message(msg);
		
		while (msg.id == GAME_ID /*&& msg.data[GAME_ENABLE]*/) {
			CAN_recieve_data(&msg);
			//if (msg.id == 100) {
				printf("msg.id == GAME_ID && msg.data[GAME_ENABLE]");
     952:	0f 2e       	mov	r0, r31
     954:	fd e6       	ldi	r31, 0x6D	; 109
     956:	cf 2e       	mov	r12, r31
     958:	f2 e0       	ldi	r31, 0x02	; 2
     95a:	df 2e       	mov	r13, r31
     95c:	f0 2d       	mov	r31, r0
     95e:	2f ef       	ldi	r18, 0xFF	; 255
     960:	81 ee       	ldi	r24, 0xE1	; 225
     962:	94 e0       	ldi	r25, 0x04	; 4
     964:	21 50       	subi	r18, 0x01	; 1
     966:	80 40       	sbci	r24, 0x00	; 0
     968:	90 40       	sbci	r25, 0x00	; 0
     96a:	e1 f7       	brne	.-8      	; 0x964 <main+0x4a>
     96c:	00 c0       	rjmp	.+0      	; 0x96e <main+0x54>
     96e:	00 00       	nop
		CAN_recieve_data(&msg);
		CAN_print_message(msg);
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);*/

		can_message_t msg;
		CAN_recieve_data(&msg);
     970:	ce 01       	movw	r24, r28
     972:	01 96       	adiw	r24, 0x01	; 1
     974:	47 dc       	rcall	.-1906   	; 0x204 <CAN_recieve_data>
		//_delay_ms(100);
		//printf("IN MAIN:\n");
		CAN_print_message(msg);
     976:	e9 80       	ldd	r14, Y+1	; 0x01
     978:	fa 80       	ldd	r15, Y+2	; 0x02
     97a:	0b 81       	ldd	r16, Y+3	; 0x03
     97c:	1c 81       	ldd	r17, Y+4	; 0x04
     97e:	2d 81       	ldd	r18, Y+5	; 0x05
     980:	3e 81       	ldd	r19, Y+6	; 0x06
     982:	4f 81       	ldd	r20, Y+7	; 0x07
     984:	58 85       	ldd	r21, Y+8	; 0x08
     986:	69 85       	ldd	r22, Y+9	; 0x09
     988:	7a 85       	ldd	r23, Y+10	; 0x0a
     98a:	8b 85       	ldd	r24, Y+11	; 0x0b
     98c:	7c dc       	rcall	.-1800   	; 0x286 <CAN_print_message>
		
		while (msg.id == GAME_ID /*&& msg.data[GAME_ENABLE]*/) {
     98e:	89 81       	ldd	r24, Y+1	; 0x01
     990:	9a 81       	ldd	r25, Y+2	; 0x02
     992:	84 36       	cpi	r24, 0x64	; 100
     994:	91 05       	cpc	r25, r1
     996:	19 f7       	brne	.-58     	; 0x95e <main+0x44>
			CAN_recieve_data(&msg);
     998:	ce 01       	movw	r24, r28
     99a:	01 96       	adiw	r24, 0x01	; 1
     99c:	33 dc       	rcall	.-1946   	; 0x204 <CAN_recieve_data>
			//if (msg.id == 100) {
				printf("msg.id == GAME_ID && msg.data[GAME_ENABLE]");
     99e:	df 92       	push	r13
     9a0:	cf 92       	push	r12
     9a2:	d8 d3       	rcall	.+1968   	; 0x1154 <printf>
				CAN_print_message(msg);
     9a4:	e9 80       	ldd	r14, Y+1	; 0x01
     9a6:	fa 80       	ldd	r15, Y+2	; 0x02
     9a8:	0b 81       	ldd	r16, Y+3	; 0x03
     9aa:	1c 81       	ldd	r17, Y+4	; 0x04
     9ac:	2d 81       	ldd	r18, Y+5	; 0x05
     9ae:	3e 81       	ldd	r19, Y+6	; 0x06
     9b0:	4f 81       	ldd	r20, Y+7	; 0x07
     9b2:	58 85       	ldd	r21, Y+8	; 0x08
     9b4:	69 85       	ldd	r22, Y+9	; 0x09
     9b6:	7a 85       	ldd	r23, Y+10	; 0x0a
     9b8:	8b 85       	ldd	r24, Y+11	; 0x0b
     9ba:	65 dc       	rcall	.-1846   	; 0x286 <CAN_print_message>
				float dc = PWM_get_duty_cycle(msg);
     9bc:	e9 80       	ldd	r14, Y+1	; 0x01
     9be:	fa 80       	ldd	r15, Y+2	; 0x02
     9c0:	0b 81       	ldd	r16, Y+3	; 0x03
     9c2:	1c 81       	ldd	r17, Y+4	; 0x04
     9c4:	2d 81       	ldd	r18, Y+5	; 0x05
     9c6:	3e 81       	ldd	r19, Y+6	; 0x06
     9c8:	4f 81       	ldd	r20, Y+7	; 0x07
     9ca:	58 85       	ldd	r21, Y+8	; 0x08
     9cc:	69 85       	ldd	r22, Y+9	; 0x09
     9ce:	7a 85       	ldd	r23, Y+10	; 0x0a
     9d0:	8b 85       	ldd	r24, Y+11	; 0x0b
     9d2:	e5 dd       	rcall	.-1078   	; 0x59e <PWM_get_duty_cycle>
				PWM_set_duty_cycle(dc);
     9d4:	20 de       	rcall	.-960    	; 0x616 <PWM_set_duty_cycle>
			//float dc = PWM_get_duty_cycle(msg);
			//printf("dc = %d\n", dc);
			
			//printf("Motor speed: %d\nMotor dir: %d\n", MOTOR_get_speed(msg),MOTOR_get_direction(msg));
			
		if (/*msg.id == GAME_ID && */msg.data[SOLENOID_ENABLE]) {
     9d6:	0f 90       	pop	r0
     9d8:	0f 90       	pop	r0
     9da:	8f 81       	ldd	r24, Y+7	; 0x07
     9dc:	88 23       	and	r24, r24
     9de:	59 f0       	breq	.+22     	; 0x9f6 <main+0xdc>
				
				SOLENOID_enable();
     9e0:	4f de       	rcall	.-866    	; 0x680 <SOLENOID_enable>
     9e2:	2f ef       	ldi	r18, 0xFF	; 255
     9e4:	80 e7       	ldi	r24, 0x70	; 112
     9e6:	92 e0       	ldi	r25, 0x02	; 2
     9e8:	21 50       	subi	r18, 0x01	; 1
     9ea:	80 40       	sbci	r24, 0x00	; 0
     9ec:	90 40       	sbci	r25, 0x00	; 0
     9ee:	e1 f7       	brne	.-8      	; 0x9e8 <main+0xce>
     9f0:	00 c0       	rjmp	.+0      	; 0x9f2 <main+0xd8>
     9f2:	00 00       	nop
				//printf("SOLENOID_enabled\n");
				_delay_ms(50);
				SOLENOID_disable();
     9f4:	43 de       	rcall	.-890    	; 0x67c <SOLENOID_disable>
			}
			//printf("msg data 2 = %d\n", msg.data[2]);
			uint8_t target_pos = msg.data[MOTOR_REF];
			//MOTOR_write_pos(target_pos - PID_control(msg));
			
			MOTOR_write_speed(MOTOR_get_speed(msg),MOTOR_get_direction(msg));
     9f6:	e9 80       	ldd	r14, Y+1	; 0x01
     9f8:	fa 80       	ldd	r15, Y+2	; 0x02
     9fa:	0b 81       	ldd	r16, Y+3	; 0x03
     9fc:	1c 81       	ldd	r17, Y+4	; 0x04
     9fe:	2d 81       	ldd	r18, Y+5	; 0x05
     a00:	3e 81       	ldd	r19, Y+6	; 0x06
     a02:	4f 81       	ldd	r20, Y+7	; 0x07
     a04:	58 85       	ldd	r21, Y+8	; 0x08
     a06:	69 85       	ldd	r22, Y+9	; 0x09
     a08:	7a 85       	ldd	r23, Y+10	; 0x0a
     a0a:	8b 85       	ldd	r24, Y+11	; 0x0b
     a0c:	75 dd       	rcall	.-1302   	; 0x4f8 <MOTOR_get_direction>
     a0e:	b8 2e       	mov	r11, r24
     a10:	e9 80       	ldd	r14, Y+1	; 0x01
     a12:	fa 80       	ldd	r15, Y+2	; 0x02
     a14:	0b 81       	ldd	r16, Y+3	; 0x03
     a16:	1c 81       	ldd	r17, Y+4	; 0x04
     a18:	2d 81       	ldd	r18, Y+5	; 0x05
     a1a:	3e 81       	ldd	r19, Y+6	; 0x06
     a1c:	4f 81       	ldd	r20, Y+7	; 0x07
     a1e:	58 85       	ldd	r21, Y+8	; 0x08
     a20:	69 85       	ldd	r22, Y+9	; 0x09
     a22:	7a 85       	ldd	r23, Y+10	; 0x0a
     a24:	8b 85       	ldd	r24, Y+11	; 0x0b
     a26:	43 dd       	rcall	.-1402   	; 0x4ae <MOTOR_get_speed>
     a28:	6b 2d       	mov	r22, r11
     a2a:	32 dd       	rcall	.-1436   	; 0x490 <MOTOR_write_speed>
		CAN_recieve_data(&msg);
		//_delay_ms(100);
		//printf("IN MAIN:\n");
		CAN_print_message(msg);
		
		while (msg.id == GAME_ID /*&& msg.data[GAME_ENABLE]*/) {
     a2c:	89 81       	ldd	r24, Y+1	; 0x01
     a2e:	9a 81       	ldd	r25, Y+2	; 0x02
     a30:	84 36       	cpi	r24, 0x64	; 100
     a32:	91 05       	cpc	r25, r1
     a34:	09 f4       	brne	.+2      	; 0xa38 <main+0x11e>
     a36:	b0 cf       	rjmp	.-160    	; 0x998 <main+0x7e>
     a38:	92 cf       	rjmp	.-220    	; 0x95e <main+0x44>

00000a3a <__subsf3>:
     a3a:	50 58       	subi	r21, 0x80	; 128

00000a3c <__addsf3>:
     a3c:	bb 27       	eor	r27, r27
     a3e:	aa 27       	eor	r26, r26
     a40:	0e d0       	rcall	.+28     	; 0xa5e <__addsf3x>
     a42:	70 c1       	rjmp	.+736    	; 0xd24 <__fp_round>
     a44:	61 d1       	rcall	.+706    	; 0xd08 <__fp_pscA>
     a46:	30 f0       	brcs	.+12     	; 0xa54 <__addsf3+0x18>
     a48:	66 d1       	rcall	.+716    	; 0xd16 <__fp_pscB>
     a4a:	20 f0       	brcs	.+8      	; 0xa54 <__addsf3+0x18>
     a4c:	31 f4       	brne	.+12     	; 0xa5a <__addsf3+0x1e>
     a4e:	9f 3f       	cpi	r25, 0xFF	; 255
     a50:	11 f4       	brne	.+4      	; 0xa56 <__addsf3+0x1a>
     a52:	1e f4       	brtc	.+6      	; 0xa5a <__addsf3+0x1e>
     a54:	56 c1       	rjmp	.+684    	; 0xd02 <__fp_nan>
     a56:	0e f4       	brtc	.+2      	; 0xa5a <__addsf3+0x1e>
     a58:	e0 95       	com	r30
     a5a:	e7 fb       	bst	r30, 7
     a5c:	4c c1       	rjmp	.+664    	; 0xcf6 <__fp_inf>

00000a5e <__addsf3x>:
     a5e:	e9 2f       	mov	r30, r25
     a60:	72 d1       	rcall	.+740    	; 0xd46 <__fp_split3>
     a62:	80 f3       	brcs	.-32     	; 0xa44 <__addsf3+0x8>
     a64:	ba 17       	cp	r27, r26
     a66:	62 07       	cpc	r22, r18
     a68:	73 07       	cpc	r23, r19
     a6a:	84 07       	cpc	r24, r20
     a6c:	95 07       	cpc	r25, r21
     a6e:	18 f0       	brcs	.+6      	; 0xa76 <__addsf3x+0x18>
     a70:	71 f4       	brne	.+28     	; 0xa8e <__addsf3x+0x30>
     a72:	9e f5       	brtc	.+102    	; 0xada <__addsf3x+0x7c>
     a74:	8a c1       	rjmp	.+788    	; 0xd8a <__fp_zero>
     a76:	0e f4       	brtc	.+2      	; 0xa7a <__addsf3x+0x1c>
     a78:	e0 95       	com	r30
     a7a:	0b 2e       	mov	r0, r27
     a7c:	ba 2f       	mov	r27, r26
     a7e:	a0 2d       	mov	r26, r0
     a80:	0b 01       	movw	r0, r22
     a82:	b9 01       	movw	r22, r18
     a84:	90 01       	movw	r18, r0
     a86:	0c 01       	movw	r0, r24
     a88:	ca 01       	movw	r24, r20
     a8a:	a0 01       	movw	r20, r0
     a8c:	11 24       	eor	r1, r1
     a8e:	ff 27       	eor	r31, r31
     a90:	59 1b       	sub	r21, r25
     a92:	99 f0       	breq	.+38     	; 0xaba <__addsf3x+0x5c>
     a94:	59 3f       	cpi	r21, 0xF9	; 249
     a96:	50 f4       	brcc	.+20     	; 0xaac <__addsf3x+0x4e>
     a98:	50 3e       	cpi	r21, 0xE0	; 224
     a9a:	68 f1       	brcs	.+90     	; 0xaf6 <__addsf3x+0x98>
     a9c:	1a 16       	cp	r1, r26
     a9e:	f0 40       	sbci	r31, 0x00	; 0
     aa0:	a2 2f       	mov	r26, r18
     aa2:	23 2f       	mov	r18, r19
     aa4:	34 2f       	mov	r19, r20
     aa6:	44 27       	eor	r20, r20
     aa8:	58 5f       	subi	r21, 0xF8	; 248
     aaa:	f3 cf       	rjmp	.-26     	; 0xa92 <__addsf3x+0x34>
     aac:	46 95       	lsr	r20
     aae:	37 95       	ror	r19
     ab0:	27 95       	ror	r18
     ab2:	a7 95       	ror	r26
     ab4:	f0 40       	sbci	r31, 0x00	; 0
     ab6:	53 95       	inc	r21
     ab8:	c9 f7       	brne	.-14     	; 0xaac <__addsf3x+0x4e>
     aba:	7e f4       	brtc	.+30     	; 0xada <__addsf3x+0x7c>
     abc:	1f 16       	cp	r1, r31
     abe:	ba 0b       	sbc	r27, r26
     ac0:	62 0b       	sbc	r22, r18
     ac2:	73 0b       	sbc	r23, r19
     ac4:	84 0b       	sbc	r24, r20
     ac6:	ba f0       	brmi	.+46     	; 0xaf6 <__addsf3x+0x98>
     ac8:	91 50       	subi	r25, 0x01	; 1
     aca:	a1 f0       	breq	.+40     	; 0xaf4 <__addsf3x+0x96>
     acc:	ff 0f       	add	r31, r31
     ace:	bb 1f       	adc	r27, r27
     ad0:	66 1f       	adc	r22, r22
     ad2:	77 1f       	adc	r23, r23
     ad4:	88 1f       	adc	r24, r24
     ad6:	c2 f7       	brpl	.-16     	; 0xac8 <__addsf3x+0x6a>
     ad8:	0e c0       	rjmp	.+28     	; 0xaf6 <__addsf3x+0x98>
     ada:	ba 0f       	add	r27, r26
     adc:	62 1f       	adc	r22, r18
     ade:	73 1f       	adc	r23, r19
     ae0:	84 1f       	adc	r24, r20
     ae2:	48 f4       	brcc	.+18     	; 0xaf6 <__addsf3x+0x98>
     ae4:	87 95       	ror	r24
     ae6:	77 95       	ror	r23
     ae8:	67 95       	ror	r22
     aea:	b7 95       	ror	r27
     aec:	f7 95       	ror	r31
     aee:	9e 3f       	cpi	r25, 0xFE	; 254
     af0:	08 f0       	brcs	.+2      	; 0xaf4 <__addsf3x+0x96>
     af2:	b3 cf       	rjmp	.-154    	; 0xa5a <__addsf3+0x1e>
     af4:	93 95       	inc	r25
     af6:	88 0f       	add	r24, r24
     af8:	08 f0       	brcs	.+2      	; 0xafc <__addsf3x+0x9e>
     afa:	99 27       	eor	r25, r25
     afc:	ee 0f       	add	r30, r30
     afe:	97 95       	ror	r25
     b00:	87 95       	ror	r24
     b02:	08 95       	ret

00000b04 <__cmpsf2>:
     b04:	d4 d0       	rcall	.+424    	; 0xcae <__fp_cmp>
     b06:	08 f4       	brcc	.+2      	; 0xb0a <__cmpsf2+0x6>
     b08:	81 e0       	ldi	r24, 0x01	; 1
     b0a:	08 95       	ret

00000b0c <__divsf3>:
     b0c:	0c d0       	rcall	.+24     	; 0xb26 <__divsf3x>
     b0e:	0a c1       	rjmp	.+532    	; 0xd24 <__fp_round>
     b10:	02 d1       	rcall	.+516    	; 0xd16 <__fp_pscB>
     b12:	40 f0       	brcs	.+16     	; 0xb24 <__divsf3+0x18>
     b14:	f9 d0       	rcall	.+498    	; 0xd08 <__fp_pscA>
     b16:	30 f0       	brcs	.+12     	; 0xb24 <__divsf3+0x18>
     b18:	21 f4       	brne	.+8      	; 0xb22 <__divsf3+0x16>
     b1a:	5f 3f       	cpi	r21, 0xFF	; 255
     b1c:	19 f0       	breq	.+6      	; 0xb24 <__divsf3+0x18>
     b1e:	eb c0       	rjmp	.+470    	; 0xcf6 <__fp_inf>
     b20:	51 11       	cpse	r21, r1
     b22:	34 c1       	rjmp	.+616    	; 0xd8c <__fp_szero>
     b24:	ee c0       	rjmp	.+476    	; 0xd02 <__fp_nan>

00000b26 <__divsf3x>:
     b26:	0f d1       	rcall	.+542    	; 0xd46 <__fp_split3>
     b28:	98 f3       	brcs	.-26     	; 0xb10 <__divsf3+0x4>

00000b2a <__divsf3_pse>:
     b2a:	99 23       	and	r25, r25
     b2c:	c9 f3       	breq	.-14     	; 0xb20 <__divsf3+0x14>
     b2e:	55 23       	and	r21, r21
     b30:	b1 f3       	breq	.-20     	; 0xb1e <__divsf3+0x12>
     b32:	95 1b       	sub	r25, r21
     b34:	55 0b       	sbc	r21, r21
     b36:	bb 27       	eor	r27, r27
     b38:	aa 27       	eor	r26, r26
     b3a:	62 17       	cp	r22, r18
     b3c:	73 07       	cpc	r23, r19
     b3e:	84 07       	cpc	r24, r20
     b40:	38 f0       	brcs	.+14     	; 0xb50 <__divsf3_pse+0x26>
     b42:	9f 5f       	subi	r25, 0xFF	; 255
     b44:	5f 4f       	sbci	r21, 0xFF	; 255
     b46:	22 0f       	add	r18, r18
     b48:	33 1f       	adc	r19, r19
     b4a:	44 1f       	adc	r20, r20
     b4c:	aa 1f       	adc	r26, r26
     b4e:	a9 f3       	breq	.-22     	; 0xb3a <__divsf3_pse+0x10>
     b50:	33 d0       	rcall	.+102    	; 0xbb8 <__divsf3_pse+0x8e>
     b52:	0e 2e       	mov	r0, r30
     b54:	3a f0       	brmi	.+14     	; 0xb64 <__divsf3_pse+0x3a>
     b56:	e0 e8       	ldi	r30, 0x80	; 128
     b58:	30 d0       	rcall	.+96     	; 0xbba <__divsf3_pse+0x90>
     b5a:	91 50       	subi	r25, 0x01	; 1
     b5c:	50 40       	sbci	r21, 0x00	; 0
     b5e:	e6 95       	lsr	r30
     b60:	00 1c       	adc	r0, r0
     b62:	ca f7       	brpl	.-14     	; 0xb56 <__divsf3_pse+0x2c>
     b64:	29 d0       	rcall	.+82     	; 0xbb8 <__divsf3_pse+0x8e>
     b66:	fe 2f       	mov	r31, r30
     b68:	27 d0       	rcall	.+78     	; 0xbb8 <__divsf3_pse+0x8e>
     b6a:	66 0f       	add	r22, r22
     b6c:	77 1f       	adc	r23, r23
     b6e:	88 1f       	adc	r24, r24
     b70:	bb 1f       	adc	r27, r27
     b72:	26 17       	cp	r18, r22
     b74:	37 07       	cpc	r19, r23
     b76:	48 07       	cpc	r20, r24
     b78:	ab 07       	cpc	r26, r27
     b7a:	b0 e8       	ldi	r27, 0x80	; 128
     b7c:	09 f0       	breq	.+2      	; 0xb80 <__divsf3_pse+0x56>
     b7e:	bb 0b       	sbc	r27, r27
     b80:	80 2d       	mov	r24, r0
     b82:	bf 01       	movw	r22, r30
     b84:	ff 27       	eor	r31, r31
     b86:	93 58       	subi	r25, 0x83	; 131
     b88:	5f 4f       	sbci	r21, 0xFF	; 255
     b8a:	2a f0       	brmi	.+10     	; 0xb96 <__divsf3_pse+0x6c>
     b8c:	9e 3f       	cpi	r25, 0xFE	; 254
     b8e:	51 05       	cpc	r21, r1
     b90:	68 f0       	brcs	.+26     	; 0xbac <__divsf3_pse+0x82>
     b92:	b1 c0       	rjmp	.+354    	; 0xcf6 <__fp_inf>
     b94:	fb c0       	rjmp	.+502    	; 0xd8c <__fp_szero>
     b96:	5f 3f       	cpi	r21, 0xFF	; 255
     b98:	ec f3       	brlt	.-6      	; 0xb94 <__divsf3_pse+0x6a>
     b9a:	98 3e       	cpi	r25, 0xE8	; 232
     b9c:	dc f3       	brlt	.-10     	; 0xb94 <__divsf3_pse+0x6a>
     b9e:	86 95       	lsr	r24
     ba0:	77 95       	ror	r23
     ba2:	67 95       	ror	r22
     ba4:	b7 95       	ror	r27
     ba6:	f7 95       	ror	r31
     ba8:	9f 5f       	subi	r25, 0xFF	; 255
     baa:	c9 f7       	brne	.-14     	; 0xb9e <__divsf3_pse+0x74>
     bac:	88 0f       	add	r24, r24
     bae:	91 1d       	adc	r25, r1
     bb0:	96 95       	lsr	r25
     bb2:	87 95       	ror	r24
     bb4:	97 f9       	bld	r25, 7
     bb6:	08 95       	ret
     bb8:	e1 e0       	ldi	r30, 0x01	; 1
     bba:	66 0f       	add	r22, r22
     bbc:	77 1f       	adc	r23, r23
     bbe:	88 1f       	adc	r24, r24
     bc0:	bb 1f       	adc	r27, r27
     bc2:	62 17       	cp	r22, r18
     bc4:	73 07       	cpc	r23, r19
     bc6:	84 07       	cpc	r24, r20
     bc8:	ba 07       	cpc	r27, r26
     bca:	20 f0       	brcs	.+8      	; 0xbd4 <__divsf3_pse+0xaa>
     bcc:	62 1b       	sub	r22, r18
     bce:	73 0b       	sbc	r23, r19
     bd0:	84 0b       	sbc	r24, r20
     bd2:	ba 0b       	sbc	r27, r26
     bd4:	ee 1f       	adc	r30, r30
     bd6:	88 f7       	brcc	.-30     	; 0xbba <__divsf3_pse+0x90>
     bd8:	e0 95       	com	r30
     bda:	08 95       	ret

00000bdc <__fixunssfsi>:
     bdc:	bc d0       	rcall	.+376    	; 0xd56 <__fp_splitA>
     bde:	88 f0       	brcs	.+34     	; 0xc02 <__fixunssfsi+0x26>
     be0:	9f 57       	subi	r25, 0x7F	; 127
     be2:	90 f0       	brcs	.+36     	; 0xc08 <__fixunssfsi+0x2c>
     be4:	b9 2f       	mov	r27, r25
     be6:	99 27       	eor	r25, r25
     be8:	b7 51       	subi	r27, 0x17	; 23
     bea:	a0 f0       	brcs	.+40     	; 0xc14 <__fixunssfsi+0x38>
     bec:	d1 f0       	breq	.+52     	; 0xc22 <__fixunssfsi+0x46>
     bee:	66 0f       	add	r22, r22
     bf0:	77 1f       	adc	r23, r23
     bf2:	88 1f       	adc	r24, r24
     bf4:	99 1f       	adc	r25, r25
     bf6:	1a f0       	brmi	.+6      	; 0xbfe <__fixunssfsi+0x22>
     bf8:	ba 95       	dec	r27
     bfa:	c9 f7       	brne	.-14     	; 0xbee <__fixunssfsi+0x12>
     bfc:	12 c0       	rjmp	.+36     	; 0xc22 <__fixunssfsi+0x46>
     bfe:	b1 30       	cpi	r27, 0x01	; 1
     c00:	81 f0       	breq	.+32     	; 0xc22 <__fixunssfsi+0x46>
     c02:	c3 d0       	rcall	.+390    	; 0xd8a <__fp_zero>
     c04:	b1 e0       	ldi	r27, 0x01	; 1
     c06:	08 95       	ret
     c08:	c0 c0       	rjmp	.+384    	; 0xd8a <__fp_zero>
     c0a:	67 2f       	mov	r22, r23
     c0c:	78 2f       	mov	r23, r24
     c0e:	88 27       	eor	r24, r24
     c10:	b8 5f       	subi	r27, 0xF8	; 248
     c12:	39 f0       	breq	.+14     	; 0xc22 <__fixunssfsi+0x46>
     c14:	b9 3f       	cpi	r27, 0xF9	; 249
     c16:	cc f3       	brlt	.-14     	; 0xc0a <__fixunssfsi+0x2e>
     c18:	86 95       	lsr	r24
     c1a:	77 95       	ror	r23
     c1c:	67 95       	ror	r22
     c1e:	b3 95       	inc	r27
     c20:	d9 f7       	brne	.-10     	; 0xc18 <__fixunssfsi+0x3c>
     c22:	3e f4       	brtc	.+14     	; 0xc32 <__fixunssfsi+0x56>
     c24:	90 95       	com	r25
     c26:	80 95       	com	r24
     c28:	70 95       	com	r23
     c2a:	61 95       	neg	r22
     c2c:	7f 4f       	sbci	r23, 0xFF	; 255
     c2e:	8f 4f       	sbci	r24, 0xFF	; 255
     c30:	9f 4f       	sbci	r25, 0xFF	; 255
     c32:	08 95       	ret

00000c34 <__floatunsisf>:
     c34:	e8 94       	clt
     c36:	09 c0       	rjmp	.+18     	; 0xc4a <__floatsisf+0x12>

00000c38 <__floatsisf>:
     c38:	97 fb       	bst	r25, 7
     c3a:	3e f4       	brtc	.+14     	; 0xc4a <__floatsisf+0x12>
     c3c:	90 95       	com	r25
     c3e:	80 95       	com	r24
     c40:	70 95       	com	r23
     c42:	61 95       	neg	r22
     c44:	7f 4f       	sbci	r23, 0xFF	; 255
     c46:	8f 4f       	sbci	r24, 0xFF	; 255
     c48:	9f 4f       	sbci	r25, 0xFF	; 255
     c4a:	99 23       	and	r25, r25
     c4c:	a9 f0       	breq	.+42     	; 0xc78 <__floatsisf+0x40>
     c4e:	f9 2f       	mov	r31, r25
     c50:	96 e9       	ldi	r25, 0x96	; 150
     c52:	bb 27       	eor	r27, r27
     c54:	93 95       	inc	r25
     c56:	f6 95       	lsr	r31
     c58:	87 95       	ror	r24
     c5a:	77 95       	ror	r23
     c5c:	67 95       	ror	r22
     c5e:	b7 95       	ror	r27
     c60:	f1 11       	cpse	r31, r1
     c62:	f8 cf       	rjmp	.-16     	; 0xc54 <__floatsisf+0x1c>
     c64:	fa f4       	brpl	.+62     	; 0xca4 <__floatsisf+0x6c>
     c66:	bb 0f       	add	r27, r27
     c68:	11 f4       	brne	.+4      	; 0xc6e <__floatsisf+0x36>
     c6a:	60 ff       	sbrs	r22, 0
     c6c:	1b c0       	rjmp	.+54     	; 0xca4 <__floatsisf+0x6c>
     c6e:	6f 5f       	subi	r22, 0xFF	; 255
     c70:	7f 4f       	sbci	r23, 0xFF	; 255
     c72:	8f 4f       	sbci	r24, 0xFF	; 255
     c74:	9f 4f       	sbci	r25, 0xFF	; 255
     c76:	16 c0       	rjmp	.+44     	; 0xca4 <__floatsisf+0x6c>
     c78:	88 23       	and	r24, r24
     c7a:	11 f0       	breq	.+4      	; 0xc80 <__floatsisf+0x48>
     c7c:	96 e9       	ldi	r25, 0x96	; 150
     c7e:	11 c0       	rjmp	.+34     	; 0xca2 <__floatsisf+0x6a>
     c80:	77 23       	and	r23, r23
     c82:	21 f0       	breq	.+8      	; 0xc8c <__floatsisf+0x54>
     c84:	9e e8       	ldi	r25, 0x8E	; 142
     c86:	87 2f       	mov	r24, r23
     c88:	76 2f       	mov	r23, r22
     c8a:	05 c0       	rjmp	.+10     	; 0xc96 <__floatsisf+0x5e>
     c8c:	66 23       	and	r22, r22
     c8e:	71 f0       	breq	.+28     	; 0xcac <__floatsisf+0x74>
     c90:	96 e8       	ldi	r25, 0x86	; 134
     c92:	86 2f       	mov	r24, r22
     c94:	70 e0       	ldi	r23, 0x00	; 0
     c96:	60 e0       	ldi	r22, 0x00	; 0
     c98:	2a f0       	brmi	.+10     	; 0xca4 <__floatsisf+0x6c>
     c9a:	9a 95       	dec	r25
     c9c:	66 0f       	add	r22, r22
     c9e:	77 1f       	adc	r23, r23
     ca0:	88 1f       	adc	r24, r24
     ca2:	da f7       	brpl	.-10     	; 0xc9a <__floatsisf+0x62>
     ca4:	88 0f       	add	r24, r24
     ca6:	96 95       	lsr	r25
     ca8:	87 95       	ror	r24
     caa:	97 f9       	bld	r25, 7
     cac:	08 95       	ret

00000cae <__fp_cmp>:
     cae:	99 0f       	add	r25, r25
     cb0:	00 08       	sbc	r0, r0
     cb2:	55 0f       	add	r21, r21
     cb4:	aa 0b       	sbc	r26, r26
     cb6:	e0 e8       	ldi	r30, 0x80	; 128
     cb8:	fe ef       	ldi	r31, 0xFE	; 254
     cba:	16 16       	cp	r1, r22
     cbc:	17 06       	cpc	r1, r23
     cbe:	e8 07       	cpc	r30, r24
     cc0:	f9 07       	cpc	r31, r25
     cc2:	c0 f0       	brcs	.+48     	; 0xcf4 <__fp_cmp+0x46>
     cc4:	12 16       	cp	r1, r18
     cc6:	13 06       	cpc	r1, r19
     cc8:	e4 07       	cpc	r30, r20
     cca:	f5 07       	cpc	r31, r21
     ccc:	98 f0       	brcs	.+38     	; 0xcf4 <__fp_cmp+0x46>
     cce:	62 1b       	sub	r22, r18
     cd0:	73 0b       	sbc	r23, r19
     cd2:	84 0b       	sbc	r24, r20
     cd4:	95 0b       	sbc	r25, r21
     cd6:	39 f4       	brne	.+14     	; 0xce6 <__fp_cmp+0x38>
     cd8:	0a 26       	eor	r0, r26
     cda:	61 f0       	breq	.+24     	; 0xcf4 <__fp_cmp+0x46>
     cdc:	23 2b       	or	r18, r19
     cde:	24 2b       	or	r18, r20
     ce0:	25 2b       	or	r18, r21
     ce2:	21 f4       	brne	.+8      	; 0xcec <__fp_cmp+0x3e>
     ce4:	08 95       	ret
     ce6:	0a 26       	eor	r0, r26
     ce8:	09 f4       	brne	.+2      	; 0xcec <__fp_cmp+0x3e>
     cea:	a1 40       	sbci	r26, 0x01	; 1
     cec:	a6 95       	lsr	r26
     cee:	8f ef       	ldi	r24, 0xFF	; 255
     cf0:	81 1d       	adc	r24, r1
     cf2:	81 1d       	adc	r24, r1
     cf4:	08 95       	ret

00000cf6 <__fp_inf>:
     cf6:	97 f9       	bld	r25, 7
     cf8:	9f 67       	ori	r25, 0x7F	; 127
     cfa:	80 e8       	ldi	r24, 0x80	; 128
     cfc:	70 e0       	ldi	r23, 0x00	; 0
     cfe:	60 e0       	ldi	r22, 0x00	; 0
     d00:	08 95       	ret

00000d02 <__fp_nan>:
     d02:	9f ef       	ldi	r25, 0xFF	; 255
     d04:	80 ec       	ldi	r24, 0xC0	; 192
     d06:	08 95       	ret

00000d08 <__fp_pscA>:
     d08:	00 24       	eor	r0, r0
     d0a:	0a 94       	dec	r0
     d0c:	16 16       	cp	r1, r22
     d0e:	17 06       	cpc	r1, r23
     d10:	18 06       	cpc	r1, r24
     d12:	09 06       	cpc	r0, r25
     d14:	08 95       	ret

00000d16 <__fp_pscB>:
     d16:	00 24       	eor	r0, r0
     d18:	0a 94       	dec	r0
     d1a:	12 16       	cp	r1, r18
     d1c:	13 06       	cpc	r1, r19
     d1e:	14 06       	cpc	r1, r20
     d20:	05 06       	cpc	r0, r21
     d22:	08 95       	ret

00000d24 <__fp_round>:
     d24:	09 2e       	mov	r0, r25
     d26:	03 94       	inc	r0
     d28:	00 0c       	add	r0, r0
     d2a:	11 f4       	brne	.+4      	; 0xd30 <__fp_round+0xc>
     d2c:	88 23       	and	r24, r24
     d2e:	52 f0       	brmi	.+20     	; 0xd44 <__fp_round+0x20>
     d30:	bb 0f       	add	r27, r27
     d32:	40 f4       	brcc	.+16     	; 0xd44 <__fp_round+0x20>
     d34:	bf 2b       	or	r27, r31
     d36:	11 f4       	brne	.+4      	; 0xd3c <__fp_round+0x18>
     d38:	60 ff       	sbrs	r22, 0
     d3a:	04 c0       	rjmp	.+8      	; 0xd44 <__fp_round+0x20>
     d3c:	6f 5f       	subi	r22, 0xFF	; 255
     d3e:	7f 4f       	sbci	r23, 0xFF	; 255
     d40:	8f 4f       	sbci	r24, 0xFF	; 255
     d42:	9f 4f       	sbci	r25, 0xFF	; 255
     d44:	08 95       	ret

00000d46 <__fp_split3>:
     d46:	57 fd       	sbrc	r21, 7
     d48:	90 58       	subi	r25, 0x80	; 128
     d4a:	44 0f       	add	r20, r20
     d4c:	55 1f       	adc	r21, r21
     d4e:	59 f0       	breq	.+22     	; 0xd66 <__fp_splitA+0x10>
     d50:	5f 3f       	cpi	r21, 0xFF	; 255
     d52:	71 f0       	breq	.+28     	; 0xd70 <__fp_splitA+0x1a>
     d54:	47 95       	ror	r20

00000d56 <__fp_splitA>:
     d56:	88 0f       	add	r24, r24
     d58:	97 fb       	bst	r25, 7
     d5a:	99 1f       	adc	r25, r25
     d5c:	61 f0       	breq	.+24     	; 0xd76 <__fp_splitA+0x20>
     d5e:	9f 3f       	cpi	r25, 0xFF	; 255
     d60:	79 f0       	breq	.+30     	; 0xd80 <__fp_splitA+0x2a>
     d62:	87 95       	ror	r24
     d64:	08 95       	ret
     d66:	12 16       	cp	r1, r18
     d68:	13 06       	cpc	r1, r19
     d6a:	14 06       	cpc	r1, r20
     d6c:	55 1f       	adc	r21, r21
     d6e:	f2 cf       	rjmp	.-28     	; 0xd54 <__fp_split3+0xe>
     d70:	46 95       	lsr	r20
     d72:	f1 df       	rcall	.-30     	; 0xd56 <__fp_splitA>
     d74:	08 c0       	rjmp	.+16     	; 0xd86 <__fp_splitA+0x30>
     d76:	16 16       	cp	r1, r22
     d78:	17 06       	cpc	r1, r23
     d7a:	18 06       	cpc	r1, r24
     d7c:	99 1f       	adc	r25, r25
     d7e:	f1 cf       	rjmp	.-30     	; 0xd62 <__fp_splitA+0xc>
     d80:	86 95       	lsr	r24
     d82:	71 05       	cpc	r23, r1
     d84:	61 05       	cpc	r22, r1
     d86:	08 94       	sec
     d88:	08 95       	ret

00000d8a <__fp_zero>:
     d8a:	e8 94       	clt

00000d8c <__fp_szero>:
     d8c:	bb 27       	eor	r27, r27
     d8e:	66 27       	eor	r22, r22
     d90:	77 27       	eor	r23, r23
     d92:	cb 01       	movw	r24, r22
     d94:	97 f9       	bld	r25, 7
     d96:	08 95       	ret

00000d98 <__gesf2>:
     d98:	8a df       	rcall	.-236    	; 0xcae <__fp_cmp>
     d9a:	08 f4       	brcc	.+2      	; 0xd9e <__gesf2+0x6>
     d9c:	8f ef       	ldi	r24, 0xFF	; 255
     d9e:	08 95       	ret

00000da0 <__mulsf3>:
     da0:	0b d0       	rcall	.+22     	; 0xdb8 <__mulsf3x>
     da2:	c0 cf       	rjmp	.-128    	; 0xd24 <__fp_round>
     da4:	b1 df       	rcall	.-158    	; 0xd08 <__fp_pscA>
     da6:	28 f0       	brcs	.+10     	; 0xdb2 <__mulsf3+0x12>
     da8:	b6 df       	rcall	.-148    	; 0xd16 <__fp_pscB>
     daa:	18 f0       	brcs	.+6      	; 0xdb2 <__mulsf3+0x12>
     dac:	95 23       	and	r25, r21
     dae:	09 f0       	breq	.+2      	; 0xdb2 <__mulsf3+0x12>
     db0:	a2 cf       	rjmp	.-188    	; 0xcf6 <__fp_inf>
     db2:	a7 cf       	rjmp	.-178    	; 0xd02 <__fp_nan>
     db4:	11 24       	eor	r1, r1
     db6:	ea cf       	rjmp	.-44     	; 0xd8c <__fp_szero>

00000db8 <__mulsf3x>:
     db8:	c6 df       	rcall	.-116    	; 0xd46 <__fp_split3>
     dba:	a0 f3       	brcs	.-24     	; 0xda4 <__mulsf3+0x4>

00000dbc <__mulsf3_pse>:
     dbc:	95 9f       	mul	r25, r21
     dbe:	d1 f3       	breq	.-12     	; 0xdb4 <__mulsf3+0x14>
     dc0:	95 0f       	add	r25, r21
     dc2:	50 e0       	ldi	r21, 0x00	; 0
     dc4:	55 1f       	adc	r21, r21
     dc6:	62 9f       	mul	r22, r18
     dc8:	f0 01       	movw	r30, r0
     dca:	72 9f       	mul	r23, r18
     dcc:	bb 27       	eor	r27, r27
     dce:	f0 0d       	add	r31, r0
     dd0:	b1 1d       	adc	r27, r1
     dd2:	63 9f       	mul	r22, r19
     dd4:	aa 27       	eor	r26, r26
     dd6:	f0 0d       	add	r31, r0
     dd8:	b1 1d       	adc	r27, r1
     dda:	aa 1f       	adc	r26, r26
     ddc:	64 9f       	mul	r22, r20
     dde:	66 27       	eor	r22, r22
     de0:	b0 0d       	add	r27, r0
     de2:	a1 1d       	adc	r26, r1
     de4:	66 1f       	adc	r22, r22
     de6:	82 9f       	mul	r24, r18
     de8:	22 27       	eor	r18, r18
     dea:	b0 0d       	add	r27, r0
     dec:	a1 1d       	adc	r26, r1
     dee:	62 1f       	adc	r22, r18
     df0:	73 9f       	mul	r23, r19
     df2:	b0 0d       	add	r27, r0
     df4:	a1 1d       	adc	r26, r1
     df6:	62 1f       	adc	r22, r18
     df8:	83 9f       	mul	r24, r19
     dfa:	a0 0d       	add	r26, r0
     dfc:	61 1d       	adc	r22, r1
     dfe:	22 1f       	adc	r18, r18
     e00:	74 9f       	mul	r23, r20
     e02:	33 27       	eor	r19, r19
     e04:	a0 0d       	add	r26, r0
     e06:	61 1d       	adc	r22, r1
     e08:	23 1f       	adc	r18, r19
     e0a:	84 9f       	mul	r24, r20
     e0c:	60 0d       	add	r22, r0
     e0e:	21 1d       	adc	r18, r1
     e10:	82 2f       	mov	r24, r18
     e12:	76 2f       	mov	r23, r22
     e14:	6a 2f       	mov	r22, r26
     e16:	11 24       	eor	r1, r1
     e18:	9f 57       	subi	r25, 0x7F	; 127
     e1a:	50 40       	sbci	r21, 0x00	; 0
     e1c:	8a f0       	brmi	.+34     	; 0xe40 <__mulsf3_pse+0x84>
     e1e:	e1 f0       	breq	.+56     	; 0xe58 <__mulsf3_pse+0x9c>
     e20:	88 23       	and	r24, r24
     e22:	4a f0       	brmi	.+18     	; 0xe36 <__mulsf3_pse+0x7a>
     e24:	ee 0f       	add	r30, r30
     e26:	ff 1f       	adc	r31, r31
     e28:	bb 1f       	adc	r27, r27
     e2a:	66 1f       	adc	r22, r22
     e2c:	77 1f       	adc	r23, r23
     e2e:	88 1f       	adc	r24, r24
     e30:	91 50       	subi	r25, 0x01	; 1
     e32:	50 40       	sbci	r21, 0x00	; 0
     e34:	a9 f7       	brne	.-22     	; 0xe20 <__mulsf3_pse+0x64>
     e36:	9e 3f       	cpi	r25, 0xFE	; 254
     e38:	51 05       	cpc	r21, r1
     e3a:	70 f0       	brcs	.+28     	; 0xe58 <__mulsf3_pse+0x9c>
     e3c:	5c cf       	rjmp	.-328    	; 0xcf6 <__fp_inf>
     e3e:	a6 cf       	rjmp	.-180    	; 0xd8c <__fp_szero>
     e40:	5f 3f       	cpi	r21, 0xFF	; 255
     e42:	ec f3       	brlt	.-6      	; 0xe3e <__mulsf3_pse+0x82>
     e44:	98 3e       	cpi	r25, 0xE8	; 232
     e46:	dc f3       	brlt	.-10     	; 0xe3e <__mulsf3_pse+0x82>
     e48:	86 95       	lsr	r24
     e4a:	77 95       	ror	r23
     e4c:	67 95       	ror	r22
     e4e:	b7 95       	ror	r27
     e50:	f7 95       	ror	r31
     e52:	e7 95       	ror	r30
     e54:	9f 5f       	subi	r25, 0xFF	; 255
     e56:	c1 f7       	brne	.-16     	; 0xe48 <__mulsf3_pse+0x8c>
     e58:	fe 2b       	or	r31, r30
     e5a:	88 0f       	add	r24, r24
     e5c:	91 1d       	adc	r25, r1
     e5e:	96 95       	lsr	r25
     e60:	87 95       	ror	r24
     e62:	97 f9       	bld	r25, 7
     e64:	08 95       	ret

00000e66 <__tablejump2__>:
     e66:	ee 0f       	add	r30, r30
     e68:	ff 1f       	adc	r31, r31

00000e6a <__tablejump__>:
     e6a:	05 90       	lpm	r0, Z+
     e6c:	f4 91       	lpm	r31, Z
     e6e:	e0 2d       	mov	r30, r0
     e70:	19 94       	eijmp

00000e72 <malloc>:
     e72:	cf 93       	push	r28
     e74:	df 93       	push	r29
     e76:	82 30       	cpi	r24, 0x02	; 2
     e78:	91 05       	cpc	r25, r1
     e7a:	10 f4       	brcc	.+4      	; 0xe80 <malloc+0xe>
     e7c:	82 e0       	ldi	r24, 0x02	; 2
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	e0 91 a6 02 	lds	r30, 0x02A6
     e84:	f0 91 a7 02 	lds	r31, 0x02A7
     e88:	20 e0       	ldi	r18, 0x00	; 0
     e8a:	30 e0       	ldi	r19, 0x00	; 0
     e8c:	a0 e0       	ldi	r26, 0x00	; 0
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	30 97       	sbiw	r30, 0x00	; 0
     e92:	39 f1       	breq	.+78     	; 0xee2 <malloc+0x70>
     e94:	40 81       	ld	r20, Z
     e96:	51 81       	ldd	r21, Z+1	; 0x01
     e98:	48 17       	cp	r20, r24
     e9a:	59 07       	cpc	r21, r25
     e9c:	b8 f0       	brcs	.+46     	; 0xecc <malloc+0x5a>
     e9e:	48 17       	cp	r20, r24
     ea0:	59 07       	cpc	r21, r25
     ea2:	71 f4       	brne	.+28     	; 0xec0 <malloc+0x4e>
     ea4:	82 81       	ldd	r24, Z+2	; 0x02
     ea6:	93 81       	ldd	r25, Z+3	; 0x03
     ea8:	10 97       	sbiw	r26, 0x00	; 0
     eaa:	29 f0       	breq	.+10     	; 0xeb6 <malloc+0x44>
     eac:	13 96       	adiw	r26, 0x03	; 3
     eae:	9c 93       	st	X, r25
     eb0:	8e 93       	st	-X, r24
     eb2:	12 97       	sbiw	r26, 0x02	; 2
     eb4:	2c c0       	rjmp	.+88     	; 0xf0e <malloc+0x9c>
     eb6:	90 93 a7 02 	sts	0x02A7, r25
     eba:	80 93 a6 02 	sts	0x02A6, r24
     ebe:	27 c0       	rjmp	.+78     	; 0xf0e <malloc+0x9c>
     ec0:	21 15       	cp	r18, r1
     ec2:	31 05       	cpc	r19, r1
     ec4:	31 f0       	breq	.+12     	; 0xed2 <malloc+0x60>
     ec6:	42 17       	cp	r20, r18
     ec8:	53 07       	cpc	r21, r19
     eca:	18 f0       	brcs	.+6      	; 0xed2 <malloc+0x60>
     ecc:	a9 01       	movw	r20, r18
     ece:	db 01       	movw	r26, r22
     ed0:	01 c0       	rjmp	.+2      	; 0xed4 <malloc+0x62>
     ed2:	ef 01       	movw	r28, r30
     ed4:	9a 01       	movw	r18, r20
     ed6:	bd 01       	movw	r22, r26
     ed8:	df 01       	movw	r26, r30
     eda:	02 80       	ldd	r0, Z+2	; 0x02
     edc:	f3 81       	ldd	r31, Z+3	; 0x03
     ede:	e0 2d       	mov	r30, r0
     ee0:	d7 cf       	rjmp	.-82     	; 0xe90 <malloc+0x1e>
     ee2:	21 15       	cp	r18, r1
     ee4:	31 05       	cpc	r19, r1
     ee6:	f9 f0       	breq	.+62     	; 0xf26 <malloc+0xb4>
     ee8:	28 1b       	sub	r18, r24
     eea:	39 0b       	sbc	r19, r25
     eec:	24 30       	cpi	r18, 0x04	; 4
     eee:	31 05       	cpc	r19, r1
     ef0:	80 f4       	brcc	.+32     	; 0xf12 <malloc+0xa0>
     ef2:	8a 81       	ldd	r24, Y+2	; 0x02
     ef4:	9b 81       	ldd	r25, Y+3	; 0x03
     ef6:	61 15       	cp	r22, r1
     ef8:	71 05       	cpc	r23, r1
     efa:	21 f0       	breq	.+8      	; 0xf04 <malloc+0x92>
     efc:	fb 01       	movw	r30, r22
     efe:	93 83       	std	Z+3, r25	; 0x03
     f00:	82 83       	std	Z+2, r24	; 0x02
     f02:	04 c0       	rjmp	.+8      	; 0xf0c <malloc+0x9a>
     f04:	90 93 a7 02 	sts	0x02A7, r25
     f08:	80 93 a6 02 	sts	0x02A6, r24
     f0c:	fe 01       	movw	r30, r28
     f0e:	32 96       	adiw	r30, 0x02	; 2
     f10:	44 c0       	rjmp	.+136    	; 0xf9a <malloc+0x128>
     f12:	fe 01       	movw	r30, r28
     f14:	e2 0f       	add	r30, r18
     f16:	f3 1f       	adc	r31, r19
     f18:	81 93       	st	Z+, r24
     f1a:	91 93       	st	Z+, r25
     f1c:	22 50       	subi	r18, 0x02	; 2
     f1e:	31 09       	sbc	r19, r1
     f20:	39 83       	std	Y+1, r19	; 0x01
     f22:	28 83       	st	Y, r18
     f24:	3a c0       	rjmp	.+116    	; 0xf9a <malloc+0x128>
     f26:	20 91 a4 02 	lds	r18, 0x02A4
     f2a:	30 91 a5 02 	lds	r19, 0x02A5
     f2e:	23 2b       	or	r18, r19
     f30:	41 f4       	brne	.+16     	; 0xf42 <malloc+0xd0>
     f32:	20 91 02 02 	lds	r18, 0x0202
     f36:	30 91 03 02 	lds	r19, 0x0203
     f3a:	30 93 a5 02 	sts	0x02A5, r19
     f3e:	20 93 a4 02 	sts	0x02A4, r18
     f42:	20 91 00 02 	lds	r18, 0x0200
     f46:	30 91 01 02 	lds	r19, 0x0201
     f4a:	21 15       	cp	r18, r1
     f4c:	31 05       	cpc	r19, r1
     f4e:	41 f4       	brne	.+16     	; 0xf60 <malloc+0xee>
     f50:	2d b7       	in	r18, 0x3d	; 61
     f52:	3e b7       	in	r19, 0x3e	; 62
     f54:	40 91 04 02 	lds	r20, 0x0204
     f58:	50 91 05 02 	lds	r21, 0x0205
     f5c:	24 1b       	sub	r18, r20
     f5e:	35 0b       	sbc	r19, r21
     f60:	e0 91 a4 02 	lds	r30, 0x02A4
     f64:	f0 91 a5 02 	lds	r31, 0x02A5
     f68:	e2 17       	cp	r30, r18
     f6a:	f3 07       	cpc	r31, r19
     f6c:	a0 f4       	brcc	.+40     	; 0xf96 <malloc+0x124>
     f6e:	2e 1b       	sub	r18, r30
     f70:	3f 0b       	sbc	r19, r31
     f72:	28 17       	cp	r18, r24
     f74:	39 07       	cpc	r19, r25
     f76:	78 f0       	brcs	.+30     	; 0xf96 <malloc+0x124>
     f78:	ac 01       	movw	r20, r24
     f7a:	4e 5f       	subi	r20, 0xFE	; 254
     f7c:	5f 4f       	sbci	r21, 0xFF	; 255
     f7e:	24 17       	cp	r18, r20
     f80:	35 07       	cpc	r19, r21
     f82:	48 f0       	brcs	.+18     	; 0xf96 <malloc+0x124>
     f84:	4e 0f       	add	r20, r30
     f86:	5f 1f       	adc	r21, r31
     f88:	50 93 a5 02 	sts	0x02A5, r21
     f8c:	40 93 a4 02 	sts	0x02A4, r20
     f90:	81 93       	st	Z+, r24
     f92:	91 93       	st	Z+, r25
     f94:	02 c0       	rjmp	.+4      	; 0xf9a <malloc+0x128>
     f96:	e0 e0       	ldi	r30, 0x00	; 0
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	cf 01       	movw	r24, r30
     f9c:	df 91       	pop	r29
     f9e:	cf 91       	pop	r28
     fa0:	08 95       	ret

00000fa2 <free>:
     fa2:	cf 93       	push	r28
     fa4:	df 93       	push	r29
     fa6:	00 97       	sbiw	r24, 0x00	; 0
     fa8:	09 f4       	brne	.+2      	; 0xfac <free+0xa>
     faa:	87 c0       	rjmp	.+270    	; 0x10ba <free+0x118>
     fac:	fc 01       	movw	r30, r24
     fae:	32 97       	sbiw	r30, 0x02	; 2
     fb0:	13 82       	std	Z+3, r1	; 0x03
     fb2:	12 82       	std	Z+2, r1	; 0x02
     fb4:	c0 91 a6 02 	lds	r28, 0x02A6
     fb8:	d0 91 a7 02 	lds	r29, 0x02A7
     fbc:	20 97       	sbiw	r28, 0x00	; 0
     fbe:	81 f4       	brne	.+32     	; 0xfe0 <free+0x3e>
     fc0:	20 81       	ld	r18, Z
     fc2:	31 81       	ldd	r19, Z+1	; 0x01
     fc4:	28 0f       	add	r18, r24
     fc6:	39 1f       	adc	r19, r25
     fc8:	80 91 a4 02 	lds	r24, 0x02A4
     fcc:	90 91 a5 02 	lds	r25, 0x02A5
     fd0:	82 17       	cp	r24, r18
     fd2:	93 07       	cpc	r25, r19
     fd4:	79 f5       	brne	.+94     	; 0x1034 <free+0x92>
     fd6:	f0 93 a5 02 	sts	0x02A5, r31
     fda:	e0 93 a4 02 	sts	0x02A4, r30
     fde:	6d c0       	rjmp	.+218    	; 0x10ba <free+0x118>
     fe0:	de 01       	movw	r26, r28
     fe2:	20 e0       	ldi	r18, 0x00	; 0
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	ae 17       	cp	r26, r30
     fe8:	bf 07       	cpc	r27, r31
     fea:	50 f4       	brcc	.+20     	; 0x1000 <free+0x5e>
     fec:	12 96       	adiw	r26, 0x02	; 2
     fee:	4d 91       	ld	r20, X+
     ff0:	5c 91       	ld	r21, X
     ff2:	13 97       	sbiw	r26, 0x03	; 3
     ff4:	9d 01       	movw	r18, r26
     ff6:	41 15       	cp	r20, r1
     ff8:	51 05       	cpc	r21, r1
     ffa:	09 f1       	breq	.+66     	; 0x103e <free+0x9c>
     ffc:	da 01       	movw	r26, r20
     ffe:	f3 cf       	rjmp	.-26     	; 0xfe6 <free+0x44>
    1000:	b3 83       	std	Z+3, r27	; 0x03
    1002:	a2 83       	std	Z+2, r26	; 0x02
    1004:	40 81       	ld	r20, Z
    1006:	51 81       	ldd	r21, Z+1	; 0x01
    1008:	84 0f       	add	r24, r20
    100a:	95 1f       	adc	r25, r21
    100c:	8a 17       	cp	r24, r26
    100e:	9b 07       	cpc	r25, r27
    1010:	71 f4       	brne	.+28     	; 0x102e <free+0x8c>
    1012:	8d 91       	ld	r24, X+
    1014:	9c 91       	ld	r25, X
    1016:	11 97       	sbiw	r26, 0x01	; 1
    1018:	84 0f       	add	r24, r20
    101a:	95 1f       	adc	r25, r21
    101c:	02 96       	adiw	r24, 0x02	; 2
    101e:	91 83       	std	Z+1, r25	; 0x01
    1020:	80 83       	st	Z, r24
    1022:	12 96       	adiw	r26, 0x02	; 2
    1024:	8d 91       	ld	r24, X+
    1026:	9c 91       	ld	r25, X
    1028:	13 97       	sbiw	r26, 0x03	; 3
    102a:	93 83       	std	Z+3, r25	; 0x03
    102c:	82 83       	std	Z+2, r24	; 0x02
    102e:	21 15       	cp	r18, r1
    1030:	31 05       	cpc	r19, r1
    1032:	29 f4       	brne	.+10     	; 0x103e <free+0x9c>
    1034:	f0 93 a7 02 	sts	0x02A7, r31
    1038:	e0 93 a6 02 	sts	0x02A6, r30
    103c:	3e c0       	rjmp	.+124    	; 0x10ba <free+0x118>
    103e:	d9 01       	movw	r26, r18
    1040:	13 96       	adiw	r26, 0x03	; 3
    1042:	fc 93       	st	X, r31
    1044:	ee 93       	st	-X, r30
    1046:	12 97       	sbiw	r26, 0x02	; 2
    1048:	4d 91       	ld	r20, X+
    104a:	5d 91       	ld	r21, X+
    104c:	a4 0f       	add	r26, r20
    104e:	b5 1f       	adc	r27, r21
    1050:	ea 17       	cp	r30, r26
    1052:	fb 07       	cpc	r31, r27
    1054:	79 f4       	brne	.+30     	; 0x1074 <free+0xd2>
    1056:	80 81       	ld	r24, Z
    1058:	91 81       	ldd	r25, Z+1	; 0x01
    105a:	84 0f       	add	r24, r20
    105c:	95 1f       	adc	r25, r21
    105e:	02 96       	adiw	r24, 0x02	; 2
    1060:	d9 01       	movw	r26, r18
    1062:	11 96       	adiw	r26, 0x01	; 1
    1064:	9c 93       	st	X, r25
    1066:	8e 93       	st	-X, r24
    1068:	82 81       	ldd	r24, Z+2	; 0x02
    106a:	93 81       	ldd	r25, Z+3	; 0x03
    106c:	13 96       	adiw	r26, 0x03	; 3
    106e:	9c 93       	st	X, r25
    1070:	8e 93       	st	-X, r24
    1072:	12 97       	sbiw	r26, 0x02	; 2
    1074:	e0 e0       	ldi	r30, 0x00	; 0
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	8a 81       	ldd	r24, Y+2	; 0x02
    107a:	9b 81       	ldd	r25, Y+3	; 0x03
    107c:	00 97       	sbiw	r24, 0x00	; 0
    107e:	19 f0       	breq	.+6      	; 0x1086 <free+0xe4>
    1080:	fe 01       	movw	r30, r28
    1082:	ec 01       	movw	r28, r24
    1084:	f9 cf       	rjmp	.-14     	; 0x1078 <free+0xd6>
    1086:	ce 01       	movw	r24, r28
    1088:	02 96       	adiw	r24, 0x02	; 2
    108a:	28 81       	ld	r18, Y
    108c:	39 81       	ldd	r19, Y+1	; 0x01
    108e:	82 0f       	add	r24, r18
    1090:	93 1f       	adc	r25, r19
    1092:	20 91 a4 02 	lds	r18, 0x02A4
    1096:	30 91 a5 02 	lds	r19, 0x02A5
    109a:	28 17       	cp	r18, r24
    109c:	39 07       	cpc	r19, r25
    109e:	69 f4       	brne	.+26     	; 0x10ba <free+0x118>
    10a0:	30 97       	sbiw	r30, 0x00	; 0
    10a2:	29 f4       	brne	.+10     	; 0x10ae <free+0x10c>
    10a4:	10 92 a7 02 	sts	0x02A7, r1
    10a8:	10 92 a6 02 	sts	0x02A6, r1
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <free+0x110>
    10ae:	13 82       	std	Z+3, r1	; 0x03
    10b0:	12 82       	std	Z+2, r1	; 0x02
    10b2:	d0 93 a5 02 	sts	0x02A5, r29
    10b6:	c0 93 a4 02 	sts	0x02A4, r28
    10ba:	df 91       	pop	r29
    10bc:	cf 91       	pop	r28
    10be:	08 95       	ret

000010c0 <fdevopen>:
    10c0:	0f 93       	push	r16
    10c2:	1f 93       	push	r17
    10c4:	cf 93       	push	r28
    10c6:	df 93       	push	r29
    10c8:	ec 01       	movw	r28, r24
    10ca:	8b 01       	movw	r16, r22
    10cc:	00 97       	sbiw	r24, 0x00	; 0
    10ce:	31 f4       	brne	.+12     	; 0x10dc <fdevopen+0x1c>
    10d0:	61 15       	cp	r22, r1
    10d2:	71 05       	cpc	r23, r1
    10d4:	19 f4       	brne	.+6      	; 0x10dc <fdevopen+0x1c>
    10d6:	80 e0       	ldi	r24, 0x00	; 0
    10d8:	90 e0       	ldi	r25, 0x00	; 0
    10da:	37 c0       	rjmp	.+110    	; 0x114a <fdevopen+0x8a>
    10dc:	6e e0       	ldi	r22, 0x0E	; 14
    10de:	70 e0       	ldi	r23, 0x00	; 0
    10e0:	81 e0       	ldi	r24, 0x01	; 1
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	63 d2       	rcall	.+1222   	; 0x15ac <calloc>
    10e6:	fc 01       	movw	r30, r24
    10e8:	00 97       	sbiw	r24, 0x00	; 0
    10ea:	a9 f3       	breq	.-22     	; 0x10d6 <fdevopen+0x16>
    10ec:	80 e8       	ldi	r24, 0x80	; 128
    10ee:	83 83       	std	Z+3, r24	; 0x03
    10f0:	01 15       	cp	r16, r1
    10f2:	11 05       	cpc	r17, r1
    10f4:	71 f0       	breq	.+28     	; 0x1112 <fdevopen+0x52>
    10f6:	13 87       	std	Z+11, r17	; 0x0b
    10f8:	02 87       	std	Z+10, r16	; 0x0a
    10fa:	81 e8       	ldi	r24, 0x81	; 129
    10fc:	83 83       	std	Z+3, r24	; 0x03
    10fe:	80 91 a8 02 	lds	r24, 0x02A8
    1102:	90 91 a9 02 	lds	r25, 0x02A9
    1106:	89 2b       	or	r24, r25
    1108:	21 f4       	brne	.+8      	; 0x1112 <fdevopen+0x52>
    110a:	f0 93 a9 02 	sts	0x02A9, r31
    110e:	e0 93 a8 02 	sts	0x02A8, r30
    1112:	20 97       	sbiw	r28, 0x00	; 0
    1114:	c9 f0       	breq	.+50     	; 0x1148 <fdevopen+0x88>
    1116:	d1 87       	std	Z+9, r29	; 0x09
    1118:	c0 87       	std	Z+8, r28	; 0x08
    111a:	83 81       	ldd	r24, Z+3	; 0x03
    111c:	82 60       	ori	r24, 0x02	; 2
    111e:	83 83       	std	Z+3, r24	; 0x03
    1120:	80 91 aa 02 	lds	r24, 0x02AA
    1124:	90 91 ab 02 	lds	r25, 0x02AB
    1128:	89 2b       	or	r24, r25
    112a:	71 f4       	brne	.+28     	; 0x1148 <fdevopen+0x88>
    112c:	f0 93 ab 02 	sts	0x02AB, r31
    1130:	e0 93 aa 02 	sts	0x02AA, r30
    1134:	80 91 ac 02 	lds	r24, 0x02AC
    1138:	90 91 ad 02 	lds	r25, 0x02AD
    113c:	89 2b       	or	r24, r25
    113e:	21 f4       	brne	.+8      	; 0x1148 <fdevopen+0x88>
    1140:	f0 93 ad 02 	sts	0x02AD, r31
    1144:	e0 93 ac 02 	sts	0x02AC, r30
    1148:	cf 01       	movw	r24, r30
    114a:	df 91       	pop	r29
    114c:	cf 91       	pop	r28
    114e:	1f 91       	pop	r17
    1150:	0f 91       	pop	r16
    1152:	08 95       	ret

00001154 <printf>:
    1154:	cf 93       	push	r28
    1156:	df 93       	push	r29
    1158:	cd b7       	in	r28, 0x3d	; 61
    115a:	de b7       	in	r29, 0x3e	; 62
    115c:	fe 01       	movw	r30, r28
    115e:	36 96       	adiw	r30, 0x06	; 6
    1160:	61 91       	ld	r22, Z+
    1162:	71 91       	ld	r23, Z+
    1164:	af 01       	movw	r20, r30
    1166:	80 91 aa 02 	lds	r24, 0x02AA
    116a:	90 91 ab 02 	lds	r25, 0x02AB
    116e:	30 d0       	rcall	.+96     	; 0x11d0 <vfprintf>
    1170:	df 91       	pop	r29
    1172:	cf 91       	pop	r28
    1174:	08 95       	ret

00001176 <puts>:
    1176:	0f 93       	push	r16
    1178:	1f 93       	push	r17
    117a:	cf 93       	push	r28
    117c:	df 93       	push	r29
    117e:	e0 91 aa 02 	lds	r30, 0x02AA
    1182:	f0 91 ab 02 	lds	r31, 0x02AB
    1186:	23 81       	ldd	r18, Z+3	; 0x03
    1188:	21 ff       	sbrs	r18, 1
    118a:	1b c0       	rjmp	.+54     	; 0x11c2 <puts+0x4c>
    118c:	ec 01       	movw	r28, r24
    118e:	00 e0       	ldi	r16, 0x00	; 0
    1190:	10 e0       	ldi	r17, 0x00	; 0
    1192:	89 91       	ld	r24, Y+
    1194:	60 91 aa 02 	lds	r22, 0x02AA
    1198:	70 91 ab 02 	lds	r23, 0x02AB
    119c:	db 01       	movw	r26, r22
    119e:	18 96       	adiw	r26, 0x08	; 8
    11a0:	ed 91       	ld	r30, X+
    11a2:	fc 91       	ld	r31, X
    11a4:	19 97       	sbiw	r26, 0x09	; 9
    11a6:	88 23       	and	r24, r24
    11a8:	31 f0       	breq	.+12     	; 0x11b6 <puts+0x40>
    11aa:	19 95       	eicall
    11ac:	89 2b       	or	r24, r25
    11ae:	89 f3       	breq	.-30     	; 0x1192 <puts+0x1c>
    11b0:	0f ef       	ldi	r16, 0xFF	; 255
    11b2:	1f ef       	ldi	r17, 0xFF	; 255
    11b4:	ee cf       	rjmp	.-36     	; 0x1192 <puts+0x1c>
    11b6:	8a e0       	ldi	r24, 0x0A	; 10
    11b8:	19 95       	eicall
    11ba:	89 2b       	or	r24, r25
    11bc:	11 f4       	brne	.+4      	; 0x11c2 <puts+0x4c>
    11be:	c8 01       	movw	r24, r16
    11c0:	02 c0       	rjmp	.+4      	; 0x11c6 <puts+0x50>
    11c2:	8f ef       	ldi	r24, 0xFF	; 255
    11c4:	9f ef       	ldi	r25, 0xFF	; 255
    11c6:	df 91       	pop	r29
    11c8:	cf 91       	pop	r28
    11ca:	1f 91       	pop	r17
    11cc:	0f 91       	pop	r16
    11ce:	08 95       	ret

000011d0 <vfprintf>:
    11d0:	2f 92       	push	r2
    11d2:	3f 92       	push	r3
    11d4:	4f 92       	push	r4
    11d6:	5f 92       	push	r5
    11d8:	6f 92       	push	r6
    11da:	7f 92       	push	r7
    11dc:	8f 92       	push	r8
    11de:	9f 92       	push	r9
    11e0:	af 92       	push	r10
    11e2:	bf 92       	push	r11
    11e4:	cf 92       	push	r12
    11e6:	df 92       	push	r13
    11e8:	ef 92       	push	r14
    11ea:	ff 92       	push	r15
    11ec:	0f 93       	push	r16
    11ee:	1f 93       	push	r17
    11f0:	cf 93       	push	r28
    11f2:	df 93       	push	r29
    11f4:	cd b7       	in	r28, 0x3d	; 61
    11f6:	de b7       	in	r29, 0x3e	; 62
    11f8:	2c 97       	sbiw	r28, 0x0c	; 12
    11fa:	0f b6       	in	r0, 0x3f	; 63
    11fc:	f8 94       	cli
    11fe:	de bf       	out	0x3e, r29	; 62
    1200:	0f be       	out	0x3f, r0	; 63
    1202:	cd bf       	out	0x3d, r28	; 61
    1204:	7c 01       	movw	r14, r24
    1206:	6b 01       	movw	r12, r22
    1208:	8a 01       	movw	r16, r20
    120a:	fc 01       	movw	r30, r24
    120c:	17 82       	std	Z+7, r1	; 0x07
    120e:	16 82       	std	Z+6, r1	; 0x06
    1210:	83 81       	ldd	r24, Z+3	; 0x03
    1212:	81 ff       	sbrs	r24, 1
    1214:	b0 c1       	rjmp	.+864    	; 0x1576 <vfprintf+0x3a6>
    1216:	ce 01       	movw	r24, r28
    1218:	01 96       	adiw	r24, 0x01	; 1
    121a:	4c 01       	movw	r8, r24
    121c:	f7 01       	movw	r30, r14
    121e:	93 81       	ldd	r25, Z+3	; 0x03
    1220:	f6 01       	movw	r30, r12
    1222:	93 fd       	sbrc	r25, 3
    1224:	85 91       	lpm	r24, Z+
    1226:	93 ff       	sbrs	r25, 3
    1228:	81 91       	ld	r24, Z+
    122a:	6f 01       	movw	r12, r30
    122c:	88 23       	and	r24, r24
    122e:	09 f4       	brne	.+2      	; 0x1232 <vfprintf+0x62>
    1230:	9e c1       	rjmp	.+828    	; 0x156e <vfprintf+0x39e>
    1232:	85 32       	cpi	r24, 0x25	; 37
    1234:	39 f4       	brne	.+14     	; 0x1244 <vfprintf+0x74>
    1236:	93 fd       	sbrc	r25, 3
    1238:	85 91       	lpm	r24, Z+
    123a:	93 ff       	sbrs	r25, 3
    123c:	81 91       	ld	r24, Z+
    123e:	6f 01       	movw	r12, r30
    1240:	85 32       	cpi	r24, 0x25	; 37
    1242:	21 f4       	brne	.+8      	; 0x124c <vfprintf+0x7c>
    1244:	b7 01       	movw	r22, r14
    1246:	90 e0       	ldi	r25, 0x00	; 0
    1248:	e8 d1       	rcall	.+976    	; 0x161a <fputc>
    124a:	e8 cf       	rjmp	.-48     	; 0x121c <vfprintf+0x4c>
    124c:	51 2c       	mov	r5, r1
    124e:	31 2c       	mov	r3, r1
    1250:	20 e0       	ldi	r18, 0x00	; 0
    1252:	20 32       	cpi	r18, 0x20	; 32
    1254:	a0 f4       	brcc	.+40     	; 0x127e <vfprintf+0xae>
    1256:	8b 32       	cpi	r24, 0x2B	; 43
    1258:	69 f0       	breq	.+26     	; 0x1274 <vfprintf+0xa4>
    125a:	30 f4       	brcc	.+12     	; 0x1268 <vfprintf+0x98>
    125c:	80 32       	cpi	r24, 0x20	; 32
    125e:	59 f0       	breq	.+22     	; 0x1276 <vfprintf+0xa6>
    1260:	83 32       	cpi	r24, 0x23	; 35
    1262:	69 f4       	brne	.+26     	; 0x127e <vfprintf+0xae>
    1264:	20 61       	ori	r18, 0x10	; 16
    1266:	2c c0       	rjmp	.+88     	; 0x12c0 <vfprintf+0xf0>
    1268:	8d 32       	cpi	r24, 0x2D	; 45
    126a:	39 f0       	breq	.+14     	; 0x127a <vfprintf+0xaa>
    126c:	80 33       	cpi	r24, 0x30	; 48
    126e:	39 f4       	brne	.+14     	; 0x127e <vfprintf+0xae>
    1270:	21 60       	ori	r18, 0x01	; 1
    1272:	26 c0       	rjmp	.+76     	; 0x12c0 <vfprintf+0xf0>
    1274:	22 60       	ori	r18, 0x02	; 2
    1276:	24 60       	ori	r18, 0x04	; 4
    1278:	23 c0       	rjmp	.+70     	; 0x12c0 <vfprintf+0xf0>
    127a:	28 60       	ori	r18, 0x08	; 8
    127c:	21 c0       	rjmp	.+66     	; 0x12c0 <vfprintf+0xf0>
    127e:	27 fd       	sbrc	r18, 7
    1280:	27 c0       	rjmp	.+78     	; 0x12d0 <vfprintf+0x100>
    1282:	30 ed       	ldi	r19, 0xD0	; 208
    1284:	38 0f       	add	r19, r24
    1286:	3a 30       	cpi	r19, 0x0A	; 10
    1288:	78 f4       	brcc	.+30     	; 0x12a8 <vfprintf+0xd8>
    128a:	26 ff       	sbrs	r18, 6
    128c:	06 c0       	rjmp	.+12     	; 0x129a <vfprintf+0xca>
    128e:	fa e0       	ldi	r31, 0x0A	; 10
    1290:	5f 9e       	mul	r5, r31
    1292:	30 0d       	add	r19, r0
    1294:	11 24       	eor	r1, r1
    1296:	53 2e       	mov	r5, r19
    1298:	13 c0       	rjmp	.+38     	; 0x12c0 <vfprintf+0xf0>
    129a:	8a e0       	ldi	r24, 0x0A	; 10
    129c:	38 9e       	mul	r3, r24
    129e:	30 0d       	add	r19, r0
    12a0:	11 24       	eor	r1, r1
    12a2:	33 2e       	mov	r3, r19
    12a4:	20 62       	ori	r18, 0x20	; 32
    12a6:	0c c0       	rjmp	.+24     	; 0x12c0 <vfprintf+0xf0>
    12a8:	8e 32       	cpi	r24, 0x2E	; 46
    12aa:	21 f4       	brne	.+8      	; 0x12b4 <vfprintf+0xe4>
    12ac:	26 fd       	sbrc	r18, 6
    12ae:	5f c1       	rjmp	.+702    	; 0x156e <vfprintf+0x39e>
    12b0:	20 64       	ori	r18, 0x40	; 64
    12b2:	06 c0       	rjmp	.+12     	; 0x12c0 <vfprintf+0xf0>
    12b4:	8c 36       	cpi	r24, 0x6C	; 108
    12b6:	11 f4       	brne	.+4      	; 0x12bc <vfprintf+0xec>
    12b8:	20 68       	ori	r18, 0x80	; 128
    12ba:	02 c0       	rjmp	.+4      	; 0x12c0 <vfprintf+0xf0>
    12bc:	88 36       	cpi	r24, 0x68	; 104
    12be:	41 f4       	brne	.+16     	; 0x12d0 <vfprintf+0x100>
    12c0:	f6 01       	movw	r30, r12
    12c2:	93 fd       	sbrc	r25, 3
    12c4:	85 91       	lpm	r24, Z+
    12c6:	93 ff       	sbrs	r25, 3
    12c8:	81 91       	ld	r24, Z+
    12ca:	6f 01       	movw	r12, r30
    12cc:	81 11       	cpse	r24, r1
    12ce:	c1 cf       	rjmp	.-126    	; 0x1252 <vfprintf+0x82>
    12d0:	98 2f       	mov	r25, r24
    12d2:	9f 7d       	andi	r25, 0xDF	; 223
    12d4:	95 54       	subi	r25, 0x45	; 69
    12d6:	93 30       	cpi	r25, 0x03	; 3
    12d8:	28 f4       	brcc	.+10     	; 0x12e4 <vfprintf+0x114>
    12da:	0c 5f       	subi	r16, 0xFC	; 252
    12dc:	1f 4f       	sbci	r17, 0xFF	; 255
    12de:	ff e3       	ldi	r31, 0x3F	; 63
    12e0:	f9 83       	std	Y+1, r31	; 0x01
    12e2:	0d c0       	rjmp	.+26     	; 0x12fe <vfprintf+0x12e>
    12e4:	83 36       	cpi	r24, 0x63	; 99
    12e6:	31 f0       	breq	.+12     	; 0x12f4 <vfprintf+0x124>
    12e8:	83 37       	cpi	r24, 0x73	; 115
    12ea:	71 f0       	breq	.+28     	; 0x1308 <vfprintf+0x138>
    12ec:	83 35       	cpi	r24, 0x53	; 83
    12ee:	09 f0       	breq	.+2      	; 0x12f2 <vfprintf+0x122>
    12f0:	57 c0       	rjmp	.+174    	; 0x13a0 <vfprintf+0x1d0>
    12f2:	21 c0       	rjmp	.+66     	; 0x1336 <vfprintf+0x166>
    12f4:	f8 01       	movw	r30, r16
    12f6:	80 81       	ld	r24, Z
    12f8:	89 83       	std	Y+1, r24	; 0x01
    12fa:	0e 5f       	subi	r16, 0xFE	; 254
    12fc:	1f 4f       	sbci	r17, 0xFF	; 255
    12fe:	44 24       	eor	r4, r4
    1300:	43 94       	inc	r4
    1302:	51 2c       	mov	r5, r1
    1304:	54 01       	movw	r10, r8
    1306:	14 c0       	rjmp	.+40     	; 0x1330 <vfprintf+0x160>
    1308:	38 01       	movw	r6, r16
    130a:	f2 e0       	ldi	r31, 0x02	; 2
    130c:	6f 0e       	add	r6, r31
    130e:	71 1c       	adc	r7, r1
    1310:	f8 01       	movw	r30, r16
    1312:	a0 80       	ld	r10, Z
    1314:	b1 80       	ldd	r11, Z+1	; 0x01
    1316:	26 ff       	sbrs	r18, 6
    1318:	03 c0       	rjmp	.+6      	; 0x1320 <vfprintf+0x150>
    131a:	65 2d       	mov	r22, r5
    131c:	70 e0       	ldi	r23, 0x00	; 0
    131e:	02 c0       	rjmp	.+4      	; 0x1324 <vfprintf+0x154>
    1320:	6f ef       	ldi	r22, 0xFF	; 255
    1322:	7f ef       	ldi	r23, 0xFF	; 255
    1324:	c5 01       	movw	r24, r10
    1326:	2c 87       	std	Y+12, r18	; 0x0c
    1328:	6d d1       	rcall	.+730    	; 0x1604 <strnlen>
    132a:	2c 01       	movw	r4, r24
    132c:	83 01       	movw	r16, r6
    132e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1330:	2f 77       	andi	r18, 0x7F	; 127
    1332:	22 2e       	mov	r2, r18
    1334:	16 c0       	rjmp	.+44     	; 0x1362 <vfprintf+0x192>
    1336:	38 01       	movw	r6, r16
    1338:	f2 e0       	ldi	r31, 0x02	; 2
    133a:	6f 0e       	add	r6, r31
    133c:	71 1c       	adc	r7, r1
    133e:	f8 01       	movw	r30, r16
    1340:	a0 80       	ld	r10, Z
    1342:	b1 80       	ldd	r11, Z+1	; 0x01
    1344:	26 ff       	sbrs	r18, 6
    1346:	03 c0       	rjmp	.+6      	; 0x134e <vfprintf+0x17e>
    1348:	65 2d       	mov	r22, r5
    134a:	70 e0       	ldi	r23, 0x00	; 0
    134c:	02 c0       	rjmp	.+4      	; 0x1352 <vfprintf+0x182>
    134e:	6f ef       	ldi	r22, 0xFF	; 255
    1350:	7f ef       	ldi	r23, 0xFF	; 255
    1352:	c5 01       	movw	r24, r10
    1354:	2c 87       	std	Y+12, r18	; 0x0c
    1356:	44 d1       	rcall	.+648    	; 0x15e0 <strnlen_P>
    1358:	2c 01       	movw	r4, r24
    135a:	2c 85       	ldd	r18, Y+12	; 0x0c
    135c:	20 68       	ori	r18, 0x80	; 128
    135e:	22 2e       	mov	r2, r18
    1360:	83 01       	movw	r16, r6
    1362:	23 fc       	sbrc	r2, 3
    1364:	19 c0       	rjmp	.+50     	; 0x1398 <vfprintf+0x1c8>
    1366:	83 2d       	mov	r24, r3
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	48 16       	cp	r4, r24
    136c:	59 06       	cpc	r5, r25
    136e:	a0 f4       	brcc	.+40     	; 0x1398 <vfprintf+0x1c8>
    1370:	b7 01       	movw	r22, r14
    1372:	80 e2       	ldi	r24, 0x20	; 32
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	51 d1       	rcall	.+674    	; 0x161a <fputc>
    1378:	3a 94       	dec	r3
    137a:	f5 cf       	rjmp	.-22     	; 0x1366 <vfprintf+0x196>
    137c:	f5 01       	movw	r30, r10
    137e:	27 fc       	sbrc	r2, 7
    1380:	85 91       	lpm	r24, Z+
    1382:	27 fe       	sbrs	r2, 7
    1384:	81 91       	ld	r24, Z+
    1386:	5f 01       	movw	r10, r30
    1388:	b7 01       	movw	r22, r14
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	46 d1       	rcall	.+652    	; 0x161a <fputc>
    138e:	31 10       	cpse	r3, r1
    1390:	3a 94       	dec	r3
    1392:	f1 e0       	ldi	r31, 0x01	; 1
    1394:	4f 1a       	sub	r4, r31
    1396:	51 08       	sbc	r5, r1
    1398:	41 14       	cp	r4, r1
    139a:	51 04       	cpc	r5, r1
    139c:	79 f7       	brne	.-34     	; 0x137c <vfprintf+0x1ac>
    139e:	de c0       	rjmp	.+444    	; 0x155c <vfprintf+0x38c>
    13a0:	84 36       	cpi	r24, 0x64	; 100
    13a2:	11 f0       	breq	.+4      	; 0x13a8 <vfprintf+0x1d8>
    13a4:	89 36       	cpi	r24, 0x69	; 105
    13a6:	31 f5       	brne	.+76     	; 0x13f4 <vfprintf+0x224>
    13a8:	f8 01       	movw	r30, r16
    13aa:	27 ff       	sbrs	r18, 7
    13ac:	07 c0       	rjmp	.+14     	; 0x13bc <vfprintf+0x1ec>
    13ae:	60 81       	ld	r22, Z
    13b0:	71 81       	ldd	r23, Z+1	; 0x01
    13b2:	82 81       	ldd	r24, Z+2	; 0x02
    13b4:	93 81       	ldd	r25, Z+3	; 0x03
    13b6:	0c 5f       	subi	r16, 0xFC	; 252
    13b8:	1f 4f       	sbci	r17, 0xFF	; 255
    13ba:	08 c0       	rjmp	.+16     	; 0x13cc <vfprintf+0x1fc>
    13bc:	60 81       	ld	r22, Z
    13be:	71 81       	ldd	r23, Z+1	; 0x01
    13c0:	88 27       	eor	r24, r24
    13c2:	77 fd       	sbrc	r23, 7
    13c4:	80 95       	com	r24
    13c6:	98 2f       	mov	r25, r24
    13c8:	0e 5f       	subi	r16, 0xFE	; 254
    13ca:	1f 4f       	sbci	r17, 0xFF	; 255
    13cc:	2f 76       	andi	r18, 0x6F	; 111
    13ce:	b2 2e       	mov	r11, r18
    13d0:	97 ff       	sbrs	r25, 7
    13d2:	09 c0       	rjmp	.+18     	; 0x13e6 <vfprintf+0x216>
    13d4:	90 95       	com	r25
    13d6:	80 95       	com	r24
    13d8:	70 95       	com	r23
    13da:	61 95       	neg	r22
    13dc:	7f 4f       	sbci	r23, 0xFF	; 255
    13de:	8f 4f       	sbci	r24, 0xFF	; 255
    13e0:	9f 4f       	sbci	r25, 0xFF	; 255
    13e2:	20 68       	ori	r18, 0x80	; 128
    13e4:	b2 2e       	mov	r11, r18
    13e6:	2a e0       	ldi	r18, 0x0A	; 10
    13e8:	30 e0       	ldi	r19, 0x00	; 0
    13ea:	a4 01       	movw	r20, r8
    13ec:	48 d1       	rcall	.+656    	; 0x167e <__ultoa_invert>
    13ee:	a8 2e       	mov	r10, r24
    13f0:	a8 18       	sub	r10, r8
    13f2:	43 c0       	rjmp	.+134    	; 0x147a <vfprintf+0x2aa>
    13f4:	85 37       	cpi	r24, 0x75	; 117
    13f6:	29 f4       	brne	.+10     	; 0x1402 <vfprintf+0x232>
    13f8:	2f 7e       	andi	r18, 0xEF	; 239
    13fa:	b2 2e       	mov	r11, r18
    13fc:	2a e0       	ldi	r18, 0x0A	; 10
    13fe:	30 e0       	ldi	r19, 0x00	; 0
    1400:	25 c0       	rjmp	.+74     	; 0x144c <vfprintf+0x27c>
    1402:	f2 2f       	mov	r31, r18
    1404:	f9 7f       	andi	r31, 0xF9	; 249
    1406:	bf 2e       	mov	r11, r31
    1408:	8f 36       	cpi	r24, 0x6F	; 111
    140a:	c1 f0       	breq	.+48     	; 0x143c <vfprintf+0x26c>
    140c:	18 f4       	brcc	.+6      	; 0x1414 <vfprintf+0x244>
    140e:	88 35       	cpi	r24, 0x58	; 88
    1410:	79 f0       	breq	.+30     	; 0x1430 <vfprintf+0x260>
    1412:	ad c0       	rjmp	.+346    	; 0x156e <vfprintf+0x39e>
    1414:	80 37       	cpi	r24, 0x70	; 112
    1416:	19 f0       	breq	.+6      	; 0x141e <vfprintf+0x24e>
    1418:	88 37       	cpi	r24, 0x78	; 120
    141a:	21 f0       	breq	.+8      	; 0x1424 <vfprintf+0x254>
    141c:	a8 c0       	rjmp	.+336    	; 0x156e <vfprintf+0x39e>
    141e:	2f 2f       	mov	r18, r31
    1420:	20 61       	ori	r18, 0x10	; 16
    1422:	b2 2e       	mov	r11, r18
    1424:	b4 fe       	sbrs	r11, 4
    1426:	0d c0       	rjmp	.+26     	; 0x1442 <vfprintf+0x272>
    1428:	8b 2d       	mov	r24, r11
    142a:	84 60       	ori	r24, 0x04	; 4
    142c:	b8 2e       	mov	r11, r24
    142e:	09 c0       	rjmp	.+18     	; 0x1442 <vfprintf+0x272>
    1430:	24 ff       	sbrs	r18, 4
    1432:	0a c0       	rjmp	.+20     	; 0x1448 <vfprintf+0x278>
    1434:	9f 2f       	mov	r25, r31
    1436:	96 60       	ori	r25, 0x06	; 6
    1438:	b9 2e       	mov	r11, r25
    143a:	06 c0       	rjmp	.+12     	; 0x1448 <vfprintf+0x278>
    143c:	28 e0       	ldi	r18, 0x08	; 8
    143e:	30 e0       	ldi	r19, 0x00	; 0
    1440:	05 c0       	rjmp	.+10     	; 0x144c <vfprintf+0x27c>
    1442:	20 e1       	ldi	r18, 0x10	; 16
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	02 c0       	rjmp	.+4      	; 0x144c <vfprintf+0x27c>
    1448:	20 e1       	ldi	r18, 0x10	; 16
    144a:	32 e0       	ldi	r19, 0x02	; 2
    144c:	f8 01       	movw	r30, r16
    144e:	b7 fe       	sbrs	r11, 7
    1450:	07 c0       	rjmp	.+14     	; 0x1460 <vfprintf+0x290>
    1452:	60 81       	ld	r22, Z
    1454:	71 81       	ldd	r23, Z+1	; 0x01
    1456:	82 81       	ldd	r24, Z+2	; 0x02
    1458:	93 81       	ldd	r25, Z+3	; 0x03
    145a:	0c 5f       	subi	r16, 0xFC	; 252
    145c:	1f 4f       	sbci	r17, 0xFF	; 255
    145e:	06 c0       	rjmp	.+12     	; 0x146c <vfprintf+0x29c>
    1460:	60 81       	ld	r22, Z
    1462:	71 81       	ldd	r23, Z+1	; 0x01
    1464:	80 e0       	ldi	r24, 0x00	; 0
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	0e 5f       	subi	r16, 0xFE	; 254
    146a:	1f 4f       	sbci	r17, 0xFF	; 255
    146c:	a4 01       	movw	r20, r8
    146e:	07 d1       	rcall	.+526    	; 0x167e <__ultoa_invert>
    1470:	a8 2e       	mov	r10, r24
    1472:	a8 18       	sub	r10, r8
    1474:	fb 2d       	mov	r31, r11
    1476:	ff 77       	andi	r31, 0x7F	; 127
    1478:	bf 2e       	mov	r11, r31
    147a:	b6 fe       	sbrs	r11, 6
    147c:	0b c0       	rjmp	.+22     	; 0x1494 <vfprintf+0x2c4>
    147e:	2b 2d       	mov	r18, r11
    1480:	2e 7f       	andi	r18, 0xFE	; 254
    1482:	a5 14       	cp	r10, r5
    1484:	50 f4       	brcc	.+20     	; 0x149a <vfprintf+0x2ca>
    1486:	b4 fe       	sbrs	r11, 4
    1488:	0a c0       	rjmp	.+20     	; 0x149e <vfprintf+0x2ce>
    148a:	b2 fc       	sbrc	r11, 2
    148c:	08 c0       	rjmp	.+16     	; 0x149e <vfprintf+0x2ce>
    148e:	2b 2d       	mov	r18, r11
    1490:	2e 7e       	andi	r18, 0xEE	; 238
    1492:	05 c0       	rjmp	.+10     	; 0x149e <vfprintf+0x2ce>
    1494:	7a 2c       	mov	r7, r10
    1496:	2b 2d       	mov	r18, r11
    1498:	03 c0       	rjmp	.+6      	; 0x14a0 <vfprintf+0x2d0>
    149a:	7a 2c       	mov	r7, r10
    149c:	01 c0       	rjmp	.+2      	; 0x14a0 <vfprintf+0x2d0>
    149e:	75 2c       	mov	r7, r5
    14a0:	24 ff       	sbrs	r18, 4
    14a2:	0d c0       	rjmp	.+26     	; 0x14be <vfprintf+0x2ee>
    14a4:	fe 01       	movw	r30, r28
    14a6:	ea 0d       	add	r30, r10
    14a8:	f1 1d       	adc	r31, r1
    14aa:	80 81       	ld	r24, Z
    14ac:	80 33       	cpi	r24, 0x30	; 48
    14ae:	11 f4       	brne	.+4      	; 0x14b4 <vfprintf+0x2e4>
    14b0:	29 7e       	andi	r18, 0xE9	; 233
    14b2:	09 c0       	rjmp	.+18     	; 0x14c6 <vfprintf+0x2f6>
    14b4:	22 ff       	sbrs	r18, 2
    14b6:	06 c0       	rjmp	.+12     	; 0x14c4 <vfprintf+0x2f4>
    14b8:	73 94       	inc	r7
    14ba:	73 94       	inc	r7
    14bc:	04 c0       	rjmp	.+8      	; 0x14c6 <vfprintf+0x2f6>
    14be:	82 2f       	mov	r24, r18
    14c0:	86 78       	andi	r24, 0x86	; 134
    14c2:	09 f0       	breq	.+2      	; 0x14c6 <vfprintf+0x2f6>
    14c4:	73 94       	inc	r7
    14c6:	23 fd       	sbrc	r18, 3
    14c8:	12 c0       	rjmp	.+36     	; 0x14ee <vfprintf+0x31e>
    14ca:	20 ff       	sbrs	r18, 0
    14cc:	06 c0       	rjmp	.+12     	; 0x14da <vfprintf+0x30a>
    14ce:	5a 2c       	mov	r5, r10
    14d0:	73 14       	cp	r7, r3
    14d2:	18 f4       	brcc	.+6      	; 0x14da <vfprintf+0x30a>
    14d4:	53 0c       	add	r5, r3
    14d6:	57 18       	sub	r5, r7
    14d8:	73 2c       	mov	r7, r3
    14da:	73 14       	cp	r7, r3
    14dc:	60 f4       	brcc	.+24     	; 0x14f6 <vfprintf+0x326>
    14de:	b7 01       	movw	r22, r14
    14e0:	80 e2       	ldi	r24, 0x20	; 32
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	2c 87       	std	Y+12, r18	; 0x0c
    14e6:	99 d0       	rcall	.+306    	; 0x161a <fputc>
    14e8:	73 94       	inc	r7
    14ea:	2c 85       	ldd	r18, Y+12	; 0x0c
    14ec:	f6 cf       	rjmp	.-20     	; 0x14da <vfprintf+0x30a>
    14ee:	73 14       	cp	r7, r3
    14f0:	10 f4       	brcc	.+4      	; 0x14f6 <vfprintf+0x326>
    14f2:	37 18       	sub	r3, r7
    14f4:	01 c0       	rjmp	.+2      	; 0x14f8 <vfprintf+0x328>
    14f6:	31 2c       	mov	r3, r1
    14f8:	24 ff       	sbrs	r18, 4
    14fa:	11 c0       	rjmp	.+34     	; 0x151e <vfprintf+0x34e>
    14fc:	b7 01       	movw	r22, r14
    14fe:	80 e3       	ldi	r24, 0x30	; 48
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	2c 87       	std	Y+12, r18	; 0x0c
    1504:	8a d0       	rcall	.+276    	; 0x161a <fputc>
    1506:	2c 85       	ldd	r18, Y+12	; 0x0c
    1508:	22 ff       	sbrs	r18, 2
    150a:	16 c0       	rjmp	.+44     	; 0x1538 <vfprintf+0x368>
    150c:	21 ff       	sbrs	r18, 1
    150e:	03 c0       	rjmp	.+6      	; 0x1516 <vfprintf+0x346>
    1510:	88 e5       	ldi	r24, 0x58	; 88
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	02 c0       	rjmp	.+4      	; 0x151a <vfprintf+0x34a>
    1516:	88 e7       	ldi	r24, 0x78	; 120
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	b7 01       	movw	r22, r14
    151c:	0c c0       	rjmp	.+24     	; 0x1536 <vfprintf+0x366>
    151e:	82 2f       	mov	r24, r18
    1520:	86 78       	andi	r24, 0x86	; 134
    1522:	51 f0       	breq	.+20     	; 0x1538 <vfprintf+0x368>
    1524:	21 fd       	sbrc	r18, 1
    1526:	02 c0       	rjmp	.+4      	; 0x152c <vfprintf+0x35c>
    1528:	80 e2       	ldi	r24, 0x20	; 32
    152a:	01 c0       	rjmp	.+2      	; 0x152e <vfprintf+0x35e>
    152c:	8b e2       	ldi	r24, 0x2B	; 43
    152e:	27 fd       	sbrc	r18, 7
    1530:	8d e2       	ldi	r24, 0x2D	; 45
    1532:	b7 01       	movw	r22, r14
    1534:	90 e0       	ldi	r25, 0x00	; 0
    1536:	71 d0       	rcall	.+226    	; 0x161a <fputc>
    1538:	a5 14       	cp	r10, r5
    153a:	30 f4       	brcc	.+12     	; 0x1548 <vfprintf+0x378>
    153c:	b7 01       	movw	r22, r14
    153e:	80 e3       	ldi	r24, 0x30	; 48
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	6b d0       	rcall	.+214    	; 0x161a <fputc>
    1544:	5a 94       	dec	r5
    1546:	f8 cf       	rjmp	.-16     	; 0x1538 <vfprintf+0x368>
    1548:	aa 94       	dec	r10
    154a:	f4 01       	movw	r30, r8
    154c:	ea 0d       	add	r30, r10
    154e:	f1 1d       	adc	r31, r1
    1550:	80 81       	ld	r24, Z
    1552:	b7 01       	movw	r22, r14
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	61 d0       	rcall	.+194    	; 0x161a <fputc>
    1558:	a1 10       	cpse	r10, r1
    155a:	f6 cf       	rjmp	.-20     	; 0x1548 <vfprintf+0x378>
    155c:	33 20       	and	r3, r3
    155e:	09 f4       	brne	.+2      	; 0x1562 <vfprintf+0x392>
    1560:	5d ce       	rjmp	.-838    	; 0x121c <vfprintf+0x4c>
    1562:	b7 01       	movw	r22, r14
    1564:	80 e2       	ldi	r24, 0x20	; 32
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	58 d0       	rcall	.+176    	; 0x161a <fputc>
    156a:	3a 94       	dec	r3
    156c:	f7 cf       	rjmp	.-18     	; 0x155c <vfprintf+0x38c>
    156e:	f7 01       	movw	r30, r14
    1570:	86 81       	ldd	r24, Z+6	; 0x06
    1572:	97 81       	ldd	r25, Z+7	; 0x07
    1574:	02 c0       	rjmp	.+4      	; 0x157a <vfprintf+0x3aa>
    1576:	8f ef       	ldi	r24, 0xFF	; 255
    1578:	9f ef       	ldi	r25, 0xFF	; 255
    157a:	2c 96       	adiw	r28, 0x0c	; 12
    157c:	0f b6       	in	r0, 0x3f	; 63
    157e:	f8 94       	cli
    1580:	de bf       	out	0x3e, r29	; 62
    1582:	0f be       	out	0x3f, r0	; 63
    1584:	cd bf       	out	0x3d, r28	; 61
    1586:	df 91       	pop	r29
    1588:	cf 91       	pop	r28
    158a:	1f 91       	pop	r17
    158c:	0f 91       	pop	r16
    158e:	ff 90       	pop	r15
    1590:	ef 90       	pop	r14
    1592:	df 90       	pop	r13
    1594:	cf 90       	pop	r12
    1596:	bf 90       	pop	r11
    1598:	af 90       	pop	r10
    159a:	9f 90       	pop	r9
    159c:	8f 90       	pop	r8
    159e:	7f 90       	pop	r7
    15a0:	6f 90       	pop	r6
    15a2:	5f 90       	pop	r5
    15a4:	4f 90       	pop	r4
    15a6:	3f 90       	pop	r3
    15a8:	2f 90       	pop	r2
    15aa:	08 95       	ret

000015ac <calloc>:
    15ac:	0f 93       	push	r16
    15ae:	1f 93       	push	r17
    15b0:	cf 93       	push	r28
    15b2:	df 93       	push	r29
    15b4:	86 9f       	mul	r24, r22
    15b6:	80 01       	movw	r16, r0
    15b8:	87 9f       	mul	r24, r23
    15ba:	10 0d       	add	r17, r0
    15bc:	96 9f       	mul	r25, r22
    15be:	10 0d       	add	r17, r0
    15c0:	11 24       	eor	r1, r1
    15c2:	c8 01       	movw	r24, r16
    15c4:	56 dc       	rcall	.-1876   	; 0xe72 <malloc>
    15c6:	ec 01       	movw	r28, r24
    15c8:	00 97       	sbiw	r24, 0x00	; 0
    15ca:	21 f0       	breq	.+8      	; 0x15d4 <calloc+0x28>
    15cc:	a8 01       	movw	r20, r16
    15ce:	60 e0       	ldi	r22, 0x00	; 0
    15d0:	70 e0       	ldi	r23, 0x00	; 0
    15d2:	11 d0       	rcall	.+34     	; 0x15f6 <memset>
    15d4:	ce 01       	movw	r24, r28
    15d6:	df 91       	pop	r29
    15d8:	cf 91       	pop	r28
    15da:	1f 91       	pop	r17
    15dc:	0f 91       	pop	r16
    15de:	08 95       	ret

000015e0 <strnlen_P>:
    15e0:	fc 01       	movw	r30, r24
    15e2:	05 90       	lpm	r0, Z+
    15e4:	61 50       	subi	r22, 0x01	; 1
    15e6:	70 40       	sbci	r23, 0x00	; 0
    15e8:	01 10       	cpse	r0, r1
    15ea:	d8 f7       	brcc	.-10     	; 0x15e2 <strnlen_P+0x2>
    15ec:	80 95       	com	r24
    15ee:	90 95       	com	r25
    15f0:	8e 0f       	add	r24, r30
    15f2:	9f 1f       	adc	r25, r31
    15f4:	08 95       	ret

000015f6 <memset>:
    15f6:	dc 01       	movw	r26, r24
    15f8:	01 c0       	rjmp	.+2      	; 0x15fc <memset+0x6>
    15fa:	6d 93       	st	X+, r22
    15fc:	41 50       	subi	r20, 0x01	; 1
    15fe:	50 40       	sbci	r21, 0x00	; 0
    1600:	e0 f7       	brcc	.-8      	; 0x15fa <memset+0x4>
    1602:	08 95       	ret

00001604 <strnlen>:
    1604:	fc 01       	movw	r30, r24
    1606:	61 50       	subi	r22, 0x01	; 1
    1608:	70 40       	sbci	r23, 0x00	; 0
    160a:	01 90       	ld	r0, Z+
    160c:	01 10       	cpse	r0, r1
    160e:	d8 f7       	brcc	.-10     	; 0x1606 <strnlen+0x2>
    1610:	80 95       	com	r24
    1612:	90 95       	com	r25
    1614:	8e 0f       	add	r24, r30
    1616:	9f 1f       	adc	r25, r31
    1618:	08 95       	ret

0000161a <fputc>:
    161a:	0f 93       	push	r16
    161c:	1f 93       	push	r17
    161e:	cf 93       	push	r28
    1620:	df 93       	push	r29
    1622:	18 2f       	mov	r17, r24
    1624:	09 2f       	mov	r16, r25
    1626:	eb 01       	movw	r28, r22
    1628:	8b 81       	ldd	r24, Y+3	; 0x03
    162a:	81 fd       	sbrc	r24, 1
    162c:	03 c0       	rjmp	.+6      	; 0x1634 <fputc+0x1a>
    162e:	8f ef       	ldi	r24, 0xFF	; 255
    1630:	9f ef       	ldi	r25, 0xFF	; 255
    1632:	20 c0       	rjmp	.+64     	; 0x1674 <fputc+0x5a>
    1634:	82 ff       	sbrs	r24, 2
    1636:	10 c0       	rjmp	.+32     	; 0x1658 <fputc+0x3e>
    1638:	4e 81       	ldd	r20, Y+6	; 0x06
    163a:	5f 81       	ldd	r21, Y+7	; 0x07
    163c:	2c 81       	ldd	r18, Y+4	; 0x04
    163e:	3d 81       	ldd	r19, Y+5	; 0x05
    1640:	42 17       	cp	r20, r18
    1642:	53 07       	cpc	r21, r19
    1644:	7c f4       	brge	.+30     	; 0x1664 <fputc+0x4a>
    1646:	e8 81       	ld	r30, Y
    1648:	f9 81       	ldd	r31, Y+1	; 0x01
    164a:	9f 01       	movw	r18, r30
    164c:	2f 5f       	subi	r18, 0xFF	; 255
    164e:	3f 4f       	sbci	r19, 0xFF	; 255
    1650:	39 83       	std	Y+1, r19	; 0x01
    1652:	28 83       	st	Y, r18
    1654:	10 83       	st	Z, r17
    1656:	06 c0       	rjmp	.+12     	; 0x1664 <fputc+0x4a>
    1658:	e8 85       	ldd	r30, Y+8	; 0x08
    165a:	f9 85       	ldd	r31, Y+9	; 0x09
    165c:	81 2f       	mov	r24, r17
    165e:	19 95       	eicall
    1660:	89 2b       	or	r24, r25
    1662:	29 f7       	brne	.-54     	; 0x162e <fputc+0x14>
    1664:	2e 81       	ldd	r18, Y+6	; 0x06
    1666:	3f 81       	ldd	r19, Y+7	; 0x07
    1668:	2f 5f       	subi	r18, 0xFF	; 255
    166a:	3f 4f       	sbci	r19, 0xFF	; 255
    166c:	3f 83       	std	Y+7, r19	; 0x07
    166e:	2e 83       	std	Y+6, r18	; 0x06
    1670:	81 2f       	mov	r24, r17
    1672:	90 2f       	mov	r25, r16
    1674:	df 91       	pop	r29
    1676:	cf 91       	pop	r28
    1678:	1f 91       	pop	r17
    167a:	0f 91       	pop	r16
    167c:	08 95       	ret

0000167e <__ultoa_invert>:
    167e:	fa 01       	movw	r30, r20
    1680:	aa 27       	eor	r26, r26
    1682:	28 30       	cpi	r18, 0x08	; 8
    1684:	51 f1       	breq	.+84     	; 0x16da <__ultoa_invert+0x5c>
    1686:	20 31       	cpi	r18, 0x10	; 16
    1688:	81 f1       	breq	.+96     	; 0x16ea <__ultoa_invert+0x6c>
    168a:	e8 94       	clt
    168c:	6f 93       	push	r22
    168e:	6e 7f       	andi	r22, 0xFE	; 254
    1690:	6e 5f       	subi	r22, 0xFE	; 254
    1692:	7f 4f       	sbci	r23, 0xFF	; 255
    1694:	8f 4f       	sbci	r24, 0xFF	; 255
    1696:	9f 4f       	sbci	r25, 0xFF	; 255
    1698:	af 4f       	sbci	r26, 0xFF	; 255
    169a:	b1 e0       	ldi	r27, 0x01	; 1
    169c:	3e d0       	rcall	.+124    	; 0x171a <__ultoa_invert+0x9c>
    169e:	b4 e0       	ldi	r27, 0x04	; 4
    16a0:	3c d0       	rcall	.+120    	; 0x171a <__ultoa_invert+0x9c>
    16a2:	67 0f       	add	r22, r23
    16a4:	78 1f       	adc	r23, r24
    16a6:	89 1f       	adc	r24, r25
    16a8:	9a 1f       	adc	r25, r26
    16aa:	a1 1d       	adc	r26, r1
    16ac:	68 0f       	add	r22, r24
    16ae:	79 1f       	adc	r23, r25
    16b0:	8a 1f       	adc	r24, r26
    16b2:	91 1d       	adc	r25, r1
    16b4:	a1 1d       	adc	r26, r1
    16b6:	6a 0f       	add	r22, r26
    16b8:	71 1d       	adc	r23, r1
    16ba:	81 1d       	adc	r24, r1
    16bc:	91 1d       	adc	r25, r1
    16be:	a1 1d       	adc	r26, r1
    16c0:	20 d0       	rcall	.+64     	; 0x1702 <__ultoa_invert+0x84>
    16c2:	09 f4       	brne	.+2      	; 0x16c6 <__ultoa_invert+0x48>
    16c4:	68 94       	set
    16c6:	3f 91       	pop	r19
    16c8:	2a e0       	ldi	r18, 0x0A	; 10
    16ca:	26 9f       	mul	r18, r22
    16cc:	11 24       	eor	r1, r1
    16ce:	30 19       	sub	r19, r0
    16d0:	30 5d       	subi	r19, 0xD0	; 208
    16d2:	31 93       	st	Z+, r19
    16d4:	de f6       	brtc	.-74     	; 0x168c <__ultoa_invert+0xe>
    16d6:	cf 01       	movw	r24, r30
    16d8:	08 95       	ret
    16da:	46 2f       	mov	r20, r22
    16dc:	47 70       	andi	r20, 0x07	; 7
    16de:	40 5d       	subi	r20, 0xD0	; 208
    16e0:	41 93       	st	Z+, r20
    16e2:	b3 e0       	ldi	r27, 0x03	; 3
    16e4:	0f d0       	rcall	.+30     	; 0x1704 <__ultoa_invert+0x86>
    16e6:	c9 f7       	brne	.-14     	; 0x16da <__ultoa_invert+0x5c>
    16e8:	f6 cf       	rjmp	.-20     	; 0x16d6 <__ultoa_invert+0x58>
    16ea:	46 2f       	mov	r20, r22
    16ec:	4f 70       	andi	r20, 0x0F	; 15
    16ee:	40 5d       	subi	r20, 0xD0	; 208
    16f0:	4a 33       	cpi	r20, 0x3A	; 58
    16f2:	18 f0       	brcs	.+6      	; 0x16fa <__ultoa_invert+0x7c>
    16f4:	49 5d       	subi	r20, 0xD9	; 217
    16f6:	31 fd       	sbrc	r19, 1
    16f8:	40 52       	subi	r20, 0x20	; 32
    16fa:	41 93       	st	Z+, r20
    16fc:	02 d0       	rcall	.+4      	; 0x1702 <__ultoa_invert+0x84>
    16fe:	a9 f7       	brne	.-22     	; 0x16ea <__ultoa_invert+0x6c>
    1700:	ea cf       	rjmp	.-44     	; 0x16d6 <__ultoa_invert+0x58>
    1702:	b4 e0       	ldi	r27, 0x04	; 4
    1704:	a6 95       	lsr	r26
    1706:	97 95       	ror	r25
    1708:	87 95       	ror	r24
    170a:	77 95       	ror	r23
    170c:	67 95       	ror	r22
    170e:	ba 95       	dec	r27
    1710:	c9 f7       	brne	.-14     	; 0x1704 <__ultoa_invert+0x86>
    1712:	00 97       	sbiw	r24, 0x00	; 0
    1714:	61 05       	cpc	r22, r1
    1716:	71 05       	cpc	r23, r1
    1718:	08 95       	ret
    171a:	9b 01       	movw	r18, r22
    171c:	ac 01       	movw	r20, r24
    171e:	0a 2e       	mov	r0, r26
    1720:	06 94       	lsr	r0
    1722:	57 95       	ror	r21
    1724:	47 95       	ror	r20
    1726:	37 95       	ror	r19
    1728:	27 95       	ror	r18
    172a:	ba 95       	dec	r27
    172c:	c9 f7       	brne	.-14     	; 0x1720 <__ultoa_invert+0xa2>
    172e:	62 0f       	add	r22, r18
    1730:	73 1f       	adc	r23, r19
    1732:	84 1f       	adc	r24, r20
    1734:	95 1f       	adc	r25, r21
    1736:	a0 1d       	adc	r26, r0
    1738:	08 95       	ret

0000173a <_exit>:
    173a:	f8 94       	cli

0000173c <__stop_program>:
    173c:	ff cf       	rjmp	.-2      	; 0x173c <__stop_program>
