<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA学习笔记 | Welcome to Wanone111's Blog</title><meta name="author" content="wanone111"><meta name="copyright" content="wanone111"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="软件编程语言Verilog数值种类0：逻辑 0 或 “假”1：逻辑 1 或 “真”x 或 X：未知z 或 Z：高阻 x 意味着信号数值的不确定，即在实际电路里，信号可能为 1，也可能为 0。 z 意味着信号处于高阻状态，常见于信号（input, reg）没有驱动时的逻辑结果。例如一个 pad 的 input 呈现高阻状态时，其逻辑值和上下拉的状态有关系。上拉则逻辑值为 1，下拉则为 0 。 数据类">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA学习笔记">
<meta property="og:url" content="http://wanone111.github.io/2025/09/18/FPGA%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/index.html">
<meta property="og:site_name" content="Welcome to Wanone111&#39;s Blog">
<meta property="og:description" content="软件编程语言Verilog数值种类0：逻辑 0 或 “假”1：逻辑 1 或 “真”x 或 X：未知z 或 Z：高阻 x 意味着信号数值的不确定，即在实际电路里，信号可能为 1，也可能为 0。 z 意味着信号处于高阻状态，常见于信号（input, reg）没有驱动时的逻辑结果。例如一个 pad 的 input 呈现高阻状态时，其逻辑值和上下拉的状态有关系。上拉则逻辑值为 1，下拉则为 0 。 数据类">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://wanone111.github.io/img/butterfly-icon.png">
<meta property="article:published_time" content="2025-09-18T02:22:49.000Z">
<meta property="article:modified_time" content="2025-09-25T13:39:11.861Z">
<meta property="article:author" content="wanone111">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://wanone111.github.io/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "FPGA学习笔记",
  "url": "http://wanone111.github.io/2025/09/18/FPGA%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/",
  "image": "http://wanone111.github.io/img/butterfly-icon.png",
  "datePublished": "2025-09-18T02:22:49.000Z",
  "dateModified": "2025-09-25T13:39:11.861Z",
  "author": [
    {
      "@type": "Person",
      "name": "wanone111",
      "url": "http://wanone111.github.io"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://wanone111.github.io/2025/09/18/FPGA%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":true},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA学习笔记',
  isHighlightShrink: true,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">12</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><span class="site-page group hide"><i class="fa-fw fas fa-list"></i><span> 清单</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/../pic/background.png);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><img class="site-icon" src="/../pic/%E9%87%91%E6%AF%9B.png" alt="Logo"><span class="site-name">Welcome to Wanone111's Blog</span></a><a class="nav-page-title" href="/"><span class="site-name">FPGA学习笔记</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><span class="site-page group hide"><i class="fa-fw fas fa-list"></i><span> 清单</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">FPGA学习笔记</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-09-18T02:22:49.000Z" title="发表于 2025-09-18 10:22:49">2025-09-18</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-09-25T13:39:11.861Z" title="更新于 2025-09-25 21:39:11">2025-09-25</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">总字数:</span><span class="word-count">733</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>2分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h2 id="软件"><a href="#软件" class="headerlink" title="软件"></a>软件</h2><h3 id="编程语言"><a href="#编程语言" class="headerlink" title="编程语言"></a>编程语言</h3><h4 id="Verilog"><a href="#Verilog" class="headerlink" title="Verilog"></a>Verilog</h4><h5 id="数值种类"><a href="#数值种类" class="headerlink" title="数值种类"></a>数值种类</h5><p>0：逻辑 0 或 “假”<br>1：逻辑 1 或 “真”<br>x 或 X：未知<br>z 或 Z：高阻</p>
<p>x 意味着信号数值的不确定，即在实际电路里，信号可能为 1，也可能为 0。</p>
<p>z 意味着信号处于高阻状态，常见于信号（input, reg）没有驱动时的逻辑结果。例如一个 pad 的 input 呈现高阻状态时，其逻辑值和上下拉的状态有关系。上拉则逻辑值为 1，下拉则为 0 。</p>
<h5 id="数据类型"><a href="#数据类型" class="headerlink" title="数据类型"></a>数据类型</h5><p><strong>线网（wire）</strong><br>wire 类型表示硬件单元之间的物理连线，由其连接的器件输出端连续驱动。如果没有驱动元件连接到 wire 型变量，缺省值一般为 “Z”。（缺省值指在特定情境下未明确设置或指定的值，也被称为默认值）</p>
<p><strong>寄存器（reg）</strong><br>寄存器（reg）用来表示存储单元，它会保持数据原有的值，直到被改写。</p>
<h5 id="赋值"><a href="#赋值" class="headerlink" title="赋值"></a>赋值</h5><p>1、 时序电路用非阻塞<br>2、 组合电路用阻塞<br>3、 同一个 always 块中阻塞和非阻塞不混用</p>
<h5 id="语句块"><a href="#语句块" class="headerlink" title="语句块"></a>语句块</h5><p>Verilog 中有四种语句块， 分别是顺序块， 并行块， 嵌套块， 命名块。</p>
<h6 id="顺序块"><a href="#顺序块" class="headerlink" title="顺序块"></a>顺序块</h6><p>顺序块用关键字 begin 和 end 来表示。 顺序块中的语句是一条条执行的。 非阻塞赋值除外</p>
<h6 id="并行块"><a href="#并行块" class="headerlink" title="并行块"></a>并行块</h6><p>并行块有关键字 fork 和 join 来表示。 并行块中的语句是并行执行的， 即便是阻塞形式的赋值。 并行块中每条<br>语句的时延都是与块语句开始执行的时间相关</p>
<h6 id="嵌套快"><a href="#嵌套快" class="headerlink" title="嵌套快"></a>嵌套快</h6><p>顺序块和并行块还可以嵌套使用</p>
<h6 id="命名块"><a href="#命名块" class="headerlink" title="命名块"></a>命名块</h6><p>可以给块语句结构命名</p>
<h3 id="编程思想"><a href="#编程思想" class="headerlink" title="编程思想"></a>编程思想</h3><h4 id="状态机"><a href="#状态机" class="headerlink" title="状态机"></a>状态机</h4><h4 id="线性序列机"><a href="#线性序列机" class="headerlink" title="线性序列机"></a>线性序列机</h4><h3 id="仿真"><a href="#仿真" class="headerlink" title="仿真"></a>仿真</h3><h3 id="模块"><a href="#模块" class="headerlink" title="模块"></a>模块</h3><h4 id="FIFO"><a href="#FIFO" class="headerlink" title="FIFO"></a>FIFO</h4><p>FIFO（First In First Out），是一种先进先出数据存储、缓冲器。<br>分为同步FIFO和异步FIFO<br>同步FIFO读写采用同一个时钟。它的作用一般是做交互数据的一个缓冲，当数据发生突发写入（即数据写入过快，并且间隔时间长）时，通过设置一定深度的FIFO，可以起到数据暂存的功能，防止数据丢失且使得后续处理流程平滑；异步FIFO读写采用不同的时钟，它主要有两个作用，一个是实现数据在不同时钟域进行传递，另一个作用就是实现不同数据宽度的数据接口互联。</p>
<h3 id="工程"><a href="#工程" class="headerlink" title="工程"></a>工程</h3><h4 id="创建工程"><a href="#创建工程" class="headerlink" title="创建工程"></a>创建工程</h4><h5 id="创建模块"><a href="#创建模块" class="headerlink" title="创建模块"></a>创建模块</h5><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> 模块名(</span><br><span class="line"> 端口列表</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> a; <span class="comment">//输入</span></span><br><span class="line"><span class="keyword">output</span> b; <span class="comment">//输出</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> 参数名称;<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">assgin out =sel;<span class="comment">//赋值</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h5 id="仿真文件"><a href="#仿真文件" class="headerlink" title="仿真文件"></a>仿真文件</h5><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps  </span><span class="comment">//步进/精度</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> test_tb();</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> 输入信号;</span><br><span class="line"><span class="keyword">wire</span> 输出信号; <span class="comment">//一般来说</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">模块 名字(</span><br><span class="line">    <span class="variable">.a</span>(希望连接到的信号)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">#<span class="number">1</span> <span class="comment">//延时(仅在仿真文件中用到) 延时1ns </span></span><br><span class="line"></span><br><span class="line"><span class="built_in">$stop</span>; <span class="comment">//停止</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://wanone111.github.io">wanone111</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://wanone111.github.io/2025/09/18/FPGA%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/">http://wanone111.github.io/2025/09/18/FPGA%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://wanone111.github.io" target="_blank">Welcome to Wanone111's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2025/09/18/linux%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="linux学习笔记"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">linux学习笔记</div></div><div class="info-2"><div class="info-item-1">常用Linux指令vim编辑器的使用shell的使用</div></div></div></a><a class="pagination-related" href="/2025/09/18/STM32%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" title="STM32"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">STM32</div></div><div class="info-2"><div class="info-item-1">STM32标准库HAL库HAL库使用的是STM32Cubemx </div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related no-desc" href="/2025/09/19/FPGA%E6%AF%94%E8%B5%9B/" title="FPGA比赛"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-19</div><div class="info-item-2">FPGA比赛</div></div></div></a><a class="pagination-related" href="/2025/09/23/FPGA-ZYNQ/" title="FPGA-ZYNQ"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-23</div><div class="info-item-2">FPGA-ZYNQ</div></div><div class="info-2"><div class="info-item-1">AXI4</div></div></div></a><a class="pagination-related" href="/2025/09/23/FPGA-PYNQ/" title="FPGA-PYNQ"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-23</div><div class="info-item-2">FPGA-PYNQ</div></div><div class="info-2"><div class="info-item-1">PYNQPYNQ 是 Python Productivity for Zynq 的缩写PYNQ 通过三种方式实现此目标： 可编程逻辑电路作为名为 overlay 的硬件库提供。这些 overlays 类似于软件库。软件工程师可以选择最适合其应用程序的 overlay，并且可以通过应用程序编程接口（API）访问 overlay。创建新的overlay 仍然需要具有设计可编程逻辑电路专业知识的工程师。然而，关键的区别是一次构建，多次使用。Overlay 像软件库一样，被设计为可配置并在许多不同的应用程序中尽可能频繁地重复使用。 PYNQ 使用 Python 对嵌入式处理器和 overlay 进行编程。Python 是一种“生产力级别”的语言。迄今为止，C 或 C++是最常见的嵌入式编程语言。相反，Python 提高了编程抽象水平和程序员的生产力。但是，这些不是互斥的选择。PYNQ 使用用 C 编写的 CPython，并集成了成千上万的 C 库，并且可以使用用 C 编写的优化代码进行扩展。在可行的情况下，应使用生产力更高的 Python 环境，并且在效率要求时，可以使用较低级别的 C ...</div></div></div></a><a class="pagination-related" href="/2025/10/16/vitis-hls/" title="vitis_hls"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-10-16</div><div class="info-item-2">vitis_hls</div></div><div class="info-2"><div class="info-item-1">vitis_hls指令循环展开12#pragma HLS unroll factor=2   // 展开因子为2,意思是把这个循环展开为两份，同时并行，需要对应的bram也进行了分组#pragma HLS pipeline II=1  //隔一个时钟周期就启动一次循环，可以和上面的指令一起用，达到并行效果同时减少interval  12345//循环分割，适用于大型数组的部分并行，消耗BRAM，使用该指令如果是小数组然后被分割可能导致存储资源使用不充分#pragma HLS array_partition variable=M dim=2 cyclic factor=2  //表示对矩阵 `M` 的第二维进行循环分区，数组的每行分成两份。这有助于提高并行访问的效率。(M为二维数组)#pragma HLS array_partition variable=V_In cyclic factor=2 //输入向量 `V_In` 进行循环分区，组的每行分成两份(V为一维数组)#pragma HLS LOOP_TRIPCOUNT min = 1 max = MAXHEIGHT //循环最大...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">wanone111</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">12</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/wanone111"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BD%AF%E4%BB%B6"><span class="toc-number">1.</span> <span class="toc-text">软件</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BC%96%E7%A8%8B%E8%AF%AD%E8%A8%80"><span class="toc-number">1.1.</span> <span class="toc-text">编程语言</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog"><span class="toc-number">1.1.1.</span> <span class="toc-text">Verilog</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E6%95%B0%E5%80%BC%E7%A7%8D%E7%B1%BB"><span class="toc-number">1.1.1.1.</span> <span class="toc-text">数值种类</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">1.1.1.2.</span> <span class="toc-text">数据类型</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E8%B5%8B%E5%80%BC"><span class="toc-number">1.1.1.3.</span> <span class="toc-text">赋值</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E8%AF%AD%E5%8F%A5%E5%9D%97"><span class="toc-number">1.1.1.4.</span> <span class="toc-text">语句块</span></a><ol class="toc-child"><li class="toc-item toc-level-6"><a class="toc-link" href="#%E9%A1%BA%E5%BA%8F%E5%9D%97"><span class="toc-number">1.1.1.4.1.</span> <span class="toc-text">顺序块</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E5%B9%B6%E8%A1%8C%E5%9D%97"><span class="toc-number">1.1.1.4.2.</span> <span class="toc-text">并行块</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E5%B5%8C%E5%A5%97%E5%BF%AB"><span class="toc-number">1.1.1.4.3.</span> <span class="toc-text">嵌套快</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E5%91%BD%E5%90%8D%E5%9D%97"><span class="toc-number">1.1.1.4.4.</span> <span class="toc-text">命名块</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BC%96%E7%A8%8B%E6%80%9D%E6%83%B3"><span class="toc-number">1.2.</span> <span class="toc-text">编程思想</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="toc-number">1.2.1.</span> <span class="toc-text">状态机</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BA%BF%E6%80%A7%E5%BA%8F%E5%88%97%E6%9C%BA"><span class="toc-number">1.2.2.</span> <span class="toc-text">线性序列机</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F"><span class="toc-number">1.3.</span> <span class="toc-text">仿真</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97"><span class="toc-number">1.4.</span> <span class="toc-text">模块</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#FIFO"><span class="toc-number">1.4.1.</span> <span class="toc-text">FIFO</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B7%A5%E7%A8%8B"><span class="toc-number">1.5.</span> <span class="toc-text">工程</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%88%9B%E5%BB%BA%E5%B7%A5%E7%A8%8B"><span class="toc-number">1.5.1.</span> <span class="toc-text">创建工程</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%88%9B%E5%BB%BA%E6%A8%A1%E5%9D%97"><span class="toc-number">1.5.1.1.</span> <span class="toc-text">创建模块</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E6%96%87%E4%BB%B6"><span class="toc-number">1.5.1.2.</span> <span class="toc-text">仿真文件</span></a></li></ol></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/16/vitis-hls/" title="vitis_hls">vitis_hls</a><time datetime="2025-10-16T12:22:20.000Z" title="发表于 2025-10-16 20:22:20">2025-10-16</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/16/%E7%94%B5%E8%B5%9B/" title="电赛">电赛</a><time datetime="2025-10-16T11:28:16.000Z" title="发表于 2025-10-16 19:28:16">2025-10-16</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/09/23/STM32-%E9%80%9A%E4%BF%A1/" title="STM32-通信">STM32-通信</a><time datetime="2025-09-23T13:01:21.000Z" title="发表于 2025-09-23 21:01:21">2025-09-23</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/09/23/FPGA-ZYNQ/" title="FPGA-ZYNQ">FPGA-ZYNQ</a><time datetime="2025-09-23T12:31:25.000Z" title="发表于 2025-09-23 20:31:25">2025-09-23</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/09/23/FPGA-PYNQ/" title="FPGA-PYNQ">FPGA-PYNQ</a><time datetime="2025-09-23T11:49:01.000Z" title="发表于 2025-09-23 19:49:01">2025-09-23</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 By wanone111</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 7.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.0</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>