#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr  3 12:31:33 2023
# Process ID: 52292
# Current directory: D:/RCLabProjects/testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26680 D:\RCLabProjects\testing\testing.xpr
# Log file: D:/RCLabProjects/testing/vivado.log
# Journal file: D:/RCLabProjects/testing\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project D:/RCLabProjects/testing/testing.xprWWARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/RCLabProjects/testing/testing.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.oopen_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 1201.242 ; gain = 0.00upupdate_compile_order -fileset sources_exupdate_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v:31]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_block
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:21]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:22]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg1' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:23]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'func3' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg_data1' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'control' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg_write' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:28]
INFO: [VRFC 10-2458] undeclared symbol ctrlk, assumed default net type wire [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_comb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextender2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_test
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
"xelab -wto c1c16828309a4ad9ace5ec1e115c1e48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c1c16828309a4ad9ace5ec1e115c1e48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ctrlk' [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ctrl' [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.pc_comb
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.signextender
Compiling module xil_defaultlib.signextender2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.pc_block
Compiling module xil_defaultlib.pc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_test_behav -key {Behavioral:sim_1:Functional:pc_test} -tclbatch {pc_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source pc_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 194 ns : File "D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v" Line 36
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.137 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1018.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v:31]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_block
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:21]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:22]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg1' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:23]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'func3' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg_data1' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'control' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg_write' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_comb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextender2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
"xelab -wto c1c16828309a4ad9ace5ec1e115c1e48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c1c16828309a4ad9ace5ec1e115c1e48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ctrlk' [D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.pc_comb
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.signextender
Compiling module xil_defaultlib.signextender2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.pc_block
Compiling module xil_defaultlib.pc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_test_behav -key {Behavioral:sim_1:Functional:pc_test} -tclbatch {pc_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source pc_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 194 ns : File "D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/Instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v:31]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/RCLabProjects/testing/testing.srcs/sources_1/new/alu_control.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_block
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:21]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:22]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg1' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:23]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'func3' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg_data1' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'control' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reg_write' is not allowed [D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_block.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/pc_comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_comb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sources_1/new/signextender2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextender2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
"xelab -wto c1c16828309a4ad9ace5ec1e115c1e48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c1c16828309a4ad9ace5ec1e115c1e48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ctrlk' [D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.pc_comb
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.signextender
Compiling module xil_defaultlib.signextender2
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.pc_block
Compiling module xil_defaultlib.pc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RCLabProjects/testing/testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_test_behav -key {Behavioral:sim_1:Functional:pc_test} -tclbatch {pc_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source pc_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 194 ns : File "D:/RCLabProjects/testing/testing.srcs/sim_1/new/pc_test.v" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.137 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  3 14:12:39 2023...
