// Seed: 1234374875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    input tri _id_0,
    input supply1 id_1
);
  logic [1 : -1  &  id_0  ==  -1 'b0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic [7:0] id_4;
  assign id_3#(.id_3(-1 - 1'b0)) = id_4 == id_4[-1];
  assign id_4 = id_4;
endmodule
