#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb03ad0 .scope module, "tbbs" "tbbs" 2 3;
 .timescale 0 0;
v0xb36520_0 .net "Fifo_overflow", 0 0, v0xb13d70_0;  1 drivers
v0xb365e0_0 .net "almost_empty", 0 0, v0xb34190_0;  1 drivers
v0xb366f0_0 .net "almost_full", 0 0, v0xb34250_0;  1 drivers
v0xb367e0_0 .net "clk", 0 0, v0xb34320_0;  1 drivers
v0xb368d0_0 .net "continua", 3 0, v0xb35840_0;  1 drivers
v0xb36a10_0 .net "data_Fifo", 3 0, v0xb34510_0;  1 drivers
v0xb36b00_0 .net "empty_Fifo", 0 0, v0xb345f0_0;  1 drivers
v0xb36bf0_0 .net "error_full", 3 0, v0xb35b70_0;  1 drivers
v0xb36d00_0 .net "init", 0 0, v0xb34790_0;  1 drivers
v0xb36e30_0 .net "no_empty_Fifo", 0 0, v0xb348e0_0;  1 drivers
v0xb36f20_0 .net "pausa", 3 0, v0xb35fb0_0;  1 drivers
v0xb37030_0 .net "reset", 0 0, v0xb34a80_0;  1 drivers
S_0xb03c50 .scope module, "bancopruebasFSM" "bpfsm" 2 9, 3 2 0, S_0xb03ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "init"
    .port_info 3 /OUTPUT 1 "almost_full"
    .port_info 4 /OUTPUT 1 "almost_empty"
    .port_info 5 /OUTPUT 1 "empty_Fifo"
    .port_info 6 /OUTPUT 1 "no_empty_Fifo"
    .port_info 7 /OUTPUT 1 "Fifo_overflow"
    .port_info 8 /OUTPUT 4 "data_Fifo"
    .port_info 9 /INPUT 4 "error_full"
    .port_info 10 /INPUT 4 "pausa"
    .port_info 11 /INPUT 4 "continua"
v0xb13d70_0 .var "Fifo_overflow", 0 0;
v0xb34190_0 .var "almost_empty", 0 0;
v0xb34250_0 .var "almost_full", 0 0;
v0xb34320_0 .var "clk", 0 0;
v0xb343e0_0 .net "continua", 3 0, v0xb35840_0;  alias, 1 drivers
v0xb34510_0 .var "data_Fifo", 3 0;
v0xb345f0_0 .var "empty_Fifo", 0 0;
v0xb346b0_0 .net "error_full", 3 0, v0xb35b70_0;  alias, 1 drivers
v0xb34790_0 .var "init", 0 0;
v0xb348e0_0 .var "no_empty_Fifo", 0 0;
v0xb349a0_0 .net "pausa", 3 0, v0xb35fb0_0;  alias, 1 drivers
v0xb34a80_0 .var "reset", 0 0;
E_0xb128a0 .event posedge, v0xb34320_0;
S_0xb34d30 .scope module, "maqest" "FSM" 2 8, 4 2 0, S_0xb03ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "init"
    .port_info 3 /INPUT 1 "almost_full"
    .port_info 4 /INPUT 1 "almost_empty"
    .port_info 5 /INPUT 1 "empty_Fifo"
    .port_info 6 /INPUT 1 "no_empty_Fifo"
    .port_info 7 /INPUT 1 "Fifo_overflow"
    .port_info 8 /OUTPUT 4 "error_full"
    .port_info 9 /OUTPUT 4 "pausa"
    .port_info 10 /OUTPUT 4 "continua"
    .port_info 11 /INPUT 4 "data_Fifo"
P_0xb34ed0 .param/l "Active" 0 4 13, C4<000010>;
P_0xb34f10 .param/l "Continue" 0 4 15, C4<000100>;
P_0xb34f50 .param/l "Error" 0 4 16, C4<000101>;
P_0xb34f90 .param/l "Estado_Reset" 0 4 11, C4<000000>;
P_0xb34fd0 .param/l "Idle" 0 4 12, C4<000001>;
P_0xb35010 .param/l "Pause" 0 4 14, C4<000011>;
v0xb354e0_0 .net "Fifo_overflow", 0 0, v0xb13d70_0;  alias, 1 drivers
v0xb355a0_0 .net "almost_empty", 0 0, v0xb34190_0;  alias, 1 drivers
v0xb35670_0 .net "almost_full", 0 0, v0xb34250_0;  alias, 1 drivers
v0xb35770_0 .net "clk", 0 0, v0xb34320_0;  alias, 1 drivers
v0xb35840_0 .var "continua", 3 0;
v0xb35930_0 .var "continua_next", 3 0;
v0xb359d0_0 .net "data_Fifo", 3 0, v0xb34510_0;  alias, 1 drivers
v0xb35aa0_0 .net "empty_Fifo", 0 0, v0xb345f0_0;  alias, 1 drivers
v0xb35b70_0 .var "error_full", 3 0;
v0xb35cd0_0 .var "error_full_next", 3 0;
v0xb35d70_0 .net "init", 0 0, v0xb34790_0;  alias, 1 drivers
v0xb35e40_0 .var "next_state", 5 0;
v0xb35ee0_0 .net "no_empty_Fifo", 0 0, v0xb348e0_0;  alias, 1 drivers
v0xb35fb0_0 .var "pausa", 3 0;
v0xb36080_0 .var "pausa_next", 3 0;
v0xb36120_0 .net "reset", 0 0, v0xb34a80_0;  alias, 1 drivers
v0xb361f0_0 .var "state", 5 0;
E_0xb35430/0 .event edge, v0xb346b0_0, v0xb349a0_0, v0xb343e0_0, v0xb34790_0;
E_0xb35430/1 .event edge, v0xb345f0_0, v0xb348e0_0, v0xb361f0_0, v0xb34250_0;
E_0xb35430/2 .event edge, v0xb34510_0, v0xb34190_0, v0xb13d70_0, v0xb34a80_0;
E_0xb35430 .event/or E_0xb35430/0, E_0xb35430/1, E_0xb35430/2;
    .scope S_0xb34d30;
T_0 ;
    %wait E_0xb128a0;
    %load/vec4 v0xb36120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0xb361f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb35cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb36080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb35930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xb35d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0xb35e40_0;
    %assign/vec4 v0xb361f0_0, 0;
    %load/vec4 v0xb35cd0_0;
    %assign/vec4 v0xb35b70_0, 0;
    %load/vec4 v0xb36080_0;
    %assign/vec4 v0xb35fb0_0, 0;
    %load/vec4 v0xb35930_0;
    %assign/vec4 v0xb35840_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xb34d30;
T_1 ;
    %wait E_0xb35430;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xb35e40_0, 0, 6;
    %load/vec4 v0xb35b70_0;
    %store/vec4 v0xb35cd0_0, 0, 4;
    %load/vec4 v0xb35fb0_0;
    %store/vec4 v0xb36080_0, 0, 4;
    %load/vec4 v0xb35840_0;
    %store/vec4 v0xb35930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0xb361f0_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %load/vec4 v0xb361f0_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %load/vec4 v0xb361f0_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %load/vec4 v0xb361f0_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %load/vec4 v0xb361f0_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %load/vec4 v0xb361f0_0;
    %parti/s 1, 5, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0xb35d70_0;
    %load/vec4 v0xb35aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0xb35d70_0;
    %load/vec4 v0xb35ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
T_1.10 ;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0xb35d70_0;
    %load/vec4 v0xb35ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
T_1.12 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0xb35d70_0;
    %load/vec4 v0xb35670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %load/vec4 v0xb359d0_0;
    %store/vec4 v0xb36080_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0xb35d70_0;
    %load/vec4 v0xb355a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %load/vec4 v0xb359d0_0;
    %store/vec4 v0xb35930_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0xb35d70_0;
    %load/vec4 v0xb354e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %load/vec4 v0xb359d0_0;
    %store/vec4 v0xb35cd0_0, 0, 4;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
T_1.18 ;
T_1.16 ;
T_1.14 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0xb35d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
T_1.20 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0xb35d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
T_1.22 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0xb36120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb35e40_0, 4, 1;
T_1.24 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xb03c50;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb34a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb34320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb34790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb34250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb34190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb345f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb348e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb13d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb34510_0, 0;
    %delay 10, 0;
    %wait E_0xb128a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb34a80_0, 0;
    %wait E_0xb128a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb34790_0, 0;
    %delay 50, 0;
    %wait E_0xb128a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb345f0_0, 0;
    %delay 50, 0;
    %wait E_0xb128a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb345f0_0, 0;
    %wait E_0xb128a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb348e0_0, 0;
    %delay 50, 0;
    %wait E_0xb128a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb348e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xb34510_0, 0;
    %wait E_0xb128a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb34250_0, 0;
    %delay 50, 0;
    %wait E_0xb128a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb34250_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xb34510_0, 0;
    %wait E_0xb128a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb34190_0, 0;
    %delay 50, 0;
    %wait E_0xb128a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb34190_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xb34510_0, 0;
    %wait E_0xb128a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb13d70_0, 0;
    %delay 10, 0;
    %wait E_0xb128a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb34a80_0, 0;
    %end;
    .thread T_2;
    .scope S_0xb03c50;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0xb34320_0;
    %inv;
    %store/vec4 v0xb34320_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xb03ad0;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "prueba_FSM.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xb03ad0 {0 0 0};
    %delay 600, 0;
    %vpi_call 2 17 "$display", "FIN TestBench" {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tbfsm.v";
    "./bpfsm.v";
    "./FSM.v";
