Analysis & Synthesis report for Phase1
Mon Mar 27 15:02:48 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Multiplexer Restructuring Statistics (Restructuring Performed)
  6. Parameter Settings for User Entity Instance: Top-level Entity: |ControlUnitBus
  7. Port Connectivity Checks: "Bus:B|ALU:Logic|Hierarchical_CLA:sub"
  8. Port Connectivity Checks: "Bus:B|ALU:Logic|Hierarchical_CLA:add"
  9. Port Connectivity Checks: "Bus:B|ALU:Logic|right_rotate:rotateR"
 10. Port Connectivity Checks: "Bus:B|ALU:Logic|left_rotate:rotateL"
 11. Port Connectivity Checks: "Bus:B|ALU:Logic|right_shift_combined:SHRA"
 12. Port Connectivity Checks: "Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst35"
 13. Port Connectivity Checks: "Bus:B|ALU:Logic|right_shift_combined:SHRL|mux2_1:b2v_inst1"
 14. Port Connectivity Checks: "Bus:B|ALU:Logic|right_shift_combined:SHRL"
 15. Port Connectivity Checks: "Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst71"
 16. Port Connectivity Checks: "Bus:B|ALU:Logic|left_shift:SHL"
 17. Port Connectivity Checks: "Bus:B|reg32bit:CHI"
 18. Port Connectivity Checks: "Bus:B|reg32bit:MAR"
 19. Port Connectivity Checks: "Bus:B|reg32bit:RA"
 20. Port Connectivity Checks: "Bus:B"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Mar 27 15:02:48 2023                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Phase1                                           ;
; Top-level Entity Name              ; ControlUnitBus                                   ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; ControlUnitBus     ; Phase1             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|reg32bit:OutPort|r[1]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|reg32bit:IR|r[30]                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ControlUnitBus|Bus:B|reg32bit:MAR|r[5]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|reg32bit:PC|r[29]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|MDRunit:mdr|reg32bit:MDR|r[28]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|reg32bit:ZLO|r[6]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr0|r[18]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr8|r[3]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr4|r[29]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr12|r[7]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr2|r[17]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr10|r[24] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr6|r[23]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr14|r[23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr1|r[4]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr9|r[19]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr5|r[12]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr13|r[27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr3|r[5]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr11|r[12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr7|r[15]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr15|r[8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ControlUnitBus|Bus:B|PCIN[1]                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |ControlUnitBus|PresentState[1]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |ControlUnitBus|Bus:B|CLoIn[23]                                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |ControlUnitBus|Bus:B|Multiplexer:Mux|BusMuxOutTemp             ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 28 bits   ; 140 LEs       ; 84 LEs               ; 56 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 18 bits   ; 90 LEs        ; 54 LEs               ; 36 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 20 bits   ; 100 LEs       ; 60 LEs               ; 40 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 24 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|ans         ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |ControlUnitBus|Bus:B|regB[2]                                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |ControlUnitBus|Bus:B|MARIn[3]                                  ;
; 18:1               ; 13 bits   ; 156 LEs       ; 143 LEs              ; 13 LEs                 ; No         ; |ControlUnitBus|Bus:B|regA[23]                                  ;
; 18:1               ; 19 bits   ; 228 LEs       ; 228 LEs              ; 0 LEs                  ; No         ; |ControlUnitBus|Bus:B|regA[3]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ControlUnitBus ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ResetState     ; 000   ; Unsigned Binary                                       ;
; T0             ; 001   ; Unsigned Binary                                       ;
; T1             ; 010   ; Unsigned Binary                                       ;
; T2             ; 011   ; Unsigned Binary                                       ;
; T3             ; 100   ; Unsigned Binary                                       ;
; T4             ; 101   ; Unsigned Binary                                       ;
; T5             ; 110   ; Unsigned Binary                                       ;
; TempState      ; 111   ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|Hierarchical_CLA:sub" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; Select ; Input ; Info     ; Stuck at VCC                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|Hierarchical_CLA:add" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; Select ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|right_rotate:rotateR" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; clk  ; Input ; Info     ; Stuck at VCC                           ;
; clr  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|left_rotate:rotateL" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; clk  ; Input ; Info     ; Stuck at VCC                          ;
; clr  ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|right_shift_combined:SHRA" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; clk    ; Input ; Info     ; Stuck at VCC                              ;
; clr    ; Input ; Info     ; Stuck at GND                              ;
; select ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst35"                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|right_shift_combined:SHRL|mux2_1:b2v_inst1" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|right_shift_combined:SHRL" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; clk    ; Input ; Info     ; Stuck at VCC                              ;
; clr    ; Input ; Info     ; Stuck at GND                              ;
; select ; Input ; Info     ; Stuck at GND                              ;
+--------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst71"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|ALU:Logic|left_shift:SHL" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; clk  ; Input ; Info     ; Stuck at VCC                     ;
; clr  ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|reg32bit:CHI"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|reg32bit:MAR"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B|reg32bit:RA"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:B"                                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; IROut[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IROut[22..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Mar 27 15:02:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file strlditb.v
    Info (12023): Found entity 1: StrLdiTB
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file add_tb.v
    Info (12023): Found entity 1: ADD_tb
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: AND_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: DIV_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: MUL_tb
Info (12021): Found 1 design units, including 1 entities, in source file neg_tb.v
    Info (12023): Found entity 1: NEG_tb
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: OR_tb
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: NOT_tb
Info (12021): Found 1 design units, including 1 entities, in source file rol_tb.v
    Info (12023): Found entity 1: ROL_tb
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ROR_tb
Info (12021): Found 1 design units, including 1 entities, in source file shl_tb.v
    Info (12023): Found entity 1: SHL_tb
Info (12021): Found 1 design units, including 1 entities, in source file shra_tb.v
    Info (12023): Found entity 1: SHRA_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_tb.v
    Info (12023): Found entity 1: SUB_tb
Info (12021): Found 1 design units, including 1 entities, in source file shr_tb.v
    Info (12023): Found entity 1: SHR_tb
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus
Info (12021): Found 1 design units, including 1 entities, in source file cla_8inputs_updated.v
    Info (12023): Found entity 1: CLA_8inputs_updated
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.v
    Info (12023): Found entity 1: mux2_1
Info (12021): Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v
    Info (12023): Found entity 1: myencoder32_enc8b10b
    Info (12023): Found entity 2: myencoder32_encoding_lut
Info (12021): Found 1 design units, including 1 entities, in source file myencoder32.v
    Info (12023): Found entity 1: myencoder32
Info (12021): Found 1 design units, including 1 entities, in source file twocompliment.v
    Info (12023): Found entity 1: twoCompliment
Info (12021): Found 1 design units, including 1 entities, in source file testbenchmultiplier.v
    Info (12023): Found entity 1: TestbenchMultiplier
Info (12021): Found 1 design units, including 1 entities, in source file testbenchcontrolunit.v
    Info (12023): Found entity 1: TestbenchControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file ripple_carry_adder.v
    Info (12023): Found entity 1: ripple_carry_adder
Info (12021): Found 1 design units, including 1 entities, in source file right_shift_combined.v
    Info (12023): Found entity 1: right_shift_combined
Info (12021): Found 1 design units, including 1 entities, in source file right_rotate.v
    Info (12023): Found entity 1: right_rotate
Info (12021): Found 1 design units, including 1 entities, in source file reg32bit.v
    Info (12023): Found entity 1: reg32bit
Info (12021): Found 1 design units, including 1 entities, in source file p_g_block.v
    Info (12023): Found entity 1: P_G_block
Info (12021): Found 1 design units, including 1 entities, in source file notoperation.v
    Info (12023): Found entity 1: NotOperation
Info (12021): Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v
    Info (12023): Found entity 1: nonRestoringDivisionPosiNeg
Info (12021): Found 1 design units, including 1 entities, in source file nonrestoringdivision.v
    Info (12023): Found entity 1: nonRestoringDivision
Info (12021): Found 1 design units, including 1 entities, in source file mybusmux_bb.v
    Info (12023): Found entity 1: mybusmux
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer.v
    Info (12023): Found entity 1: Multiplexer
Info (12021): Found 1 design units, including 1 entities, in source file mdrunit.v
    Info (12023): Found entity 1: MDRunit
Info (12021): Found 1 design units, including 1 entities, in source file logical_or.v
    Info (12023): Found entity 1: logical_or
Info (12021): Found 1 design units, including 1 entities, in source file logical_and.v
    Info (12023): Found entity 1: logical_and
Info (12021): Found 1 design units, including 1 entities, in source file left_shift.v
    Info (12023): Found entity 1: left_shift
Info (12021): Found 1 design units, including 1 entities, in source file left_rotate.v
    Info (12023): Found entity 1: left_rotate
Info (12021): Found 1 design units, including 1 entities, in source file hierarchical_cla.v
    Info (12023): Found entity 1: Hierarchical_CLA
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.v
    Info (12023): Found entity 1: half_adder
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file encoder.v
    Info (12023): Found entity 1: encoder
Info (12021): Found 1 design units, including 1 entities, in source file dff_q.v
    Info (12023): Found entity 1: dff_Q
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file boothmultiplier.v
    Info (12023): Found entity 1: boothMultiplier
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file aluregisters.v
    Info (12023): Found entity 1: ALURegisters
Info (12021): Found 1 design units, including 1 entities, in source file select_encode.v
    Info (12023): Found entity 1: select_encode
Info (12021): Found 1 design units, including 1 entities, in source file four_sixteen_decoder.v
    Info (12023): Found entity 1: four_sixteen_decoder
Info (12021): Found 1 design units, including 1 entities, in source file two_four_decoder.v
    Info (12023): Found entity 1: two_four_decoder
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: CON_FF
Info (12021): Found 1 design units, including 1 entities, in source file d_flipflop.v
    Info (12023): Found entity 1: D_flipflop
Info (12021): Found 1 design units, including 1 entities, in source file branchtbf.v
    Info (12023): Found entity 1: BranchTBF
Info (12021): Found 1 design units, including 1 entities, in source file addiandioritb.v
    Info (12023): Found entity 1: AddiAndiOriTB
Info (12021): Found 1 design units, including 1 entities, in source file movhimovlooutput.v
    Info (12023): Found entity 1: MovHiMovLoOutput
Info (12021): Found 1 design units, including 1 entities, in source file jumptb.v
    Info (12023): Found entity 1: JUMPTB
Info (12021): Found 1 design units, including 1 entities, in source file controlunitbus.v
    Info (12023): Found entity 1: ControlUnitBus
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory
Info (12127): Elaborating entity "ControlUnitBus" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ControlUnitBus.v(19): object "ImmVal" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ControlUnitBus.v(20): object "OPCode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ControlUnitBus.v(21): object "regASel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ControlUnitBus.v(21): object "regBSel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ControlUnitBus.v(39): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "Bus" for hierarchy "Bus:B"
Warning (10240): Verilog HDL Always Construct warning at Bus.v(85): inferring latch(es) for variable "regA", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Bus.v(85): inferring latch(es) for variable "regB", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Bus.v(132): inferring latch(es) for variable "MARIn", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Bus.v(132): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Bus.v(132): inferring latch(es) for variable "OutportOutCheck", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MemWrite" at Bus.v(160)
Info (10041): Inferred latch for "OutportOutCheck" at Bus.v(158)
Info (10041): Inferred latch for "MARIn[0]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[1]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[2]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[3]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[4]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[5]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[6]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[7]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[8]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[9]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[10]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[11]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[12]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[13]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[14]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[15]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[16]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[17]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[18]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[19]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[20]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[21]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[22]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[23]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[24]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[25]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[26]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[27]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[28]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[29]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[30]" at Bus.v(146)
Info (10041): Inferred latch for "MARIn[31]" at Bus.v(146)
Info (10041): Inferred latch for "regB[0]" at Bus.v(113)
Info (10041): Inferred latch for "regB[1]" at Bus.v(113)
Info (10041): Inferred latch for "regB[2]" at Bus.v(113)
Info (10041): Inferred latch for "regB[3]" at Bus.v(113)
Info (10041): Inferred latch for "regB[4]" at Bus.v(113)
Info (10041): Inferred latch for "regB[5]" at Bus.v(113)
Info (10041): Inferred latch for "regB[6]" at Bus.v(113)
Info (10041): Inferred latch for "regB[7]" at Bus.v(113)
Info (10041): Inferred latch for "regB[8]" at Bus.v(113)
Info (10041): Inferred latch for "regB[9]" at Bus.v(113)
Info (10041): Inferred latch for "regB[10]" at Bus.v(113)
Info (10041): Inferred latch for "regB[11]" at Bus.v(113)
Info (10041): Inferred latch for "regB[12]" at Bus.v(113)
Info (10041): Inferred latch for "regB[13]" at Bus.v(113)
Info (10041): Inferred latch for "regB[14]" at Bus.v(113)
Info (10041): Inferred latch for "regB[15]" at Bus.v(113)
Info (10041): Inferred latch for "regB[16]" at Bus.v(113)
Info (10041): Inferred latch for "regB[17]" at Bus.v(113)
Info (10041): Inferred latch for "regB[18]" at Bus.v(113)
Info (10041): Inferred latch for "regB[19]" at Bus.v(113)
Info (10041): Inferred latch for "regB[20]" at Bus.v(113)
Info (10041): Inferred latch for "regB[21]" at Bus.v(113)
Info (10041): Inferred latch for "regB[22]" at Bus.v(113)
Info (10041): Inferred latch for "regB[23]" at Bus.v(113)
Info (10041): Inferred latch for "regB[24]" at Bus.v(113)
Info (10041): Inferred latch for "regB[25]" at Bus.v(113)
Info (10041): Inferred latch for "regB[26]" at Bus.v(113)
Info (10041): Inferred latch for "regB[27]" at Bus.v(113)
Info (10041): Inferred latch for "regB[28]" at Bus.v(113)
Info (10041): Inferred latch for "regB[29]" at Bus.v(113)
Info (10041): Inferred latch for "regB[30]" at Bus.v(113)
Info (10041): Inferred latch for "regB[31]" at Bus.v(113)
Info (10041): Inferred latch for "regA[0]" at Bus.v(109)
Info (10041): Inferred latch for "regA[1]" at Bus.v(109)
Info (10041): Inferred latch for "regA[2]" at Bus.v(109)
Info (10041): Inferred latch for "regA[3]" at Bus.v(109)
Info (10041): Inferred latch for "regA[4]" at Bus.v(109)
Info (10041): Inferred latch for "regA[5]" at Bus.v(109)
Info (10041): Inferred latch for "regA[6]" at Bus.v(109)
Info (10041): Inferred latch for "regA[7]" at Bus.v(109)
Info (10041): Inferred latch for "regA[8]" at Bus.v(109)
Info (10041): Inferred latch for "regA[9]" at Bus.v(109)
Info (10041): Inferred latch for "regA[10]" at Bus.v(109)
Info (10041): Inferred latch for "regA[11]" at Bus.v(109)
Info (10041): Inferred latch for "regA[12]" at Bus.v(109)
Info (10041): Inferred latch for "regA[13]" at Bus.v(109)
Info (10041): Inferred latch for "regA[14]" at Bus.v(109)
Info (10041): Inferred latch for "regA[15]" at Bus.v(109)
Info (10041): Inferred latch for "regA[16]" at Bus.v(109)
Info (10041): Inferred latch for "regA[17]" at Bus.v(109)
Info (10041): Inferred latch for "regA[18]" at Bus.v(109)
Info (10041): Inferred latch for "regA[19]" at Bus.v(109)
Info (10041): Inferred latch for "regA[20]" at Bus.v(109)
Info (10041): Inferred latch for "regA[21]" at Bus.v(109)
Info (10041): Inferred latch for "regA[22]" at Bus.v(109)
Info (10041): Inferred latch for "regA[23]" at Bus.v(109)
Info (10041): Inferred latch for "regA[24]" at Bus.v(109)
Info (10041): Inferred latch for "regA[25]" at Bus.v(109)
Info (10041): Inferred latch for "regA[26]" at Bus.v(109)
Info (10041): Inferred latch for "regA[27]" at Bus.v(109)
Info (10041): Inferred latch for "regA[28]" at Bus.v(109)
Info (10041): Inferred latch for "regA[29]" at Bus.v(109)
Info (10041): Inferred latch for "regA[30]" at Bus.v(109)
Info (10041): Inferred latch for "regA[31]" at Bus.v(109)
Info (12128): Elaborating entity "reg32bit" for hierarchy "Bus:B|reg32bit:PC"
Info (12128): Elaborating entity "MDRunit" for hierarchy "Bus:B|MDRunit:mdr"
Info (12128): Elaborating entity "ALU" for hierarchy "Bus:B|ALU:Logic"
Warning (10240): Verilog HDL Always Construct warning at ALU.v(44): inferring latch(es) for variable "regLO", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(44): inferring latch(es) for variable "regHI", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "regHI[0]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[1]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[2]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[3]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[4]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[5]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[6]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[7]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[8]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[9]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[10]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[11]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[12]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[13]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[14]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[15]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[16]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[17]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[18]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[19]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[20]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[21]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[22]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[23]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[24]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[25]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[26]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[27]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[28]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[29]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[30]" at ALU.v(45)
Info (10041): Inferred latch for "regHI[31]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[0]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[1]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[2]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[3]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[4]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[5]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[6]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[7]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[8]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[9]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[10]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[11]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[12]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[13]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[14]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[15]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[16]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[17]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[18]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[19]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[20]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[21]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[22]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[23]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[24]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[25]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[26]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[27]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[28]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[29]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[30]" at ALU.v(45)
Info (10041): Inferred latch for "regLO[31]" at ALU.v(45)
Info (12128): Elaborating entity "left_shift" for hierarchy "Bus:B|ALU:Logic|left_shift:SHL"
Info (12128): Elaborating entity "dff_Q" for hierarchy "Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst35"
Info (12128): Elaborating entity "right_shift_combined" for hierarchy "Bus:B|ALU:Logic|right_shift_combined:SHRL"
Info (12128): Elaborating entity "mux2_1" for hierarchy "Bus:B|ALU:Logic|right_shift_combined:SHRL|mux2_1:b2v_inst1"
Info (12128): Elaborating entity "left_rotate" for hierarchy "Bus:B|ALU:Logic|left_rotate:rotateL"
Info (12128): Elaborating entity "right_rotate" for hierarchy "Bus:B|ALU:Logic|right_rotate:rotateR"
Info (12128): Elaborating entity "logical_and" for hierarchy "Bus:B|ALU:Logic|logical_and:log_and"
Info (12128): Elaborating entity "logical_or" for hierarchy "Bus:B|ALU:Logic|logical_or:log_or"
Info (12128): Elaborating entity "NotOperation" for hierarchy "Bus:B|ALU:Logic|NotOperation:operationNot"
Info (12128): Elaborating entity "twoCompliment" for hierarchy "Bus:B|ALU:Logic|twoCompliment:neg"
Info (12128): Elaborating entity "Hierarchical_CLA" for hierarchy "Bus:B|ALU:Logic|Hierarchical_CLA:add"
Info (12128): Elaborating entity "CLA_8inputs_updated" for hierarchy "Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38"
Info (12128): Elaborating entity "P_G_block" for hierarchy "Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst"
Info (12128): Elaborating entity "boothMultiplier" for hierarchy "Bus:B|ALU:Logic|boothMultiplier:mul"
Info (12128): Elaborating entity "nonRestoringDivisionPosiNeg" for hierarchy "Bus:B|ALU:Logic|nonRestoringDivisionPosiNeg:div"
Warning (10036): Verilog HDL or VHDL warning at nonRestoringDivisionPosiNeg.v(7): object "M" assigned a value but never read
Info (12128): Elaborating entity "ALURegisters" for hierarchy "Bus:B|ALURegisters:LogicReg"
Info (12128): Elaborating entity "Memory" for hierarchy "Bus:B|Memory:memory"
Info (12128): Elaborating entity "encoder" for hierarchy "Bus:B|encoder:EnO"
Warning (10240): Verilog HDL Always Construct warning at encoder.v(10): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "d[0]" at encoder.v(13)
Info (10041): Inferred latch for "d[1]" at encoder.v(13)
Info (10041): Inferred latch for "d[2]" at encoder.v(13)
Info (10041): Inferred latch for "d[3]" at encoder.v(13)
Info (10041): Inferred latch for "d[4]" at encoder.v(13)
Info (12128): Elaborating entity "Multiplexer" for hierarchy "Bus:B|Multiplexer:Mux"
Warning (14025): LATCH primitive "Bus:B|encoder:EnO|d[4]" is permanently disabled
Warning (14026): LATCH primitive "Bus:B|regA[0]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[0]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[1]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[31]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[30]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[29]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[28]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[27]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[26]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[25]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[24]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[23]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[22]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[21]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[20]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[19]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[18]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[17]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[16]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[15]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[14]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[13]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[12]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[11]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[10]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[9]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[8]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[7]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[6]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[5]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[4]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[3]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regA[2]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[31]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[30]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[29]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[28]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[27]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[26]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[25]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[24]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[23]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[22]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[21]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[20]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[19]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[18]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[17]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[16]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[15]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[14]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[13]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[12]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[11]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[10]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[9]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[8]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[7]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[6]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[5]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[4]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[3]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[2]" is permanently enabled
Warning (14026): LATCH primitive "Bus:B|regB[1]" is permanently enabled
Error (276000): Cannot synthesize initialized RAM logic "Bus:B|Memory:memory|RAMregisters" File: C:/Users/789wi/Videos/ELEC-374/Memory.v Line: 7
Info (144001): Generated suppressed messages file C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 79 warnings
    Error: Peak virtual memory: 4639 megabytes
    Error: Processing ended: Mon Mar 27 15:02:48 2023
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg.


