;redcode
;assert 1
	SPL 0, <602
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -130, -9
	ADD 270, 60
	MOV -7, <-20
	ADD 270, 60
	MOV <-127, @100
	MOV -7, <-20
	JMP 0
	SPL 0, <2
	MOV -1, <-10
	SPL 0, <602
	SPL 0, <602
	JMZ -7, @-20
	SUB -1, -10
	SUB @121, 106
	JMZ -1, @-10
	SUB #121, 106
	SUB 110, <389
	ADD #121, 106
	SUB #121, 106
	MOV -1, <-10
	ADD 0, -0
	SUB 30, 0
	SUB #3, 0
	ADD 30, 9
	ADD 12, @10
	ADD 30, 9
	MOV -1, <-10
	ADD 12, @10
	SPL -707, 601
	MOV -1, -10
	MOV -1, @-10
	SPL 0, <2
	SUB #161, 106
	SUB @0, @2
	SUB #161, 106
	MOV @1, <-10
	SPL 0
	JMN -1, @-10
	JMN -1, @-10
	SLT 30, 9
	SLT 270, @60
	SPL 0, <602
	ADD 30, 9
	SPL 0, <602
	CMP -217, <-138
	SPL 0, <602
	SPL 0, <602
	MOV -1, <-10
	ADD -130, -9
	ADD 270, 60
	MOV -7, <-20
