
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_1 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 8)  (251 536)  (251 536)  routing T_5_33.span12_vert_1 <X> T_5_33.lc_trk_g1_1
 (7 8)  (253 536)  (253 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (254 536)  (254 536)  routing T_5_33.span12_vert_1 <X> T_5_33.lc_trk_g1_1
 (8 9)  (254 537)  (254 537)  routing T_5_33.span12_vert_1 <X> T_5_33.lc_trk_g1_1


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_1 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (5 8)  (305 536)  (305 536)  routing T_6_33.span4_vert_25 <X> T_6_33.lc_trk_g1_1
 (6 8)  (306 536)  (306 536)  routing T_6_33.span4_vert_25 <X> T_6_33.lc_trk_g1_1
 (7 8)  (307 536)  (307 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (8 9)  (308 537)  (308 537)  routing T_6_33.span4_vert_25 <X> T_6_33.lc_trk_g1_1
 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (4 0)  (358 528)  (358 528)  routing T_7_33.span12_vert_0 <X> T_7_33.lc_trk_g0_0
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (4 1)  (358 529)  (358 529)  routing T_7_33.span12_vert_0 <X> T_7_33.lc_trk_g0_0
 (5 1)  (359 529)  (359 529)  routing T_7_33.span12_vert_0 <X> T_7_33.lc_trk_g0_0
 (7 1)  (361 529)  (361 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_vert_36 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_vert_36 <X> T_8_33.lc_trk_g1_4
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_36 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (4 13)  (832 541)  (832 541)  routing T_16_33.span12_vert_20 <X> T_16_33.lc_trk_g1_4
 (6 13)  (834 541)  (834 541)  routing T_16_33.span12_vert_20 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (13 1)  (963 529)  (963 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (14 1)  (964 529)  (964 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (6 2)  (1000 531)  (1000 531)  routing T_19_33.span4_vert_11 <X> T_19_33.lc_trk_g0_3
 (7 2)  (1001 531)  (1001 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1002 531)  (1002 531)  routing T_19_33.span4_vert_11 <X> T_19_33.lc_trk_g0_3
 (8 3)  (1002 530)  (1002 530)  routing T_19_33.span4_vert_11 <X> T_19_33.lc_trk_g0_3
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_3 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0

 (11 6)  (1123 535)  (1123 535)  routing T_21_33.span4_vert_13 <X> T_21_33.span4_horz_l_14
 (12 6)  (1124 535)  (1124 535)  routing T_21_33.span4_vert_13 <X> T_21_33.span4_horz_l_14


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_5 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_5 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 12)  (1323 540)  (1323 540)  routing T_25_33.span4_vert_21 <X> T_25_33.lc_trk_g1_5
 (6 12)  (1324 540)  (1324 540)  routing T_25_33.span4_vert_21 <X> T_25_33.lc_trk_g1_5
 (7 12)  (1325 540)  (1325 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_21 lc_trk_g1_5


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (13 1)  (1437 529)  (1437 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (14 1)  (1438 529)  (1438 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (13 3)  (1437 530)  (1437 530)  routing T_27_33.span4_vert_7 <X> T_27_33.span4_horz_r_1
 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_vert_7 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (4 4)  (1418 532)  (1418 532)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (5 5)  (1419 533)  (1419 533)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (11 0)  (1489 528)  (1489 528)  routing T_28_33.span4_vert_1 <X> T_28_33.span4_horz_l_12
 (12 0)  (1490 528)  (1490 528)  routing T_28_33.span4_vert_1 <X> T_28_33.span4_horz_l_12
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1472 541)  (1472 541)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g1_4
 (5 13)  (1473 541)  (1473 541)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 6)  (1527 535)  (1527 535)  routing T_29_33.span4_horz_r_7 <X> T_29_33.lc_trk_g0_7
 (7 6)  (1529 535)  (1529 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (1530 534)  (1530 534)  routing T_29_33.span4_horz_r_7 <X> T_29_33.lc_trk_g0_7
 (5 8)  (1527 536)  (1527 536)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1530 536)  (1530 536)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g1_1
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (5 14)  (1635 543)  (1635 543)  routing T_31_33.span4_horz_r_15 <X> T_31_33.lc_trk_g1_7
 (7 14)  (1637 543)  (1637 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1638 543)  (1638 543)  routing T_31_33.span4_horz_r_15 <X> T_31_33.lc_trk_g1_7
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0

 (11 12)  (1705 540)  (1705 540)  routing T_32_33.span4_vert_19 <X> T_32_33.span4_horz_l_15
 (12 12)  (1706 540)  (1706 540)  routing T_32_33.span4_vert_19 <X> T_32_33.span4_horz_l_15


IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_32

 (8 3)  (404 515)  (404 515)  routing T_8_32.sp4_h_r_7 <X> T_8_32.sp4_v_t_36
 (9 3)  (405 515)  (405 515)  routing T_8_32.sp4_h_r_7 <X> T_8_32.sp4_v_t_36
 (10 3)  (406 515)  (406 515)  routing T_8_32.sp4_h_r_7 <X> T_8_32.sp4_v_t_36


LogicTile_9_32

 (2 4)  (440 516)  (440 516)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_32

 (3 3)  (765 515)  (765 515)  routing T_15_32.sp12_v_b_0 <X> T_15_32.sp12_h_l_23


LogicTile_23_32

 (3 4)  (1201 516)  (1201 516)  routing T_23_32.sp12_v_b_0 <X> T_23_32.sp12_h_r_0
 (3 5)  (1201 517)  (1201 517)  routing T_23_32.sp12_v_b_0 <X> T_23_32.sp12_h_r_0


LogicTile_27_32

 (2 0)  (1404 512)  (1404 512)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 1)  (1421 513)  (1421 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_30_32

 (8 0)  (1572 512)  (1572 512)  routing T_30_32.sp4_h_l_40 <X> T_30_32.sp4_h_r_1
 (10 0)  (1574 512)  (1574 512)  routing T_30_32.sp4_h_l_40 <X> T_30_32.sp4_h_r_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 513)  (1739 513)  routing T_33_32.span4_horz_25 <X> T_33_32.span4_vert_b_0
 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_6_31

 (8 3)  (296 499)  (296 499)  routing T_6_31.sp4_h_r_1 <X> T_6_31.sp4_v_t_36
 (9 3)  (297 499)  (297 499)  routing T_6_31.sp4_h_r_1 <X> T_6_31.sp4_v_t_36


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0
 (19 13)  (361 509)  (361 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0


LogicTile_16_31

 (3 6)  (819 502)  (819 502)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_v_t_23


LogicTile_19_31

 (3 3)  (985 499)  (985 499)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_4 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (4 5)  (1730 501)  (1730 501)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g0_4
 (5 5)  (1731 501)  (1731 501)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g0_4
 (7 5)  (1733 501)  (1733 501)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (13 3)  (4 483)  (4 483)  routing T_0_30.span4_horz_7 <X> T_0_30.span4_vert_b_1
 (14 3)  (3 483)  (3 483)  routing T_0_30.span4_horz_7 <X> T_0_30.span4_vert_b_1
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_1_30

 (2 4)  (20 484)  (20 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_6_30

 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0
 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


LogicTile_7_30

 (3 3)  (345 483)  (345 483)  routing T_7_30.sp12_v_b_0 <X> T_7_30.sp12_h_l_23


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 492)  (398 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_30

 (5 0)  (551 480)  (551 480)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_0
 (4 1)  (550 481)  (550 481)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_0
 (11 4)  (557 484)  (557 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (13 4)  (559 484)  (559 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (12 5)  (558 485)  (558 485)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_15_30

 (4 8)  (766 488)  (766 488)  routing T_15_30.sp4_h_l_37 <X> T_15_30.sp4_v_b_6
 (6 8)  (768 488)  (768 488)  routing T_15_30.sp4_h_l_37 <X> T_15_30.sp4_v_b_6
 (5 9)  (767 489)  (767 489)  routing T_15_30.sp4_h_l_37 <X> T_15_30.sp4_v_b_6


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_21_30

 (4 2)  (1094 482)  (1094 482)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_v_t_37
 (6 2)  (1096 482)  (1096 482)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_v_t_37
 (5 4)  (1095 484)  (1095 484)  routing T_21_30.sp4_v_b_3 <X> T_21_30.sp4_h_r_3
 (6 5)  (1096 485)  (1096 485)  routing T_21_30.sp4_v_b_3 <X> T_21_30.sp4_h_r_3


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


RAM_Tile_25_30

 (11 10)  (1317 490)  (1317 490)  routing T_25_30.sp4_h_l_38 <X> T_25_30.sp4_v_t_45


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_32_30

 (6 10)  (1678 490)  (1678 490)  routing T_32_30.sp4_v_b_3 <X> T_32_30.sp4_v_t_43
 (5 11)  (1677 491)  (1677 491)  routing T_32_30.sp4_v_b_3 <X> T_32_30.sp4_v_t_43


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_16_29

 (3 12)  (819 476)  (819 476)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_h_r_1
 (3 13)  (819 477)  (819 477)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_h_r_1


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (9 3)  (937 467)  (937 467)  routing T_18_29.sp4_v_b_1 <X> T_18_29.sp4_v_t_36


LogicTile_19_29

 (11 14)  (993 478)  (993 478)  routing T_19_29.sp4_v_b_8 <X> T_19_29.sp4_v_t_46
 (12 15)  (994 479)  (994 479)  routing T_19_29.sp4_v_b_8 <X> T_19_29.sp4_v_t_46


RAM_Tile_25_29

 (2 10)  (1308 474)  (1308 474)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0


LogicTile_27_29

 (8 11)  (1410 475)  (1410 475)  routing T_27_29.sp4_v_b_4 <X> T_27_29.sp4_v_t_42
 (10 11)  (1412 475)  (1412 475)  routing T_27_29.sp4_v_b_4 <X> T_27_29.sp4_v_t_42


LogicTile_28_29

 (10 3)  (1466 467)  (1466 467)  routing T_28_29.sp4_h_l_45 <X> T_28_29.sp4_v_t_36


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (9 3)  (1627 467)  (1627 467)  routing T_31_29.sp4_v_b_1 <X> T_31_29.sp4_v_t_36


LogicTile_32_29

 (19 3)  (1691 467)  (1691 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (6 12)  (1678 476)  (1678 476)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_9


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0


LogicTile_27_28

 (19 4)  (1421 452)  (1421 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (5 4)  (12 436)  (12 436)  routing T_0_27.span4_vert_b_13 <X> T_0_27.lc_trk_g0_5
 (7 4)  (10 436)  (10 436)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 436)  (9 436)  routing T_0_27.span4_vert_b_13 <X> T_0_27.lc_trk_g0_5
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_5 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 445)  (9 445)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0


LogicTile_18_27

 (3 4)  (931 436)  (931 436)  routing T_18_27.sp12_v_b_0 <X> T_18_27.sp12_h_r_0
 (3 5)  (931 437)  (931 437)  routing T_18_27.sp12_v_b_0 <X> T_18_27.sp12_h_r_0


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


LogicTile_30_27

 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_l_23 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_11_26

 (13 4)  (559 420)  (559 420)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_5


LogicTile_15_26

 (5 8)  (767 424)  (767 424)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_h_r_6


LogicTile_18_26

 (26 4)  (954 420)  (954 420)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 420)  (956 420)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 420)  (957 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 420)  (960 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 420)  (961 420)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 420)  (962 420)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 420)  (963 420)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.input_2_2
 (37 4)  (965 420)  (965 420)  LC_2 Logic Functioning bit
 (39 4)  (967 420)  (967 420)  LC_2 Logic Functioning bit
 (41 4)  (969 420)  (969 420)  LC_2 Logic Functioning bit
 (26 5)  (954 421)  (954 421)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 421)  (955 421)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 421)  (956 421)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 421)  (957 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 421)  (958 421)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 421)  (960 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (962 421)  (962 421)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.input_2_2
 (41 5)  (969 421)  (969 421)  LC_2 Logic Functioning bit
 (43 5)  (971 421)  (971 421)  LC_2 Logic Functioning bit
 (51 5)  (979 421)  (979 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (945 422)  (945 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (955 422)  (955 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 422)  (956 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 422)  (958 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 422)  (959 422)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 422)  (962 422)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 422)  (965 422)  LC_3 Logic Functioning bit
 (38 6)  (966 422)  (966 422)  LC_3 Logic Functioning bit
 (42 6)  (970 422)  (970 422)  LC_3 Logic Functioning bit
 (46 6)  (974 422)  (974 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (955 423)  (955 423)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 423)  (956 423)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 423)  (960 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (961 423)  (961 423)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.input_2_3
 (35 7)  (963 423)  (963 423)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.input_2_3
 (36 7)  (964 423)  (964 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (40 7)  (968 423)  (968 423)  LC_3 Logic Functioning bit
 (21 8)  (949 424)  (949 424)  routing T_18_26.sp4_h_r_43 <X> T_18_26.lc_trk_g2_3
 (22 8)  (950 424)  (950 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (951 424)  (951 424)  routing T_18_26.sp4_h_r_43 <X> T_18_26.lc_trk_g2_3
 (24 8)  (952 424)  (952 424)  routing T_18_26.sp4_h_r_43 <X> T_18_26.lc_trk_g2_3
 (21 9)  (949 425)  (949 425)  routing T_18_26.sp4_h_r_43 <X> T_18_26.lc_trk_g2_3
 (26 12)  (954 428)  (954 428)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 428)  (956 428)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 428)  (957 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 428)  (960 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 428)  (961 428)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 428)  (962 428)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 428)  (963 428)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.input_2_6
 (37 12)  (965 428)  (965 428)  LC_6 Logic Functioning bit
 (41 12)  (969 428)  (969 428)  LC_6 Logic Functioning bit
 (43 12)  (971 428)  (971 428)  LC_6 Logic Functioning bit
 (16 13)  (944 429)  (944 429)  routing T_18_26.sp12_v_b_8 <X> T_18_26.lc_trk_g3_0
 (17 13)  (945 429)  (945 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (954 429)  (954 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 429)  (955 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 429)  (956 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 429)  (957 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 429)  (958 429)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 429)  (960 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 429)  (962 429)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.input_2_6
 (37 13)  (965 429)  (965 429)  LC_6 Logic Functioning bit
 (39 13)  (967 429)  (967 429)  LC_6 Logic Functioning bit
 (43 13)  (971 429)  (971 429)  LC_6 Logic Functioning bit
 (53 13)  (981 429)  (981 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (950 430)  (950 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (955 430)  (955 430)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 430)  (956 430)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 430)  (957 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 430)  (958 430)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 430)  (959 430)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 430)  (960 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 430)  (962 430)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (38 14)  (966 430)  (966 430)  LC_7 Logic Functioning bit
 (41 14)  (969 430)  (969 430)  LC_7 Logic Functioning bit
 (42 14)  (970 430)  (970 430)  LC_7 Logic Functioning bit
 (21 15)  (949 431)  (949 431)  routing T_18_26.sp4_r_v_b_47 <X> T_18_26.lc_trk_g3_7
 (27 15)  (955 431)  (955 431)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 431)  (956 431)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 431)  (957 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 431)  (958 431)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 431)  (960 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (961 431)  (961 431)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.input_2_7
 (35 15)  (963 431)  (963 431)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.input_2_7
 (36 15)  (964 431)  (964 431)  LC_7 Logic Functioning bit
 (43 15)  (971 431)  (971 431)  LC_7 Logic Functioning bit
 (46 15)  (974 431)  (974 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_26

 (5 7)  (1095 423)  (1095 423)  routing T_21_26.sp4_h_l_38 <X> T_21_26.sp4_v_t_38
 (10 7)  (1100 423)  (1100 423)  routing T_21_26.sp4_h_l_46 <X> T_21_26.sp4_v_t_41


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 1)  (75 401)  (75 401)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_v_b_0


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0
 (3 5)  (603 405)  (603 405)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_h_r_0


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (12 5)  (774 405)  (774 405)  routing T_15_25.sp4_h_r_5 <X> T_15_25.sp4_v_b_5


LogicTile_16_25

 (2 0)  (818 400)  (818 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 9)  (821 409)  (821 409)  routing T_16_25.sp4_h_r_6 <X> T_16_25.sp4_v_b_6


LogicTile_17_25

 (12 4)  (886 404)  (886 404)  routing T_17_25.sp4_v_b_5 <X> T_17_25.sp4_h_r_5
 (11 5)  (885 405)  (885 405)  routing T_17_25.sp4_v_b_5 <X> T_17_25.sp4_h_r_5


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25

 (13 4)  (995 404)  (995 404)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_b_5
 (12 5)  (994 405)  (994 405)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_b_5
 (10 15)  (992 415)  (992 415)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_t_47


LogicTile_20_25

 (5 10)  (1041 410)  (1041 410)  routing T_20_25.sp4_h_r_3 <X> T_20_25.sp4_h_l_43
 (4 11)  (1040 411)  (1040 411)  routing T_20_25.sp4_h_r_3 <X> T_20_25.sp4_h_l_43


LogicTile_21_25

 (8 0)  (1098 400)  (1098 400)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_h_r_1
 (10 0)  (1100 400)  (1100 400)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_h_r_1


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (5 6)  (1257 406)  (1257 406)  routing T_24_25.sp4_h_r_0 <X> T_24_25.sp4_h_l_38
 (4 7)  (1256 407)  (1256 407)  routing T_24_25.sp4_h_r_0 <X> T_24_25.sp4_h_l_38


RAM_Tile_25_25

 (8 0)  (1314 400)  (1314 400)  routing T_25_25.sp4_h_l_36 <X> T_25_25.sp4_h_r_1


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (15 0)  (1471 400)  (1471 400)  routing T_28_25.sp4_h_r_9 <X> T_28_25.lc_trk_g0_1
 (16 0)  (1472 400)  (1472 400)  routing T_28_25.sp4_h_r_9 <X> T_28_25.lc_trk_g0_1
 (17 0)  (1473 400)  (1473 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1474 400)  (1474 400)  routing T_28_25.sp4_h_r_9 <X> T_28_25.lc_trk_g0_1
 (5 2)  (1461 402)  (1461 402)  routing T_28_25.sp4_h_r_9 <X> T_28_25.sp4_h_l_37
 (4 3)  (1460 403)  (1460 403)  routing T_28_25.sp4_h_r_9 <X> T_28_25.sp4_h_l_37
 (22 8)  (1478 408)  (1478 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1479 408)  (1479 408)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g2_3
 (26 8)  (1482 408)  (1482 408)  routing T_28_25.lc_trk_g2_4 <X> T_28_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (1485 408)  (1485 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 408)  (1488 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 408)  (1489 408)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_4/in_3
 (47 8)  (1503 408)  (1503 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (1484 409)  (1484 409)  routing T_28_25.lc_trk_g2_4 <X> T_28_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 409)  (1485 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1487 409)  (1487 409)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (1492 409)  (1492 409)  LC_4 Logic Functioning bit
 (38 9)  (1494 409)  (1494 409)  LC_4 Logic Functioning bit
 (14 10)  (1470 410)  (1470 410)  routing T_28_25.sp4_h_r_36 <X> T_28_25.lc_trk_g2_4
 (15 11)  (1471 411)  (1471 411)  routing T_28_25.sp4_h_r_36 <X> T_28_25.lc_trk_g2_4
 (16 11)  (1472 411)  (1472 411)  routing T_28_25.sp4_h_r_36 <X> T_28_25.lc_trk_g2_4
 (17 11)  (1473 411)  (1473 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (19 13)  (1475 413)  (1475 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25

 (8 3)  (1626 403)  (1626 403)  routing T_31_25.sp4_h_l_36 <X> T_31_25.sp4_v_t_36


LogicTile_32_25

 (5 14)  (1677 414)  (1677 414)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_44
 (6 15)  (1678 415)  (1678 415)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_44


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (8 10)  (188 394)  (188 394)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_h_l_42
 (10 10)  (190 394)  (190 394)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_h_l_42


LogicTile_5_24



LogicTile_6_24

 (19 10)  (307 394)  (307 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_7_24



RAM_Tile_8_24

 (11 15)  (407 399)  (407 399)  routing T_8_24.sp4_h_r_3 <X> T_8_24.sp4_h_l_46
 (13 15)  (409 399)  (409 399)  routing T_8_24.sp4_h_r_3 <X> T_8_24.sp4_h_l_46


LogicTile_9_24



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (4 7)  (604 391)  (604 391)  routing T_12_24.sp4_v_b_10 <X> T_12_24.sp4_h_l_38
 (7 11)  (607 395)  (607 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_15_24

 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_16_24

 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_7_23

 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0


LogicTile_10_23

 (2 0)  (494 368)  (494 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_23

 (2 8)  (602 376)  (602 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 13)  (612 381)  (612 381)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_b_11


LogicTile_13_23

 (2 4)  (656 372)  (656 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 4)  (667 372)  (667 372)  routing T_13_23.sp4_h_l_40 <X> T_13_23.sp4_v_b_5
 (12 5)  (666 373)  (666 373)  routing T_13_23.sp4_h_l_40 <X> T_13_23.sp4_v_b_5
 (2 12)  (656 380)  (656 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_23

 (4 4)  (766 372)  (766 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (6 4)  (768 372)  (768 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3


LogicTile_16_23

 (8 1)  (824 369)  (824 369)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_v_b_1
 (9 1)  (825 369)  (825 369)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_v_b_1
 (10 1)  (826 369)  (826 369)  routing T_16_23.sp4_h_l_42 <X> T_16_23.sp4_v_b_1
 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (13 12)  (829 380)  (829 380)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_11
 (12 13)  (828 381)  (828 381)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_11


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_30_23

 (3 0)  (1567 368)  (1567 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 1)  (1567 369)  (1567 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_7_22

 (19 8)  (361 360)  (361 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_22

 (2 8)  (494 360)  (494 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (13 4)  (559 356)  (559 356)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_5
 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9


LogicTile_12_22

 (12 0)  (612 352)  (612 352)  routing T_12_22.sp4_v_b_8 <X> T_12_22.sp4_h_r_2
 (11 1)  (611 353)  (611 353)  routing T_12_22.sp4_v_b_8 <X> T_12_22.sp4_h_r_2
 (13 1)  (613 353)  (613 353)  routing T_12_22.sp4_v_b_8 <X> T_12_22.sp4_h_r_2
 (22 1)  (622 353)  (622 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 353)  (623 353)  routing T_12_22.sp4_v_b_18 <X> T_12_22.lc_trk_g0_2
 (24 1)  (624 353)  (624 353)  routing T_12_22.sp4_v_b_18 <X> T_12_22.lc_trk_g0_2
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (640 354)  (640 354)  LC_1 Logic Functioning bit
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (42 2)  (642 354)  (642 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g0_2 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (41 3)  (641 355)  (641 355)  LC_1 Logic Functioning bit
 (42 3)  (642 355)  (642 355)  LC_1 Logic Functioning bit
 (43 3)  (643 355)  (643 355)  LC_1 Logic Functioning bit
 (51 3)  (651 355)  (651 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0


LogicTile_13_22

 (4 12)  (658 364)  (658 364)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_b_9
 (13 12)  (667 364)  (667 364)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11
 (5 13)  (659 365)  (659 365)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_b_9
 (12 13)  (666 365)  (666 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11


LogicTile_14_22

 (0 0)  (708 352)  (708 352)  Negative Clock bit

 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_2 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (722 354)  (722 354)  routing T_14_22.wire_logic_cluster/lc_4/out <X> T_14_22.lc_trk_g0_4
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 8)  (729 360)  (729 360)  routing T_14_22.sp4_h_r_35 <X> T_14_22.lc_trk_g2_3
 (22 8)  (730 360)  (730 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (731 360)  (731 360)  routing T_14_22.sp4_h_r_35 <X> T_14_22.lc_trk_g2_3
 (24 8)  (732 360)  (732 360)  routing T_14_22.sp4_h_r_35 <X> T_14_22.lc_trk_g2_3
 (26 8)  (734 360)  (734 360)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 360)  (736 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 360)  (743 360)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.input_2_4
 (36 8)  (744 360)  (744 360)  LC_4 Logic Functioning bit
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (42 8)  (750 360)  (750 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (45 8)  (753 360)  (753 360)  LC_4 Logic Functioning bit
 (26 9)  (734 361)  (734 361)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 361)  (735 361)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 361)  (736 361)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 361)  (739 361)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 361)  (740 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (38 9)  (746 361)  (746 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (43 9)  (751 361)  (751 361)  LC_4 Logic Functioning bit
 (51 9)  (759 361)  (759 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (0 14)  (708 366)  (708 366)  routing T_14_22.glb_netwk_4 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (729 367)  (729 367)  routing T_14_22.sp4_r_v_b_47 <X> T_14_22.lc_trk_g3_7


LogicTile_15_22

 (14 2)  (776 354)  (776 354)  routing T_15_22.lft_op_4 <X> T_15_22.lc_trk_g0_4
 (21 2)  (783 354)  (783 354)  routing T_15_22.bnr_op_7 <X> T_15_22.lc_trk_g0_7
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (15 3)  (777 355)  (777 355)  routing T_15_22.lft_op_4 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (783 355)  (783 355)  routing T_15_22.bnr_op_7 <X> T_15_22.lc_trk_g0_7
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 356)  (786 356)  routing T_15_22.bot_op_3 <X> T_15_22.lc_trk_g1_3
 (27 4)  (789 356)  (789 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (40 4)  (802 356)  (802 356)  LC_2 Logic Functioning bit
 (52 4)  (814 356)  (814 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 357)  (789 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 357)  (794 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 357)  (795 357)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.input_2_2
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (38 5)  (800 357)  (800 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (21 6)  (783 358)  (783 358)  routing T_15_22.sp12_h_l_4 <X> T_15_22.lc_trk_g1_7
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 358)  (786 358)  routing T_15_22.sp12_h_l_4 <X> T_15_22.lc_trk_g1_7
 (27 6)  (789 358)  (789 358)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (21 7)  (783 359)  (783 359)  routing T_15_22.sp12_h_l_4 <X> T_15_22.lc_trk_g1_7
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (787 359)  (787 359)  routing T_15_22.sp4_r_v_b_30 <X> T_15_22.lc_trk_g1_6
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 359)  (798 359)  LC_3 Logic Functioning bit
 (38 7)  (800 359)  (800 359)  LC_3 Logic Functioning bit
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 360)  (792 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (50 8)  (812 360)  (812 360)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (778 361)  (778 361)  routing T_15_22.sp12_v_b_8 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 9)  (788 361)  (788 361)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 361)  (789 361)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (21 10)  (783 362)  (783 362)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 362)  (785 362)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g2_7
 (24 10)  (786 362)  (786 362)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g2_7
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (783 365)  (783 365)  routing T_15_22.sp4_r_v_b_43 <X> T_15_22.lc_trk_g3_3
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_16_22

 (2 0)  (818 352)  (818 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 14)  (828 366)  (828 366)  routing T_16_22.sp4_v_b_11 <X> T_16_22.sp4_h_l_46


LogicTile_19_22

 (12 7)  (994 359)  (994 359)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_40


LogicTile_22_22

 (19 4)  (1163 356)  (1163 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_5_21

 (3 14)  (237 350)  (237 350)  routing T_5_21.sp12_h_r_1 <X> T_5_21.sp12_v_t_22
 (3 15)  (237 351)  (237 351)  routing T_5_21.sp12_h_r_1 <X> T_5_21.sp12_v_t_22


LogicTile_6_21

 (4 5)  (292 341)  (292 341)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_r_3


LogicTile_7_21

 (3 6)  (345 342)  (345 342)  routing T_7_21.sp12_h_r_0 <X> T_7_21.sp12_v_t_23
 (3 7)  (345 343)  (345 343)  routing T_7_21.sp12_h_r_0 <X> T_7_21.sp12_v_t_23


LogicTile_10_21

 (4 4)  (496 340)  (496 340)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_3
 (5 5)  (497 341)  (497 341)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_3


LogicTile_11_21

 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 336)  (574 336)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (41 0)  (587 336)  (587 336)  LC_0 Logic Functioning bit
 (43 0)  (589 336)  (589 336)  LC_0 Logic Functioning bit
 (47 0)  (593 336)  (593 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (41 1)  (587 337)  (587 337)  LC_0 Logic Functioning bit
 (43 1)  (589 337)  (589 337)  LC_0 Logic Functioning bit
 (14 13)  (560 349)  (560 349)  routing T_11_21.sp4_r_v_b_40 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp12_v_b_6 <X> T_11_21.lc_trk_g3_6
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (570 351)  (570 351)  routing T_11_21.sp12_v_b_6 <X> T_11_21.lc_trk_g3_6
 (25 15)  (571 351)  (571 351)  routing T_11_21.sp12_v_b_6 <X> T_11_21.lc_trk_g3_6


LogicTile_12_21

 (0 0)  (600 336)  (600 336)  Negative Clock bit

 (11 0)  (611 336)  (611 336)  routing T_12_21.sp4_h_r_9 <X> T_12_21.sp4_v_b_2
 (31 0)  (631 336)  (631 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (46 0)  (646 336)  (646 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_2 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (618 343)  (618 343)  routing T_12_21.sp4_r_v_b_29 <X> T_12_21.lc_trk_g1_5
 (19 8)  (619 344)  (619 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (5 9)  (605 345)  (605 345)  routing T_12_21.sp4_h_r_6 <X> T_12_21.sp4_v_b_6
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (36 12)  (636 348)  (636 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (45 12)  (645 348)  (645 348)  LC_6 Logic Functioning bit
 (8 13)  (608 349)  (608 349)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_v_b_10
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (40 13)  (640 349)  (640 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 350)  (625 350)  routing T_12_21.wire_logic_cluster/lc_6/out <X> T_12_21.lc_trk_g3_6
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_21

 (14 0)  (668 336)  (668 336)  routing T_13_21.lft_op_0 <X> T_13_21.lc_trk_g0_0
 (21 0)  (675 336)  (675 336)  routing T_13_21.bnr_op_3 <X> T_13_21.lc_trk_g0_3
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (15 1)  (669 337)  (669 337)  routing T_13_21.lft_op_0 <X> T_13_21.lc_trk_g0_0
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (675 337)  (675 337)  routing T_13_21.bnr_op_3 <X> T_13_21.lc_trk_g0_3
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 337)  (678 337)  routing T_13_21.bot_op_2 <X> T_13_21.lc_trk_g0_2
 (21 4)  (675 340)  (675 340)  routing T_13_21.sp4_h_r_11 <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 340)  (677 340)  routing T_13_21.sp4_h_r_11 <X> T_13_21.lc_trk_g1_3
 (24 4)  (678 340)  (678 340)  routing T_13_21.sp4_h_r_11 <X> T_13_21.lc_trk_g1_3
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (27 7)  (681 343)  (681 343)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 343)  (682 343)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 343)  (686 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 343)  (687 343)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_3
 (34 7)  (688 343)  (688 343)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_3
 (35 7)  (689 343)  (689 343)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_3
 (2 8)  (656 344)  (656 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (681 344)  (681 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 344)  (682 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 344)  (684 344)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (694 344)  (694 344)  LC_4 Logic Functioning bit
 (50 8)  (704 344)  (704 344)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (680 345)  (680 345)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 345)  (681 345)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 345)  (684 345)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (40 9)  (694 345)  (694 345)  LC_4 Logic Functioning bit
 (41 9)  (695 345)  (695 345)  LC_4 Logic Functioning bit
 (43 9)  (697 345)  (697 345)  LC_4 Logic Functioning bit
 (14 10)  (668 346)  (668 346)  routing T_13_21.rgt_op_4 <X> T_13_21.lc_trk_g2_4
 (15 11)  (669 347)  (669 347)  routing T_13_21.rgt_op_4 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (25 12)  (679 348)  (679 348)  routing T_13_21.rgt_op_2 <X> T_13_21.lc_trk_g3_2
 (12 13)  (666 349)  (666 349)  routing T_13_21.sp4_h_r_11 <X> T_13_21.sp4_v_b_11
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 349)  (678 349)  routing T_13_21.rgt_op_2 <X> T_13_21.lc_trk_g3_2
 (25 14)  (679 350)  (679 350)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g3_6
 (26 14)  (680 350)  (680 350)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (43 14)  (697 350)  (697 350)  LC_7 Logic Functioning bit
 (15 15)  (669 351)  (669 351)  routing T_13_21.tnr_op_4 <X> T_13_21.lc_trk_g3_4
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 351)  (678 351)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g3_6
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 351)  (682 351)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 351)  (684 351)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (39 15)  (693 351)  (693 351)  LC_7 Logic Functioning bit
 (41 15)  (695 351)  (695 351)  LC_7 Logic Functioning bit
 (43 15)  (697 351)  (697 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (0 0)  (708 336)  (708 336)  Negative Clock bit

 (21 0)  (729 336)  (729 336)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 336)  (732 336)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g0_3
 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (46 0)  (754 336)  (754 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (723 337)  (723 337)  routing T_14_21.bot_op_0 <X> T_14_21.lc_trk_g0_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 337)  (739 337)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_2 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (722 338)  (722 338)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g0_4
 (21 2)  (729 338)  (729 338)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g0_7
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 338)  (732 338)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g0_7
 (25 2)  (733 338)  (733 338)  routing T_14_21.sp4_h_r_14 <X> T_14_21.lc_trk_g0_6
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 338)  (743 338)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.input_2_1
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 339)  (730 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 339)  (731 339)  routing T_14_21.sp4_h_r_14 <X> T_14_21.lc_trk_g0_6
 (24 3)  (732 339)  (732 339)  routing T_14_21.sp4_h_r_14 <X> T_14_21.lc_trk_g0_6
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 339)  (743 339)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.input_2_1
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (47 3)  (755 339)  (755 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 339)  (759 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (722 340)  (722 340)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g1_0
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 340)  (732 340)  routing T_14_21.bot_op_3 <X> T_14_21.lc_trk_g1_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (46 4)  (754 340)  (754 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (46 5)  (754 341)  (754 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (28 6)  (736 342)  (736 342)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (14 7)  (722 343)  (722 343)  routing T_14_21.top_op_4 <X> T_14_21.lc_trk_g1_4
 (15 7)  (723 343)  (723 343)  routing T_14_21.top_op_4 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (734 343)  (734 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 343)  (735 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 343)  (740 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 343)  (741 343)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.input_2_3
 (35 7)  (743 343)  (743 343)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.input_2_3
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (40 7)  (748 343)  (748 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (43 7)  (751 343)  (751 343)  LC_3 Logic Functioning bit
 (14 8)  (722 344)  (722 344)  routing T_14_21.sp4_h_r_40 <X> T_14_21.lc_trk_g2_0
 (15 8)  (723 344)  (723 344)  routing T_14_21.rgt_op_1 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.rgt_op_1 <X> T_14_21.lc_trk_g2_1
 (21 8)  (729 344)  (729 344)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g2_3
 (22 8)  (730 344)  (730 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (733 344)  (733 344)  routing T_14_21.wire_logic_cluster/lc_2/out <X> T_14_21.lc_trk_g2_2
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (14 9)  (722 345)  (722 345)  routing T_14_21.sp4_h_r_40 <X> T_14_21.lc_trk_g2_0
 (15 9)  (723 345)  (723 345)  routing T_14_21.sp4_h_r_40 <X> T_14_21.lc_trk_g2_0
 (16 9)  (724 345)  (724 345)  routing T_14_21.sp4_h_r_40 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (46 9)  (754 345)  (754 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 346)  (726 346)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g2_5
 (21 10)  (729 346)  (729 346)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (48 10)  (756 346)  (756 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (40 11)  (748 347)  (748 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (44 11)  (752 347)  (752 347)  LC_5 Logic Functioning bit
 (14 12)  (722 348)  (722 348)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g3_1
 (25 12)  (733 348)  (733 348)  routing T_14_21.bnl_op_2 <X> T_14_21.lc_trk_g3_2
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (15 13)  (723 349)  (723 349)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 349)  (733 349)  routing T_14_21.bnl_op_2 <X> T_14_21.lc_trk_g3_2
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 350)  (722 350)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g3_4
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 350)  (743 350)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_7
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 351)  (741 351)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_7
 (34 15)  (742 351)  (742 351)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_7


LogicTile_15_21

 (0 0)  (762 336)  (762 336)  Negative Clock bit

 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (9 1)  (771 337)  (771 337)  routing T_15_21.sp4_v_t_40 <X> T_15_21.sp4_v_b_1
 (10 1)  (772 337)  (772 337)  routing T_15_21.sp4_v_t_40 <X> T_15_21.sp4_v_b_1
 (18 1)  (780 337)  (780 337)  routing T_15_21.sp4_r_v_b_34 <X> T_15_21.lc_trk_g0_1
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.bot_op_2 <X> T_15_21.lc_trk_g0_2
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_2 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp12_h_r_23 <X> T_15_21.lc_trk_g0_7
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (21 3)  (783 339)  (783 339)  routing T_15_21.sp12_h_r_23 <X> T_15_21.lc_trk_g0_7
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (15 4)  (777 340)  (777 340)  routing T_15_21.bot_op_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (783 340)  (783 340)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (41 6)  (803 342)  (803 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (52 6)  (814 342)  (814 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (776 343)  (776 343)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g1_4
 (15 7)  (777 343)  (777 343)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 343)  (793 343)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (44 7)  (806 343)  (806 343)  LC_3 Logic Functioning bit
 (21 8)  (783 344)  (783 344)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g2_3
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (43 8)  (805 344)  (805 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (47 8)  (809 344)  (809 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (783 345)  (783 345)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g2_3
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 345)  (795 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_4
 (34 9)  (796 345)  (796 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_4
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (38 9)  (800 345)  (800 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (41 9)  (803 345)  (803 345)  LC_4 Logic Functioning bit
 (43 9)  (805 345)  (805 345)  LC_4 Logic Functioning bit
 (44 9)  (806 345)  (806 345)  LC_4 Logic Functioning bit
 (15 12)  (777 348)  (777 348)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g3_1
 (16 12)  (778 348)  (778 348)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g3_1
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.sp4_h_r_33 <X> T_15_21.lc_trk_g3_1
 (21 12)  (783 348)  (783 348)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g3_3
 (0 14)  (762 350)  (762 350)  routing T_15_21.glb_netwk_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 350)  (776 350)  routing T_15_21.wire_logic_cluster/lc_4/out <X> T_15_21.lc_trk_g3_4
 (10 15)  (772 351)  (772 351)  routing T_15_21.sp4_h_l_40 <X> T_15_21.sp4_v_t_47
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_21

 (0 0)  (816 336)  (816 336)  Negative Clock bit

 (3 0)  (819 336)  (819 336)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (11 0)  (827 336)  (827 336)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_v_b_2
 (13 0)  (829 336)  (829 336)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_v_b_2
 (21 0)  (837 336)  (837 336)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (40 0)  (856 336)  (856 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (3 1)  (819 337)  (819 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 337)  (846 337)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 337)  (849 337)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_0
 (34 1)  (850 337)  (850 337)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_0
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (41 1)  (857 337)  (857 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_2 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 339)  (840 339)  routing T_16_21.bot_op_6 <X> T_16_21.lc_trk_g0_6
 (14 4)  (830 340)  (830 340)  routing T_16_21.wire_logic_cluster/lc_0/out <X> T_16_21.lc_trk_g1_0
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 340)  (843 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 340)  (844 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 340)  (851 340)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_2
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (41 4)  (857 340)  (857 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 341)  (844 341)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 341)  (846 341)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_2
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (41 5)  (857 341)  (857 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 342)  (844 342)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 342)  (846 342)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (47 7)  (863 343)  (863 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (864 343)  (864 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (837 344)  (837 344)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g2_3
 (21 9)  (837 345)  (837 345)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g2_3
 (5 10)  (821 346)  (821 346)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_l_43
 (21 10)  (837 346)  (837 346)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (6 11)  (822 347)  (822 347)  routing T_16_21.sp4_v_t_43 <X> T_16_21.sp4_h_l_43
 (16 12)  (832 348)  (832 348)  routing T_16_21.sp4_v_t_12 <X> T_16_21.lc_trk_g3_1
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.sp4_v_t_12 <X> T_16_21.lc_trk_g3_1
 (25 12)  (841 348)  (841 348)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g3_2
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 350)  (816 350)  routing T_16_21.glb_netwk_4 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 350)  (831 350)  routing T_16_21.rgt_op_5 <X> T_16_21.lc_trk_g3_5
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 350)  (834 350)  routing T_16_21.rgt_op_5 <X> T_16_21.lc_trk_g3_5
 (21 14)  (837 350)  (837 350)  routing T_16_21.sp4_v_t_18 <X> T_16_21.lc_trk_g3_7
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 350)  (839 350)  routing T_16_21.sp4_v_t_18 <X> T_16_21.lc_trk_g3_7
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 350)  (851 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (42 14)  (858 350)  (858 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 351)  (846 351)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 351)  (849 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (35 15)  (851 351)  (851 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_7
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit
 (44 15)  (860 351)  (860 351)  LC_7 Logic Functioning bit
 (47 15)  (863 351)  (863 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_21

 (14 0)  (888 336)  (888 336)  routing T_17_21.lft_op_0 <X> T_17_21.lc_trk_g0_0
 (15 1)  (889 337)  (889 337)  routing T_17_21.lft_op_0 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (3 3)  (877 339)  (877 339)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_h_l_23
 (12 7)  (886 343)  (886 343)  routing T_17_21.sp4_h_l_40 <X> T_17_21.sp4_v_t_40
 (15 8)  (889 344)  (889 344)  routing T_17_21.sp4_h_r_41 <X> T_17_21.lc_trk_g2_1
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_h_r_41 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.sp4_h_r_41 <X> T_17_21.lc_trk_g2_1
 (18 9)  (892 345)  (892 345)  routing T_17_21.sp4_h_r_41 <X> T_17_21.lc_trk_g2_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 346)  (907 346)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (38 10)  (912 346)  (912 346)  LC_5 Logic Functioning bit
 (39 10)  (913 346)  (913 346)  LC_5 Logic Functioning bit
 (40 10)  (914 346)  (914 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (42 10)  (916 346)  (916 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (28 11)  (902 347)  (902 347)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (40 11)  (914 347)  (914 347)  LC_5 Logic Functioning bit
 (41 11)  (915 347)  (915 347)  LC_5 Logic Functioning bit
 (42 11)  (916 347)  (916 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (15 14)  (889 350)  (889 350)  routing T_17_21.sp4_h_r_45 <X> T_17_21.lc_trk_g3_5
 (16 14)  (890 350)  (890 350)  routing T_17_21.sp4_h_r_45 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 350)  (892 350)  routing T_17_21.sp4_h_r_45 <X> T_17_21.lc_trk_g3_5
 (18 15)  (892 351)  (892 351)  routing T_17_21.sp4_h_r_45 <X> T_17_21.lc_trk_g3_5


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_19_21

 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_v_t_40 <X> T_19_21.sp4_v_b_5
 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_6


LogicTile_20_21

 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_21

 (8 1)  (1098 337)  (1098 337)  routing T_21_21.sp4_h_r_1 <X> T_21_21.sp4_v_b_1


LogicTile_22_21

 (19 8)  (1163 344)  (1163 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 13)  (1163 349)  (1163 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_27_21

 (3 7)  (1405 343)  (1405 343)  routing T_27_21.sp12_h_l_23 <X> T_27_21.sp12_v_t_23


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_10_20

 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_20

 (14 0)  (614 320)  (614 320)  routing T_12_20.bnr_op_0 <X> T_12_20.lc_trk_g0_0
 (5 1)  (605 321)  (605 321)  routing T_12_20.sp4_h_r_0 <X> T_12_20.sp4_v_b_0
 (14 1)  (614 321)  (614 321)  routing T_12_20.bnr_op_0 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 324)  (600 324)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (1 4)  (601 324)  (601 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (19 4)  (619 324)  (619 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (600 325)  (600 325)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (1 5)  (601 325)  (601 325)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (11 6)  (611 326)  (611 326)  routing T_12_20.sp4_h_r_11 <X> T_12_20.sp4_v_t_40
 (13 6)  (613 326)  (613 326)  routing T_12_20.sp4_h_r_11 <X> T_12_20.sp4_v_t_40
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 326)  (623 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (12 7)  (612 327)  (612 327)  routing T_12_20.sp4_h_r_11 <X> T_12_20.sp4_v_t_40
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp12_v_b_19 <X> T_12_20.lc_trk_g2_3
 (21 9)  (621 329)  (621 329)  routing T_12_20.sp12_v_b_19 <X> T_12_20.lc_trk_g2_3
 (16 10)  (616 330)  (616 330)  routing T_12_20.sp12_v_t_10 <X> T_12_20.lc_trk_g2_5
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 330)  (635 330)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_5
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (40 10)  (640 330)  (640 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (51 10)  (651 330)  (651 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 331)  (633 331)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (44 11)  (644 331)  (644 331)  LC_5 Logic Functioning bit
 (21 12)  (621 332)  (621 332)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g3_3
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g3_3
 (21 13)  (621 333)  (621 333)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g3_3
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_20

 (0 0)  (654 320)  (654 320)  Negative Clock bit

 (21 0)  (675 320)  (675 320)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_2 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (14 3)  (668 323)  (668 323)  routing T_13_20.top_op_4 <X> T_13_20.lc_trk_g0_4
 (15 3)  (669 323)  (669 323)  routing T_13_20.top_op_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 323)  (677 323)  routing T_13_20.sp4_v_b_22 <X> T_13_20.lc_trk_g0_6
 (24 3)  (678 323)  (678 323)  routing T_13_20.sp4_v_b_22 <X> T_13_20.lc_trk_g0_6
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (21 4)  (675 324)  (675 324)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 324)  (677 324)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g1_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 326)  (689 326)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (46 6)  (700 326)  (700 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 327)  (687 327)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_3
 (35 7)  (689 327)  (689 327)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.input_2_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (40 7)  (694 327)  (694 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g2_1
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 328)  (678 328)  routing T_13_20.tnr_op_3 <X> T_13_20.lc_trk_g2_3
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.tnr_op_7 <X> T_13_20.lc_trk_g2_7
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (40 10)  (694 330)  (694 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (52 10)  (706 330)  (706 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 331)  (681 331)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 331)  (687 331)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.input_2_5
 (35 11)  (689 331)  (689 331)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.input_2_5
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 334)  (672 334)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g3_5
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 335)  (678 335)  routing T_13_20.tnr_op_6 <X> T_13_20.lc_trk_g3_6


LogicTile_14_20

 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 320)  (732 320)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g0_3
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0
 (21 1)  (729 321)  (729 321)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g0_3
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.top_op_2 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.top_op_2 <X> T_14_20.lc_trk_g0_2
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 321)  (739 321)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (40 1)  (748 321)  (748 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (14 3)  (722 323)  (722 323)  routing T_14_20.top_op_4 <X> T_14_20.lc_trk_g0_4
 (15 3)  (723 323)  (723 323)  routing T_14_20.top_op_4 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (25 4)  (733 324)  (733 324)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g1_2
 (13 5)  (721 325)  (721 325)  routing T_14_20.sp4_v_t_37 <X> T_14_20.sp4_h_r_5
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g1_2
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g1_7
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (46 6)  (754 326)  (754 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (729 327)  (729 327)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g1_7
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 327)  (748 327)  LC_3 Logic Functioning bit
 (42 7)  (750 327)  (750 327)  LC_3 Logic Functioning bit


LogicTile_15_20

 (14 0)  (776 320)  (776 320)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.input_2_0
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (40 0)  (802 320)  (802 320)  LC_0 Logic Functioning bit
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (42 0)  (804 320)  (804 320)  LC_0 Logic Functioning bit
 (47 0)  (809 320)  (809 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (776 321)  (776 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (15 1)  (777 321)  (777 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (16 1)  (778 321)  (778 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.input_2_0
 (35 1)  (797 321)  (797 321)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.input_2_0
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 322)  (792 322)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.input_2_1
 (34 3)  (796 323)  (796 323)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.input_2_1
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 324)  (786 324)  routing T_15_20.top_op_3 <X> T_15_20.lc_trk_g1_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (50 4)  (812 324)  (812 324)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (783 325)  (783 325)  routing T_15_20.top_op_3 <X> T_15_20.lc_trk_g1_3
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (11 8)  (773 328)  (773 328)  routing T_15_20.sp4_h_r_3 <X> T_15_20.sp4_v_b_8
 (15 8)  (777 328)  (777 328)  routing T_15_20.rgt_op_1 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.rgt_op_1 <X> T_15_20.lc_trk_g2_1
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g2_5
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (787 330)  (787 330)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g2_6
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (14 11)  (776 331)  (776 331)  routing T_15_20.tnl_op_4 <X> T_15_20.lc_trk_g2_4
 (15 11)  (777 331)  (777 331)  routing T_15_20.tnl_op_4 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 331)  (788 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (3 12)  (765 332)  (765 332)  routing T_15_20.sp12_v_t_22 <X> T_15_20.sp12_h_r_1
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.tnl_op_3 <X> T_15_20.lc_trk_g3_3
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (40 12)  (802 332)  (802 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (51 12)  (813 332)  (813 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (777 333)  (777 333)  routing T_15_20.tnr_op_0 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (783 333)  (783 333)  routing T_15_20.tnl_op_3 <X> T_15_20.lc_trk_g3_3
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.tnl_op_2 <X> T_15_20.lc_trk_g3_2
 (25 13)  (787 333)  (787 333)  routing T_15_20.tnl_op_2 <X> T_15_20.lc_trk_g3_2
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (15 14)  (777 334)  (777 334)  routing T_15_20.sp4_h_l_24 <X> T_15_20.lc_trk_g3_5
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_h_l_24 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.sp4_h_l_24 <X> T_15_20.lc_trk_g3_5
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 334)  (785 334)  routing T_15_20.sp12_v_b_23 <X> T_15_20.lc_trk_g3_7
 (25 14)  (787 334)  (787 334)  routing T_15_20.rgt_op_6 <X> T_15_20.lc_trk_g3_6
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (50 14)  (812 334)  (812 334)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (778 335)  (778 335)  routing T_15_20.sp12_v_b_12 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (783 335)  (783 335)  routing T_15_20.sp12_v_b_23 <X> T_15_20.lc_trk_g3_7
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 335)  (786 335)  routing T_15_20.rgt_op_6 <X> T_15_20.lc_trk_g3_6
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit
 (53 15)  (815 335)  (815 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_20

 (0 0)  (816 320)  (816 320)  Negative Clock bit

 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 320)  (834 320)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g0_1
 (25 0)  (841 320)  (841 320)  routing T_16_20.lft_op_2 <X> T_16_20.lc_trk_g0_2
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.lft_op_2 <X> T_16_20.lc_trk_g0_2
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_2 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (5 2)  (821 322)  (821 322)  routing T_16_20.sp4_v_t_43 <X> T_16_20.sp4_h_l_37
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (42 2)  (858 322)  (858 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (52 2)  (868 322)  (868 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (820 323)  (820 323)  routing T_16_20.sp4_v_t_43 <X> T_16_20.sp4_h_l_37
 (6 3)  (822 323)  (822 323)  routing T_16_20.sp4_v_t_43 <X> T_16_20.sp4_h_l_37
 (27 3)  (843 323)  (843 323)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 323)  (847 323)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 323)  (848 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (44 3)  (860 323)  (860 323)  LC_1 Logic Functioning bit
 (14 6)  (830 326)  (830 326)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g1_4
 (15 7)  (831 327)  (831 327)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (14 8)  (830 328)  (830 328)  routing T_16_20.rgt_op_0 <X> T_16_20.lc_trk_g2_0
 (15 9)  (831 329)  (831 329)  routing T_16_20.rgt_op_0 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 10)  (831 330)  (831 330)  routing T_16_20.tnr_op_5 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (841 330)  (841 330)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g2_6
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g2_6
 (25 11)  (841 331)  (841 331)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g2_6
 (26 12)  (842 332)  (842 332)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (51 12)  (867 332)  (867 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (44 13)  (860 333)  (860 333)  LC_6 Logic Functioning bit
 (0 14)  (816 334)  (816 334)  routing T_16_20.glb_netwk_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (841 334)  (841 334)  routing T_16_20.wire_logic_cluster/lc_6/out <X> T_16_20.lc_trk_g3_6
 (19 15)  (835 335)  (835 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_20

 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 320)  (902 320)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 320)  (904 320)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (43 0)  (917 320)  (917 320)  LC_0 Logic Functioning bit
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 321)  (904 321)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 321)  (907 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.input_2_0
 (34 1)  (908 321)  (908 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.input_2_0
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (15 4)  (889 324)  (889 324)  routing T_17_20.lft_op_1 <X> T_17_20.lc_trk_g1_1
 (17 4)  (891 324)  (891 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 324)  (892 324)  routing T_17_20.lft_op_1 <X> T_17_20.lc_trk_g1_1
 (25 6)  (899 326)  (899 326)  routing T_17_20.lft_op_6 <X> T_17_20.lc_trk_g1_6
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 327)  (898 327)  routing T_17_20.lft_op_6 <X> T_17_20.lc_trk_g1_6
 (14 8)  (888 328)  (888 328)  routing T_17_20.sp4_h_r_40 <X> T_17_20.lc_trk_g2_0
 (14 9)  (888 329)  (888 329)  routing T_17_20.sp4_h_r_40 <X> T_17_20.lc_trk_g2_0
 (15 9)  (889 329)  (889 329)  routing T_17_20.sp4_h_r_40 <X> T_17_20.lc_trk_g2_0
 (16 9)  (890 329)  (890 329)  routing T_17_20.sp4_h_r_40 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 10)  (895 330)  (895 330)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g2_7
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (21 12)  (895 332)  (895 332)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g3_3
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 332)  (897 332)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g3_3
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g3_3
 (21 14)  (895 334)  (895 334)  routing T_17_20.sp4_v_t_18 <X> T_17_20.lc_trk_g3_7
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 334)  (897 334)  routing T_17_20.sp4_v_t_18 <X> T_17_20.lc_trk_g3_7
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0


LogicTile_23_20

 (3 7)  (1201 327)  (1201 327)  routing T_23_20.sp12_h_l_23 <X> T_23_20.sp12_v_t_23


LogicTile_26_20

 (3 2)  (1351 322)  (1351 322)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_h_l_23
 (3 3)  (1351 323)  (1351 323)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_h_l_23


LogicTile_27_20

 (3 15)  (1405 335)  (1405 335)  routing T_27_20.sp12_h_l_22 <X> T_27_20.sp12_v_t_22


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 329)  (1743 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (13 3)  (4 307)  (4 307)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_b_1
 (14 3)  (3 307)  (3 307)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_b_1
 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_4_19

 (8 10)  (188 314)  (188 314)  routing T_4_19.sp4_h_r_11 <X> T_4_19.sp4_h_l_42
 (10 10)  (190 314)  (190 314)  routing T_4_19.sp4_h_r_11 <X> T_4_19.sp4_h_l_42


LogicTile_7_19

 (10 0)  (352 304)  (352 304)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_r_1
 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


RAM_Tile_8_19

 (11 15)  (407 319)  (407 319)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_h_l_46


LogicTile_11_19

 (14 0)  (560 304)  (560 304)  routing T_11_19.sp4_h_r_8 <X> T_11_19.lc_trk_g0_0
 (21 0)  (567 304)  (567 304)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (8 1)  (554 305)  (554 305)  routing T_11_19.sp4_h_l_36 <X> T_11_19.sp4_v_b_1
 (9 1)  (555 305)  (555 305)  routing T_11_19.sp4_h_l_36 <X> T_11_19.sp4_v_b_1
 (15 1)  (561 305)  (561 305)  routing T_11_19.sp4_h_r_8 <X> T_11_19.lc_trk_g0_0
 (16 1)  (562 305)  (562 305)  routing T_11_19.sp4_h_r_8 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 306)  (581 306)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.input_2_1
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (14 7)  (560 311)  (560 311)  routing T_11_19.sp4_r_v_b_28 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (0 8)  (546 312)  (546 312)  routing T_11_19.glb_netwk_2 <X> T_11_19.glb2local_1
 (1 8)  (547 312)  (547 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 10)  (567 314)  (567 314)  routing T_11_19.sp4_v_t_18 <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_v_t_18 <X> T_11_19.lc_trk_g2_7
 (15 12)  (561 316)  (561 316)  routing T_11_19.rgt_op_1 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.rgt_op_1 <X> T_11_19.lc_trk_g3_1
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (40 12)  (586 316)  (586 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (52 12)  (598 316)  (598 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (40 14)  (586 318)  (586 318)  LC_7 Logic Functioning bit
 (42 14)  (588 318)  (588 318)  LC_7 Logic Functioning bit
 (47 14)  (593 318)  (593 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (561 319)  (561 319)  routing T_11_19.sp4_v_t_33 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_v_t_33 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (564 319)  (564 319)  routing T_11_19.sp4_r_v_b_45 <X> T_11_19.lc_trk_g3_5
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit
 (47 15)  (593 319)  (593 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_19

 (15 0)  (615 304)  (615 304)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g0_1
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_0
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 306)  (614 306)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g0_4
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (14 4)  (614 308)  (614 308)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g1_0
 (21 4)  (621 308)  (621 308)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g1_3
 (25 4)  (625 308)  (625 308)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (15 5)  (615 309)  (615 309)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 309)  (623 309)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (25 5)  (625 309)  (625 309)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_v_b_13 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.sp4_v_b_13 <X> T_12_19.lc_trk_g1_5
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (18 7)  (618 311)  (618 311)  routing T_12_19.sp4_v_b_13 <X> T_12_19.lc_trk_g1_5
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (14 8)  (614 312)  (614 312)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g2_0
 (25 8)  (625 312)  (625 312)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g2_2
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 312)  (640 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (48 8)  (648 312)  (648 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_v_b_7
 (10 9)  (610 313)  (610 313)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_v_b_7
 (15 9)  (615 313)  (615 313)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (25 10)  (625 314)  (625 314)  routing T_12_19.sp4_v_b_30 <X> T_12_19.lc_trk_g2_6
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (14 11)  (614 315)  (614 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (15 11)  (615 315)  (615 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (16 11)  (616 315)  (616 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp4_v_b_30 <X> T_12_19.lc_trk_g2_6
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (25 12)  (625 316)  (625 316)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (651 318)  (651 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp12_v_b_20 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp12_v_b_20 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (14 0)  (668 304)  (668 304)  routing T_13_19.lft_op_0 <X> T_13_19.lc_trk_g0_0
 (15 0)  (669 304)  (669 304)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 304)  (672 304)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g0_1
 (25 0)  (679 304)  (679 304)  routing T_13_19.lft_op_2 <X> T_13_19.lc_trk_g0_2
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (9 1)  (663 305)  (663 305)  routing T_13_19.sp4_v_t_40 <X> T_13_19.sp4_v_b_1
 (10 1)  (664 305)  (664 305)  routing T_13_19.sp4_v_t_40 <X> T_13_19.sp4_v_b_1
 (15 1)  (669 305)  (669 305)  routing T_13_19.lft_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.lft_op_2 <X> T_13_19.lc_trk_g0_2
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_0
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (44 1)  (698 305)  (698 305)  LC_0 Logic Functioning bit
 (47 1)  (701 305)  (701 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 4)  (656 308)  (656 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 8)  (669 312)  (669 312)  routing T_13_19.sp4_h_r_41 <X> T_13_19.lc_trk_g2_1
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_h_r_41 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.sp4_h_r_41 <X> T_13_19.lc_trk_g2_1
 (18 9)  (672 313)  (672 313)  routing T_13_19.sp4_h_r_41 <X> T_13_19.lc_trk_g2_1
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_19

 (8 6)  (716 310)  (716 310)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_41
 (9 6)  (717 310)  (717 310)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_41
 (10 6)  (718 310)  (718 310)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_41
 (8 14)  (716 318)  (716 318)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_47
 (9 14)  (717 318)  (717 318)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_47


LogicTile_16_19

 (3 7)  (819 311)  (819 311)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_v_t_23
 (8 11)  (824 315)  (824 315)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_t_42


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (6 12)  (934 316)  (934 316)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_v_b_9


LogicTile_19_19

 (3 7)  (985 311)  (985 311)  routing T_19_19.sp12_h_l_23 <X> T_19_19.sp12_v_t_23


LogicTile_20_19

 (3 13)  (1039 317)  (1039 317)  routing T_20_19.sp12_h_l_22 <X> T_20_19.sp12_h_r_1


LogicTile_22_19

 (8 6)  (1152 310)  (1152 310)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_41
 (9 6)  (1153 310)  (1153 310)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_41


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


LogicTile_32_19

 (3 15)  (1675 319)  (1675 319)  routing T_32_19.sp12_h_l_22 <X> T_32_19.sp12_v_t_22


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 4)  (291 292)  (291 292)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_r_0


LogicTile_7_18

 (3 6)  (345 294)  (345 294)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_v_t_23
 (3 7)  (345 295)  (345 295)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_v_t_23


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (44 5)  (536 293)  (536 293)  LC_2 Logic Functioning bit
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 302)  (517 302)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6


LogicTile_11_18

 (14 0)  (560 288)  (560 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (25 0)  (571 288)  (571 288)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g0_2
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (47 0)  (593 288)  (593 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 289)  (570 289)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g0_2
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (44 1)  (590 289)  (590 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (560 293)  (560 293)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g1_0
 (15 5)  (561 293)  (561 293)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (51 6)  (597 294)  (597 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (38 7)  (584 295)  (584 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (44 7)  (590 295)  (590 295)  LC_3 Logic Functioning bit
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (567 299)  (567 299)  routing T_11_18.sp4_r_v_b_39 <X> T_11_18.lc_trk_g2_7
 (15 12)  (561 300)  (561 300)  routing T_11_18.tnr_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_18

 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (52 3)  (652 291)  (652 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (21 5)  (621 293)  (621 293)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (25 10)  (625 298)  (625 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (39 14)  (639 302)  (639 302)  LC_7 Logic Functioning bit
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (51 15)  (651 303)  (651 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_18

 (4 12)  (658 300)  (658 300)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_v_b_9
 (12 12)  (666 300)  (666 300)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_h_r_11


LogicTile_14_18

 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_v_b_0
 (2 4)  (710 292)  (710 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_18

 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 288)  (785 288)  routing T_15_18.sp12_h_l_16 <X> T_15_18.lc_trk_g0_3
 (21 1)  (783 289)  (783 289)  routing T_15_18.sp12_h_l_16 <X> T_15_18.lc_trk_g0_3
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp12_h_l_12 <X> T_15_18.lc_trk_g0_7
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 297)  (792 297)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_4
 (34 9)  (796 297)  (796 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_4
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (40 9)  (802 297)  (802 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (14 10)  (776 298)  (776 298)  routing T_15_18.sp4_v_b_36 <X> T_15_18.lc_trk_g2_4
 (14 11)  (776 299)  (776 299)  routing T_15_18.sp4_v_b_36 <X> T_15_18.lc_trk_g2_4
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp4_v_b_36 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3


LogicTile_16_18

 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0
 (2 12)  (818 300)  (818 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_18

 (12 0)  (886 288)  (886 288)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_h_r_2
 (13 1)  (887 289)  (887 289)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_h_r_2
 (8 11)  (882 299)  (882 299)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_t_42
 (12 15)  (886 303)  (886 303)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_t_46


LogicTile_18_18

 (26 0)  (954 288)  (954 288)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 288)  (958 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 288)  (963 288)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_0
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (40 0)  (968 288)  (968 288)  LC_0 Logic Functioning bit
 (42 0)  (970 288)  (970 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 289)  (955 289)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 289)  (960 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 289)  (961 289)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_0
 (35 1)  (963 289)  (963 289)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_0
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (39 1)  (967 289)  (967 289)  LC_0 Logic Functioning bit
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (43 1)  (971 289)  (971 289)  LC_0 Logic Functioning bit
 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 290)  (962 290)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (40 2)  (968 290)  (968 290)  LC_1 Logic Functioning bit
 (42 2)  (970 290)  (970 290)  LC_1 Logic Functioning bit
 (50 2)  (978 290)  (978 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 290)  (980 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (955 291)  (955 291)  routing T_18_18.lc_trk_g1_0 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (40 3)  (968 291)  (968 291)  LC_1 Logic Functioning bit
 (19 4)  (947 292)  (947 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (14 5)  (942 293)  (942 293)  routing T_18_18.sp4_r_v_b_24 <X> T_18_18.lc_trk_g1_0
 (17 5)  (945 293)  (945 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (19 6)  (947 294)  (947 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (949 294)  (949 294)  routing T_18_18.sp4_h_l_2 <X> T_18_18.lc_trk_g1_7
 (22 6)  (950 294)  (950 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 294)  (951 294)  routing T_18_18.sp4_h_l_2 <X> T_18_18.lc_trk_g1_7
 (24 6)  (952 294)  (952 294)  routing T_18_18.sp4_h_l_2 <X> T_18_18.lc_trk_g1_7
 (14 7)  (942 295)  (942 295)  routing T_18_18.sp12_h_r_20 <X> T_18_18.lc_trk_g1_4
 (16 7)  (944 295)  (944 295)  routing T_18_18.sp12_h_r_20 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (25 10)  (953 298)  (953 298)  routing T_18_18.sp4_h_r_46 <X> T_18_18.lc_trk_g2_6
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.input_2_5
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (40 10)  (968 298)  (968 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 299)  (951 299)  routing T_18_18.sp4_h_r_46 <X> T_18_18.lc_trk_g2_6
 (24 11)  (952 299)  (952 299)  routing T_18_18.sp4_h_r_46 <X> T_18_18.lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.sp4_h_r_46 <X> T_18_18.lc_trk_g2_6
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 299)  (959 299)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (962 299)  (962 299)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.input_2_5
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (40 11)  (968 299)  (968 299)  LC_5 Logic Functioning bit
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (14 13)  (942 301)  (942 301)  routing T_18_18.sp4_r_v_b_40 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp4_v_t_16 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 302)  (946 302)  routing T_18_18.sp4_v_t_16 <X> T_18_18.lc_trk_g3_5
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 302)  (951 302)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g3_7
 (21 15)  (949 303)  (949 303)  routing T_18_18.sp12_v_b_23 <X> T_18_18.lc_trk_g3_7


LogicTile_19_18

 (10 13)  (992 301)  (992 301)  routing T_19_18.sp4_h_r_5 <X> T_19_18.sp4_v_b_10


LogicTile_20_18

 (2 0)  (1038 288)  (1038 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_18

 (11 12)  (1155 300)  (1155 300)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_11
 (12 13)  (1156 301)  (1156 301)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_11


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (6 6)  (11 278)  (11 278)  routing T_0_17.span12_horz_15 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0


LogicTile_5_17

 (3 2)  (237 274)  (237 274)  routing T_5_17.sp12_h_r_0 <X> T_5_17.sp12_h_l_23
 (3 3)  (237 275)  (237 275)  routing T_5_17.sp12_h_r_0 <X> T_5_17.sp12_h_l_23


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0
 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_17

 (15 0)  (561 272)  (561 272)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g0_1
 (16 0)  (562 272)  (562 272)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g0_3
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (51 0)  (597 272)  (597 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (561 273)  (561 273)  routing T_11_17.sp4_v_t_5 <X> T_11_17.lc_trk_g0_0
 (16 1)  (562 273)  (562 273)  routing T_11_17.sp4_v_t_5 <X> T_11_17.lc_trk_g0_0
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (564 273)  (564 273)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g0_1
 (21 1)  (567 273)  (567 273)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g0_3
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 273)  (579 273)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.bot_op_6 <X> T_11_17.lc_trk_g0_6
 (12 5)  (558 277)  (558 277)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_b_5
 (16 5)  (562 277)  (562 277)  routing T_11_17.sp12_h_r_8 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (14 6)  (560 278)  (560 278)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g1_4
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (6 8)  (552 280)  (552 280)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_b_6
 (16 8)  (562 280)  (562 280)  routing T_11_17.sp4_v_t_12 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.sp4_v_t_12 <X> T_11_17.lc_trk_g2_1
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (50 8)  (596 280)  (596 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (560 281)  (560 281)  routing T_11_17.sp12_v_b_16 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp12_v_b_16 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (48 9)  (594 281)  (594 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 11)  (554 283)  (554 283)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_42
 (9 11)  (555 283)  (555 283)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_42
 (10 11)  (556 283)  (556 283)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_42
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp12_v_b_20 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp12_v_b_20 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (564 283)  (564 283)  routing T_11_17.sp4_r_v_b_37 <X> T_11_17.lc_trk_g2_5
 (13 12)  (559 284)  (559 284)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_11
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_v_t_30 <X> T_11_17.lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.sp4_v_t_30 <X> T_11_17.lc_trk_g3_3
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (40 12)  (586 284)  (586 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (12 13)  (558 285)  (558 285)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_11
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 286)  (581 286)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_7
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (52 14)  (598 286)  (598 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 287)  (579 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.input_2_7
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (42 15)  (588 287)  (588 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (2 0)  (602 272)  (602 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (603 272)  (603 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (14 0)  (614 272)  (614 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (16 0)  (616 272)  (616 272)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (21 0)  (621 272)  (621 272)  routing T_12_17.sp4_v_b_11 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (623 272)  (623 272)  routing T_12_17.sp4_v_b_11 <X> T_12_17.lc_trk_g0_3
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (14 1)  (614 273)  (614 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (618 273)  (618 273)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (21 1)  (621 273)  (621 273)  routing T_12_17.sp4_v_b_11 <X> T_12_17.lc_trk_g0_3
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.sp4_v_b_4 <X> T_12_17.lc_trk_g0_4
 (21 2)  (621 274)  (621 274)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 274)  (623 274)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g0_7
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (46 2)  (646 274)  (646 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 274)  (652 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_v_b_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (621 275)  (621 275)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g0_7
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (51 3)  (651 275)  (651 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (614 276)  (614 276)  routing T_12_17.sp4_v_b_0 <X> T_12_17.lc_trk_g1_0
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 276)  (624 276)  routing T_12_17.bot_op_3 <X> T_12_17.lc_trk_g1_3
 (25 4)  (625 276)  (625 276)  routing T_12_17.sp4_h_l_7 <X> T_12_17.lc_trk_g1_2
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (16 5)  (616 277)  (616 277)  routing T_12_17.sp4_v_b_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_h_l_7 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_h_l_7 <X> T_12_17.lc_trk_g1_2
 (25 5)  (625 277)  (625 277)  routing T_12_17.sp4_h_l_7 <X> T_12_17.lc_trk_g1_2
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 277)  (633 277)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.input_2_2
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (52 5)  (652 277)  (652 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (14 6)  (614 278)  (614 278)  routing T_12_17.bnr_op_4 <X> T_12_17.lc_trk_g1_4
 (15 6)  (615 278)  (615 278)  routing T_12_17.bot_op_5 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (625 278)  (625 278)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g1_6
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (14 7)  (614 279)  (614 279)  routing T_12_17.bnr_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g1_6
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (16 8)  (616 280)  (616 280)  routing T_12_17.sp12_v_t_14 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (50 8)  (650 280)  (650 280)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (616 281)  (616 281)  routing T_12_17.sp12_v_b_8 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (618 281)  (618 281)  routing T_12_17.sp12_v_t_14 <X> T_12_17.lc_trk_g2_1
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp12_v_t_9 <X> T_12_17.lc_trk_g2_2
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (14 10)  (614 282)  (614 282)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g2_4
 (25 10)  (625 282)  (625 282)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g2_6
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (16 12)  (616 284)  (616 284)  routing T_12_17.sp12_v_t_14 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 284)  (635 284)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.input_2_6
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp12_v_t_14 <X> T_12_17.lc_trk_g3_1
 (19 13)  (619 285)  (619 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 285)  (634 285)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.input_2_6
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (40 13)  (640 285)  (640 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit


LogicTile_13_17

 (6 0)  (660 272)  (660 272)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_b_0
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (47 4)  (701 276)  (701 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (1 6)  (655 278)  (655 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (669 278)  (669 278)  routing T_13_17.bot_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (1 7)  (655 279)  (655 279)  routing T_13_17.glb_netwk_4 <X> T_13_17.glb2local_0
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (15 8)  (669 280)  (669 280)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (48 8)  (702 280)  (702 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (18 9)  (672 281)  (672 281)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g2_1
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g2_5


LogicTile_14_17

 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (21 4)  (783 276)  (783 276)  routing T_15_17.sp12_h_r_3 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.sp12_h_r_3 <X> T_15_17.lc_trk_g1_3
 (10 5)  (772 277)  (772 277)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_b_4
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp12_h_r_16 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp12_h_r_16 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (783 277)  (783 277)  routing T_15_17.sp12_h_r_3 <X> T_15_17.lc_trk_g1_3
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 278)  (797 278)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.input_2_3
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (40 6)  (802 278)  (802 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (52 6)  (814 278)  (814 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (776 279)  (776 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (789 279)  (789 279)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (796 279)  (796 279)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.input_2_3
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (15 9)  (777 281)  (777 281)  routing T_15_17.sp4_v_t_29 <X> T_15_17.lc_trk_g2_0
 (16 9)  (778 281)  (778 281)  routing T_15_17.sp4_v_t_29 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0


LogicTile_16_17

 (3 5)  (819 277)  (819 277)  routing T_16_17.sp12_h_l_23 <X> T_16_17.sp12_h_r_0


LogicTile_17_17

 (8 9)  (882 281)  (882 281)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_b_7


LogicTile_18_17

 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 276)  (963 276)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.input_2_2
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (40 4)  (968 276)  (968 276)  LC_2 Logic Functioning bit
 (42 4)  (970 276)  (970 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (52 4)  (980 276)  (980 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 277)  (960 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (961 277)  (961 277)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.input_2_2
 (34 5)  (962 277)  (962 277)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.input_2_2
 (35 5)  (963 277)  (963 277)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.input_2_2
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (40 5)  (968 277)  (968 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (15 6)  (943 278)  (943 278)  routing T_18_17.top_op_5 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (946 279)  (946 279)  routing T_18_17.top_op_5 <X> T_18_17.lc_trk_g1_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (946 283)  (946 283)  routing T_18_17.sp4_r_v_b_37 <X> T_18_17.lc_trk_g2_5
 (15 13)  (943 285)  (943 285)  routing T_18_17.sp4_v_t_29 <X> T_18_17.lc_trk_g3_0
 (16 13)  (944 285)  (944 285)  routing T_18_17.sp4_v_t_29 <X> T_18_17.lc_trk_g3_0
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_19_17

 (6 12)  (988 284)  (988 284)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (11 15)  (993 287)  (993 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_46
 (13 15)  (995 287)  (995 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_46


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (9 1)  (1099 273)  (1099 273)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_v_b_1
 (12 5)  (1102 277)  (1102 277)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_5
 (8 10)  (1098 282)  (1098 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42
 (9 10)  (1099 282)  (1099 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42
 (10 10)  (1100 282)  (1100 282)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_l_42


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (1146 276)  (1146 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


RAM_Tile_25_17

 (4 5)  (1310 277)  (1310 277)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_3
 (6 5)  (1312 277)  (1312 277)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_3


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_29_17

 (3 4)  (1513 276)  (1513 276)  routing T_29_17.sp12_v_b_0 <X> T_29_17.sp12_h_r_0
 (3 5)  (1513 277)  (1513 277)  routing T_29_17.sp12_v_b_0 <X> T_29_17.sp12_h_r_0
 (5 8)  (1515 280)  (1515 280)  routing T_29_17.sp4_h_l_38 <X> T_29_17.sp4_h_r_6
 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_38 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_gbuf/in
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 6)  (1731 278)  (1731 278)  routing T_33_17.span12_horz_7 <X> T_33_17.lc_trk_g0_7
 (7 6)  (1733 278)  (1733 278)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (1734 278)  (1734 278)  routing T_33_17.span12_horz_7 <X> T_33_17.lc_trk_g0_7
 (8 7)  (1734 279)  (1734 279)  routing T_33_17.span12_horz_7 <X> T_33_17.lc_trk_g0_7
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (5 4)  (12 260)  (12 260)  routing T_0_16.span4_vert_b_13 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 260)  (9 260)  routing T_0_16.span4_vert_b_13 <X> T_0_16.lc_trk_g0_5
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_11_16

 (8 0)  (554 256)  (554 256)  routing T_11_16.sp4_v_b_7 <X> T_11_16.sp4_h_r_1
 (9 0)  (555 256)  (555 256)  routing T_11_16.sp4_v_b_7 <X> T_11_16.sp4_h_r_1
 (10 0)  (556 256)  (556 256)  routing T_11_16.sp4_v_b_7 <X> T_11_16.sp4_h_r_1
 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 257)  (570 257)  routing T_11_16.bot_op_2 <X> T_11_16.lc_trk_g0_2
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (41 1)  (587 257)  (587 257)  LC_0 Logic Functioning bit
 (43 1)  (589 257)  (589 257)  LC_0 Logic Functioning bit
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 258)  (570 258)  routing T_11_16.bot_op_7 <X> T_11_16.lc_trk_g0_7
 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (50 2)  (596 258)  (596 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (561 259)  (561 259)  routing T_11_16.bot_op_4 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 260)  (564 260)  routing T_11_16.bnr_op_1 <X> T_11_16.lc_trk_g1_1
 (21 4)  (567 260)  (567 260)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (42 4)  (588 260)  (588 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (46 4)  (592 260)  (592 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 260)  (596 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 261)  (546 261)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (18 5)  (564 261)  (564 261)  routing T_11_16.bnr_op_1 <X> T_11_16.lc_trk_g1_1
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (43 5)  (589 261)  (589 261)  LC_2 Logic Functioning bit
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (42 6)  (588 262)  (588 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (568 263)  (568 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 263)  (570 263)  routing T_11_16.bot_op_6 <X> T_11_16.lc_trk_g1_6
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (15 8)  (561 264)  (561 264)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g2_1
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 264)  (576 264)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (46 8)  (592 264)  (592 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (593 264)  (593 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (573 265)  (573 265)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (51 9)  (597 265)  (597 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (598 265)  (598 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (1 10)  (547 266)  (547 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (4 10)  (550 266)  (550 266)  routing T_11_16.sp4_h_r_0 <X> T_11_16.sp4_v_t_43
 (6 10)  (552 266)  (552 266)  routing T_11_16.sp4_h_r_0 <X> T_11_16.sp4_v_t_43
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (567 266)  (567 266)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 266)  (570 266)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g2_7
 (1 11)  (547 267)  (547 267)  routing T_11_16.glb_netwk_4 <X> T_11_16.glb2local_2
 (5 11)  (551 267)  (551 267)  routing T_11_16.sp4_h_r_0 <X> T_11_16.sp4_v_t_43
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (11 12)  (557 268)  (557 268)  routing T_11_16.sp4_h_r_6 <X> T_11_16.sp4_v_b_11
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g3_1
 (21 12)  (567 268)  (567 268)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g3_3
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g3_3
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 269)  (574 269)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 269)  (579 269)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_6
 (34 13)  (580 269)  (580 269)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_6
 (35 13)  (581 269)  (581 269)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_6
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (40 13)  (586 269)  (586 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (11 0)  (611 256)  (611 256)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_v_b_2
 (13 0)  (613 256)  (613 256)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_v_b_2
 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (621 256)  (621 256)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (18 1)  (618 257)  (618 257)  routing T_12_16.sp4_r_v_b_34 <X> T_12_16.lc_trk_g0_1
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (616 258)  (616 258)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 258)  (618 258)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g0_5
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (18 3)  (618 259)  (618 259)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g0_5
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (0 4)  (600 260)  (600 260)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (615 260)  (615 260)  routing T_12_16.sp4_v_b_17 <X> T_12_16.lc_trk_g1_1
 (16 4)  (616 260)  (616 260)  routing T_12_16.sp4_v_b_17 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (621 260)  (621 260)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g1_3
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (21 5)  (621 261)  (621 261)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g1_3
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 261)  (623 261)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g1_2
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (15 6)  (615 262)  (615 262)  routing T_12_16.bot_op_5 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (46 6)  (646 262)  (646 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (648 262)  (648 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (650 262)  (650 262)  Cascade bit: LH_LC03_inmux02_5

 (19 7)  (619 263)  (619 263)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (52 7)  (652 263)  (652 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (3 8)  (603 264)  (603 264)  routing T_12_16.sp12_h_r_1 <X> T_12_16.sp12_v_b_1
 (25 8)  (625 264)  (625 264)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g2_2
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (3 9)  (603 265)  (603 265)  routing T_12_16.sp12_h_r_1 <X> T_12_16.sp12_v_b_1
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp12_v_b_16 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp12_v_b_16 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 265)  (623 265)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g2_2
 (24 9)  (624 265)  (624 265)  routing T_12_16.sp4_h_r_34 <X> T_12_16.lc_trk_g2_2
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (46 10)  (646 266)  (646 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 267)  (623 267)  routing T_12_16.sp12_v_b_14 <X> T_12_16.lc_trk_g2_6
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 267)  (630 267)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (48 11)  (648 267)  (648 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (614 270)  (614 270)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g3_4
 (25 14)  (625 270)  (625 270)  routing T_12_16.bnl_op_6 <X> T_12_16.lc_trk_g3_6
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_7
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (53 14)  (653 270)  (653 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 271)  (625 271)  routing T_12_16.bnl_op_6 <X> T_12_16.lc_trk_g3_6
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 271)  (633 271)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_7
 (34 15)  (634 271)  (634 271)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.input_2_7
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit
 (46 15)  (646 271)  (646 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (652 271)  (652 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_16

 (4 0)  (658 256)  (658 256)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_v_b_0
 (14 0)  (668 256)  (668 256)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (51 0)  (705 256)  (705 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (659 257)  (659 257)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_v_b_0
 (15 1)  (669 257)  (669 257)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 257)  (677 257)  routing T_13_16.sp12_h_r_10 <X> T_13_16.lc_trk_g0_2
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (44 1)  (698 257)  (698 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (670 258)  (670 258)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 258)  (672 258)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (25 2)  (679 258)  (679 258)  routing T_13_16.bnr_op_6 <X> T_13_16.lc_trk_g0_6
 (5 3)  (659 259)  (659 259)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_v_t_37
 (18 3)  (672 259)  (672 259)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.bnr_op_6 <X> T_13_16.lc_trk_g0_6
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_5
 (21 4)  (675 260)  (675 260)  routing T_13_16.lft_op_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.lft_op_3 <X> T_13_16.lc_trk_g1_3
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 261)  (679 261)  routing T_13_16.sp4_r_v_b_26 <X> T_13_16.lc_trk_g1_2
 (14 6)  (668 262)  (668 262)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g1_4
 (21 6)  (675 262)  (675 262)  routing T_13_16.wire_logic_cluster/lc_7/out <X> T_13_16.lc_trk_g1_7
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 263)  (677 263)  routing T_13_16.sp4_v_b_22 <X> T_13_16.lc_trk_g1_6
 (24 7)  (678 263)  (678 263)  routing T_13_16.sp4_v_b_22 <X> T_13_16.lc_trk_g1_6
 (15 8)  (669 264)  (669 264)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g2_1
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (679 264)  (679 264)  routing T_13_16.bnl_op_2 <X> T_13_16.lc_trk_g2_2
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (46 8)  (700 264)  (700 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (705 264)  (705 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 265)  (679 265)  routing T_13_16.bnl_op_2 <X> T_13_16.lc_trk_g2_2
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (48 9)  (702 265)  (702 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (47 10)  (701 266)  (701 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_5
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (44 11)  (698 267)  (698 267)  LC_5 Logic Functioning bit
 (14 12)  (668 268)  (668 268)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g3_0
 (15 12)  (669 268)  (669 268)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g3_1
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (672 269)  (672 269)  routing T_13_16.sp4_h_r_25 <X> T_13_16.lc_trk_g3_1
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 270)  (668 270)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 270)  (672 270)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g3_5
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (46 14)  (700 270)  (700 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_h_r_44 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit
 (44 15)  (698 271)  (698 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (11 8)  (719 264)  (719 264)  routing T_14_16.sp4_h_l_39 <X> T_14_16.sp4_v_b_8
 (13 8)  (721 264)  (721 264)  routing T_14_16.sp4_h_l_39 <X> T_14_16.sp4_v_b_8
 (12 9)  (720 265)  (720 265)  routing T_14_16.sp4_h_l_39 <X> T_14_16.sp4_v_b_8
 (10 14)  (718 270)  (718 270)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_h_l_47


LogicTile_15_16

 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (46 0)  (808 256)  (808 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (768 257)  (768 257)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_h_r_0
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (25 2)  (787 258)  (787 258)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g0_6
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 258)  (797 258)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.input_2_1
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g0_6
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 259)  (795 259)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.input_2_1
 (34 3)  (796 259)  (796 259)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.input_2_1
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (48 3)  (810 259)  (810 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (773 260)  (773 260)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_b_5
 (13 4)  (775 260)  (775 260)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_b_5
 (12 5)  (774 261)  (774 261)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_b_5
 (16 5)  (778 261)  (778 261)  routing T_15_16.sp12_h_r_8 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (11 6)  (773 262)  (773 262)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_t_40
 (3 8)  (765 264)  (765 264)  routing T_15_16.sp12_v_t_22 <X> T_15_16.sp12_v_b_1
 (13 8)  (775 264)  (775 264)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_v_b_8
 (21 8)  (783 264)  (783 264)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g2_3
 (25 8)  (787 264)  (787 264)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g2_2
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g2_2
 (4 12)  (766 268)  (766 268)  routing T_15_16.sp4_h_l_38 <X> T_15_16.sp4_v_b_9
 (6 12)  (768 268)  (768 268)  routing T_15_16.sp4_h_l_38 <X> T_15_16.sp4_v_b_9
 (15 12)  (777 268)  (777 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (5 13)  (767 269)  (767 269)  routing T_15_16.sp4_h_l_38 <X> T_15_16.sp4_v_b_9
 (14 14)  (776 270)  (776 270)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g3_4
 (15 15)  (777 271)  (777 271)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_16_16

 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (44 0)  (860 256)  (860 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_b_0
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (45 1)  (861 257)  (861 257)  LC_0 Logic Functioning bit
 (50 1)  (866 257)  (866 257)  Carry_In_Mux bit 

 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (44 2)  (860 258)  (860 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (41 3)  (857 259)  (857 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (45 3)  (861 259)  (861 259)  LC_1 Logic Functioning bit
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 260)  (841 260)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g1_2
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (44 4)  (860 260)  (860 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (41 5)  (857 261)  (857 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (45 5)  (861 261)  (861 261)  LC_2 Logic Functioning bit
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (21 6)  (837 262)  (837 262)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 262)  (841 262)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g1_6
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (44 6)  (860 262)  (860 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (45 7)  (861 263)  (861 263)  LC_3 Logic Functioning bit
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 264)  (844 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (44 8)  (860 264)  (860 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (45 9)  (861 265)  (861 265)  LC_4 Logic Functioning bit
 (19 10)  (835 266)  (835 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (44 10)  (860 266)  (860 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (45 11)  (861 267)  (861 267)  LC_5 Logic Functioning bit
 (48 11)  (864 267)  (864 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (830 268)  (830 268)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g3_0
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (44 12)  (860 268)  (860 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (45 13)  (861 269)  (861 269)  LC_6 Logic Functioning bit
 (48 13)  (864 269)  (864 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 270)  (816 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 270)  (830 270)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g3_4
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_r_45 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_r_45 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.sp4_h_r_45 <X> T_16_16.lc_trk_g3_5
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (0 15)  (816 271)  (816 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (834 271)  (834 271)  routing T_16_16.sp4_h_r_45 <X> T_16_16.lc_trk_g3_5
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit
 (45 15)  (861 271)  (861 271)  LC_7 Logic Functioning bit
 (48 15)  (864 271)  (864 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (6 0)  (880 256)  (880 256)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_b_0
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp12_h_r_11 <X> T_17_16.lc_trk_g1_3
 (0 5)  (874 261)  (874 261)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_3
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (48 6)  (922 262)  (922 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (901 263)  (901 263)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (12 10)  (886 266)  (886 266)  routing T_17_16.sp4_v_b_8 <X> T_17_16.sp4_h_l_45
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (48 10)  (922 266)  (922 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 267)  (910 267)  LC_5 Logic Functioning bit
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (40 11)  (914 267)  (914 267)  LC_5 Logic Functioning bit
 (42 11)  (916 267)  (916 267)  LC_5 Logic Functioning bit
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_r_v_b_41 <X> T_17_16.lc_trk_g3_1
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_r_v_b_43 <X> T_17_16.lc_trk_g3_3
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (888 271)  (888 271)  routing T_17_16.sp4_r_v_b_44 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_18_16

 (19 2)  (947 258)  (947 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (930 260)  (930 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 6)  (947 262)  (947 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (12 7)  (940 263)  (940 263)  routing T_18_16.sp4_h_l_40 <X> T_18_16.sp4_v_t_40
 (19 8)  (947 264)  (947 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_16

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1
 (5 3)  (987 259)  (987 259)  routing T_19_16.sp4_h_l_37 <X> T_19_16.sp4_v_t_37


LogicTile_20_16

 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_v_t_23 <X> T_24_16.sp12_h_l_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_11_15

 (21 0)  (567 240)  (567 240)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 240)  (576 240)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 240)  (580 240)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (40 0)  (586 240)  (586 240)  LC_0 Logic Functioning bit
 (41 0)  (587 240)  (587 240)  LC_0 Logic Functioning bit
 (42 0)  (588 240)  (588 240)  LC_0 Logic Functioning bit
 (43 0)  (589 240)  (589 240)  LC_0 Logic Functioning bit
 (15 1)  (561 241)  (561 241)  routing T_11_15.bot_op_0 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 241)  (570 241)  routing T_11_15.bot_op_2 <X> T_11_15.lc_trk_g0_2
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (40 1)  (586 241)  (586 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (42 1)  (588 241)  (588 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (53 1)  (599 241)  (599 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (21 2)  (567 242)  (567 242)  routing T_11_15.bnr_op_7 <X> T_11_15.lc_trk_g0_7
 (22 2)  (568 242)  (568 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (571 242)  (571 242)  routing T_11_15.bnr_op_6 <X> T_11_15.lc_trk_g0_6
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (15 3)  (561 243)  (561 243)  routing T_11_15.bot_op_4 <X> T_11_15.lc_trk_g0_4
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (567 243)  (567 243)  routing T_11_15.bnr_op_7 <X> T_11_15.lc_trk_g0_7
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 243)  (571 243)  routing T_11_15.bnr_op_6 <X> T_11_15.lc_trk_g0_6
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 243)  (574 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 243)  (579 243)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.input_2_1
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (48 3)  (594 243)  (594 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (599 243)  (599 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (567 244)  (567 244)  routing T_11_15.bnr_op_3 <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 244)  (574 244)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 244)  (576 244)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 244)  (577 244)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (21 5)  (567 245)  (567 245)  routing T_11_15.bnr_op_3 <X> T_11_15.lc_trk_g1_3
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 245)  (570 245)  routing T_11_15.bot_op_2 <X> T_11_15.lc_trk_g1_2
 (27 5)  (573 245)  (573 245)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 245)  (578 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (580 245)  (580 245)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.input_2_2
 (35 5)  (581 245)  (581 245)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.input_2_2
 (14 6)  (560 246)  (560 246)  routing T_11_15.bnr_op_4 <X> T_11_15.lc_trk_g1_4
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.bnr_op_5 <X> T_11_15.lc_trk_g1_5
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 246)  (576 246)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (46 6)  (592 246)  (592 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (560 247)  (560 247)  routing T_11_15.bnr_op_4 <X> T_11_15.lc_trk_g1_4
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (564 247)  (564 247)  routing T_11_15.bnr_op_5 <X> T_11_15.lc_trk_g1_5
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (40 7)  (586 247)  (586 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (53 7)  (599 247)  (599 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (560 248)  (560 248)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g2_0
 (15 8)  (561 248)  (561 248)  routing T_11_15.tnr_op_1 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 248)  (570 248)  routing T_11_15.tnr_op_3 <X> T_11_15.lc_trk_g2_3
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 248)  (576 248)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (586 248)  (586 248)  LC_4 Logic Functioning bit
 (50 8)  (596 248)  (596 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (586 249)  (586 249)  LC_4 Logic Functioning bit
 (15 10)  (561 250)  (561 250)  routing T_11_15.tnr_op_5 <X> T_11_15.lc_trk_g2_5
 (17 10)  (563 250)  (563 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (570 250)  (570 250)  routing T_11_15.tnr_op_7 <X> T_11_15.lc_trk_g2_7
 (26 10)  (572 250)  (572 250)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (50 10)  (596 250)  (596 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 250)  (597 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (573 251)  (573 251)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (21 12)  (567 252)  (567 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g3_3
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 252)  (577 252)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 252)  (579 252)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (46 12)  (592 252)  (592 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (572 253)  (572 253)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 253)  (573 253)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 253)  (578 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 253)  (579 253)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.input_2_6
 (39 13)  (585 253)  (585 253)  LC_6 Logic Functioning bit
 (16 14)  (562 254)  (562 254)  routing T_11_15.sp4_v_b_37 <X> T_11_15.lc_trk_g3_5
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 254)  (564 254)  routing T_11_15.sp4_v_b_37 <X> T_11_15.lc_trk_g3_5
 (31 14)  (577 254)  (577 254)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (50 14)  (596 254)  (596 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (564 255)  (564 255)  routing T_11_15.sp4_v_b_37 <X> T_11_15.lc_trk_g3_5
 (26 15)  (572 255)  (572 255)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 255)  (574 255)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g0_3
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (51 0)  (651 240)  (651 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (614 241)  (614 241)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g0_0
 (15 1)  (615 241)  (615 241)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 242)  (614 242)  routing T_12_15.lft_op_4 <X> T_12_15.lc_trk_g0_4
 (15 2)  (615 242)  (615 242)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g0_5
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 242)  (618 242)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g0_5
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 242)  (624 242)  routing T_12_15.top_op_7 <X> T_12_15.lc_trk_g0_7
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 242)  (635 242)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.input_2_1
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (46 2)  (646 242)  (646 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (648 242)  (648 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (615 243)  (615 243)  routing T_12_15.lft_op_4 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (621 243)  (621 243)  routing T_12_15.top_op_7 <X> T_12_15.lc_trk_g0_7
 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.input_2_1
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (53 3)  (653 243)  (653 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (604 244)  (604 244)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_v_b_3
 (6 4)  (606 244)  (606 244)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_v_b_3
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 245)  (600 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (21 6)  (621 246)  (621 246)  routing T_12_15.lft_op_7 <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.lft_op_7 <X> T_12_15.lc_trk_g1_7
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (50 6)  (650 246)  (650 246)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.bnl_op_1 <X> T_12_15.lc_trk_g2_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (14 9)  (614 249)  (614 249)  routing T_12_15.sp4_r_v_b_32 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (618 249)  (618 249)  routing T_12_15.bnl_op_1 <X> T_12_15.lc_trk_g2_1
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_h_l_15 <X> T_12_15.lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.sp4_h_l_15 <X> T_12_15.lc_trk_g2_2
 (25 9)  (625 249)  (625 249)  routing T_12_15.sp4_h_l_15 <X> T_12_15.lc_trk_g2_2
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 249)  (633 249)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_4
 (34 9)  (634 249)  (634 249)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_4
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 250)  (618 250)  routing T_12_15.bnl_op_5 <X> T_12_15.lc_trk_g2_5
 (21 10)  (621 250)  (621 250)  routing T_12_15.sp4_v_t_18 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 250)  (623 250)  routing T_12_15.sp4_v_t_18 <X> T_12_15.lc_trk_g2_7
 (25 10)  (625 250)  (625 250)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g2_6
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (40 10)  (640 250)  (640 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (50 10)  (650 250)  (650 250)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (614 251)  (614 251)  routing T_12_15.tnl_op_4 <X> T_12_15.lc_trk_g2_4
 (15 11)  (615 251)  (615 251)  routing T_12_15.tnl_op_4 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 251)  (618 251)  routing T_12_15.bnl_op_5 <X> T_12_15.lc_trk_g2_5
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (51 11)  (651 251)  (651 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (8 12)  (608 252)  (608 252)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_h_r_10
 (9 12)  (609 252)  (609 252)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_h_r_10
 (14 12)  (614 252)  (614 252)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (21 12)  (621 252)  (621 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (15 13)  (615 253)  (615 253)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 253)  (635 253)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.input_2_6
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 254)  (625 254)  routing T_12_15.bnl_op_6 <X> T_12_15.lc_trk_g3_6
 (26 14)  (626 254)  (626 254)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (50 14)  (650 254)  (650 254)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 255)  (614 255)  routing T_12_15.sp4_r_v_b_44 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.bnl_op_6 <X> T_12_15.lc_trk_g3_6
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 255)  (628 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 240)  (689 240)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_0
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.input_2_0
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 4)  (668 244)  (668 244)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (1 6)  (655 246)  (655 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (675 246)  (675 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (1 7)  (655 247)  (655 247)  routing T_13_15.glb_netwk_4 <X> T_13_15.glb2local_0
 (8 7)  (662 247)  (662 247)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_t_41
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_r_v_b_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (10 12)  (664 252)  (664 252)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_r_10
 (8 13)  (662 253)  (662 253)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_10
 (9 13)  (663 253)  (663 253)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_10
 (10 13)  (664 253)  (664 253)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_10
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 254)  (666 254)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_l_46
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (25 14)  (679 254)  (679 254)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g3_6
 (11 15)  (665 255)  (665 255)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_l_46
 (13 15)  (667 255)  (667 255)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_l_46
 (18 15)  (672 255)  (672 255)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 255)  (677 255)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g3_6


LogicTile_14_15

 (19 2)  (727 242)  (727 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 3)  (719 243)  (719 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_h_l_39
 (13 3)  (721 243)  (721 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_h_l_39
 (19 4)  (727 244)  (727 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (25 8)  (733 248)  (733 248)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (11 11)  (719 251)  (719 251)  routing T_14_15.sp4_h_r_0 <X> T_14_15.sp4_h_l_45
 (13 11)  (721 251)  (721 251)  routing T_14_15.sp4_h_r_0 <X> T_14_15.sp4_h_l_45
 (13 12)  (721 252)  (721 252)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_b_11
 (25 12)  (733 252)  (733 252)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (12 13)  (720 253)  (720 253)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_b_11
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (26 13)  (734 253)  (734 253)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (14 15)  (722 255)  (722 255)  routing T_14_15.sp4_r_v_b_44 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_15_15

 (11 8)  (773 248)  (773 248)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_b_8


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (48 1)  (864 241)  (864 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_1 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (21 3)  (837 243)  (837 243)  routing T_16_15.sp4_r_v_b_31 <X> T_16_15.lc_trk_g0_7
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 245)  (816 245)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (16 11)  (832 251)  (832 251)  routing T_16_15.sp12_v_b_12 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (14 13)  (830 253)  (830 253)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g3_0
 (15 13)  (831 253)  (831 253)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g3_0
 (16 13)  (832 253)  (832 253)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (835 255)  (835 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_15

 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (900 242)  (900 242)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 242)  (905 242)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (39 2)  (913 242)  (913 242)  LC_1 Logic Functioning bit
 (41 2)  (915 242)  (915 242)  LC_1 Logic Functioning bit
 (43 2)  (917 242)  (917 242)  LC_1 Logic Functioning bit
 (45 2)  (919 242)  (919 242)  LC_1 Logic Functioning bit
 (48 2)  (922 242)  (922 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (28 3)  (902 243)  (902 243)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (38 3)  (912 243)  (912 243)  LC_1 Logic Functioning bit
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (8 5)  (882 245)  (882 245)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_b_4
 (9 5)  (883 245)  (883 245)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_b_4
 (10 5)  (884 245)  (884 245)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_b_4
 (12 5)  (886 245)  (886 245)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_b_5
 (16 6)  (890 246)  (890 246)  routing T_17_15.sp4_v_b_13 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.sp4_v_b_13 <X> T_17_15.lc_trk_g1_5
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 246)  (897 246)  routing T_17_15.sp12_h_l_12 <X> T_17_15.lc_trk_g1_7
 (26 6)  (900 246)  (900 246)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 246)  (908 246)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (39 6)  (913 246)  (913 246)  LC_3 Logic Functioning bit
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (48 6)  (922 246)  (922 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (892 247)  (892 247)  routing T_17_15.sp4_v_b_13 <X> T_17_15.lc_trk_g1_5
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 247)  (904 247)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.sp4_h_l_24 <X> T_17_15.lc_trk_g2_5
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 254)  (895 254)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 254)  (897 254)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g3_7
 (24 14)  (898 254)  (898 254)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g3_7
 (21 15)  (895 255)  (895 255)  routing T_17_15.sp4_h_l_34 <X> T_17_15.lc_trk_g3_7


LogicTile_18_15

 (2 0)  (930 240)  (930 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (933 242)  (933 242)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_37
 (26 2)  (954 242)  (954 242)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 242)  (961 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (51 2)  (979 242)  (979 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (4 3)  (932 243)  (932 243)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_37
 (6 3)  (934 243)  (934 243)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_37
 (27 3)  (955 243)  (955 243)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (19 4)  (947 244)  (947 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (16 9)  (944 249)  (944 249)  routing T_18_15.sp12_v_b_8 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (5 10)  (933 250)  (933 250)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_43
 (6 11)  (934 251)  (934 251)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_43
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (3 12)  (931 252)  (931 252)  routing T_18_15.sp12_v_t_22 <X> T_18_15.sp12_h_r_1
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_v_t_41 <X> T_18_15.sp4_h_l_47
 (9 14)  (937 254)  (937 254)  routing T_18_15.sp4_v_t_41 <X> T_18_15.sp4_h_l_47
 (10 14)  (938 254)  (938 254)  routing T_18_15.sp4_v_t_41 <X> T_18_15.sp4_h_l_47
 (14 15)  (942 255)  (942 255)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g3_4
 (16 15)  (944 255)  (944 255)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_22_15

 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_v_t_23 <X> T_22_15.sp12_h_l_23


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 0)  (1567 240)  (1567 240)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_v_b_0
 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 9)  (1567 249)  (1567 249)  routing T_30_15.sp12_h_l_22 <X> T_30_15.sp12_v_b_1


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_11_14

 (14 0)  (560 224)  (560 224)  routing T_11_14.bnr_op_0 <X> T_11_14.lc_trk_g0_0
 (17 0)  (563 224)  (563 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 224)  (564 224)  routing T_11_14.bnr_op_1 <X> T_11_14.lc_trk_g0_1
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.top_op_3 <X> T_11_14.lc_trk_g0_3
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_0
 (41 0)  (587 224)  (587 224)  LC_0 Logic Functioning bit
 (14 1)  (560 225)  (560 225)  routing T_11_14.bnr_op_0 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (564 225)  (564 225)  routing T_11_14.bnr_op_1 <X> T_11_14.lc_trk_g0_1
 (21 1)  (567 225)  (567 225)  routing T_11_14.top_op_3 <X> T_11_14.lc_trk_g0_3
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 225)  (576 225)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 225)  (579 225)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_0
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 226)  (570 226)  routing T_11_14.bot_op_7 <X> T_11_14.lc_trk_g0_7
 (27 2)  (573 226)  (573 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (50 2)  (596 226)  (596 226)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.sp4_r_v_b_30 <X> T_11_14.lc_trk_g0_6
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (47 3)  (593 227)  (593 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (45 4)  (591 228)  (591 228)  LC_2 Logic Functioning bit
 (46 4)  (592 228)  (592 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 228)  (596 228)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 229)  (560 229)  routing T_11_14.top_op_0 <X> T_11_14.lc_trk_g1_0
 (15 5)  (561 229)  (561 229)  routing T_11_14.top_op_0 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 229)  (574 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (42 5)  (588 229)  (588 229)  LC_2 Logic Functioning bit
 (46 5)  (592 229)  (592 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (599 229)  (599 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (13 6)  (559 230)  (559 230)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_v_t_40
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 230)  (586 230)  LC_3 Logic Functioning bit
 (42 6)  (588 230)  (588 230)  LC_3 Logic Functioning bit
 (12 7)  (558 231)  (558 231)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_v_t_40
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (40 7)  (586 231)  (586 231)  LC_3 Logic Functioning bit
 (41 7)  (587 231)  (587 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (43 7)  (589 231)  (589 231)  LC_3 Logic Functioning bit
 (9 8)  (555 232)  (555 232)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_r_7
 (21 8)  (567 232)  (567 232)  routing T_11_14.rgt_op_3 <X> T_11_14.lc_trk_g2_3
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.rgt_op_3 <X> T_11_14.lc_trk_g2_3
 (27 8)  (573 232)  (573 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 232)  (574 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (48 8)  (594 232)  (594 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (596 232)  (596 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 233)  (561 233)  routing T_11_14.sp4_v_t_29 <X> T_11_14.lc_trk_g2_0
 (16 9)  (562 233)  (562 233)  routing T_11_14.sp4_v_t_29 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 233)  (571 233)  routing T_11_14.sp4_r_v_b_34 <X> T_11_14.lc_trk_g2_2
 (26 9)  (572 233)  (572 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 233)  (573 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (46 9)  (592 233)  (592 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (599 233)  (599 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (560 234)  (560 234)  routing T_11_14.rgt_op_4 <X> T_11_14.lc_trk_g2_4
 (26 10)  (572 234)  (572 234)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 234)  (579 234)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (46 10)  (592 234)  (592 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (561 235)  (561 235)  routing T_11_14.rgt_op_4 <X> T_11_14.lc_trk_g2_4
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (15 12)  (561 236)  (561 236)  routing T_11_14.sp4_h_r_25 <X> T_11_14.lc_trk_g3_1
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_h_r_25 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g3_3
 (25 12)  (571 236)  (571 236)  routing T_11_14.wire_logic_cluster/lc_2/out <X> T_11_14.lc_trk_g3_2
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (587 236)  (587 236)  LC_6 Logic Functioning bit
 (42 12)  (588 236)  (588 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (50 12)  (596 236)  (596 236)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (564 237)  (564 237)  routing T_11_14.sp4_h_r_25 <X> T_11_14.lc_trk_g3_1
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (41 13)  (587 237)  (587 237)  LC_6 Logic Functioning bit
 (42 13)  (588 237)  (588 237)  LC_6 Logic Functioning bit
 (43 13)  (589 237)  (589 237)  LC_6 Logic Functioning bit
 (14 14)  (560 238)  (560 238)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g3_4
 (15 14)  (561 238)  (561 238)  routing T_11_14.sp4_v_t_32 <X> T_11_14.lc_trk_g3_5
 (16 14)  (562 238)  (562 238)  routing T_11_14.sp4_v_t_32 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (569 239)  (569 239)  routing T_11_14.sp12_v_b_14 <X> T_11_14.lc_trk_g3_6


LogicTile_12_14

 (5 0)  (605 224)  (605 224)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_h_r_0
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (40 0)  (640 224)  (640 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (43 0)  (643 224)  (643 224)  LC_0 Logic Functioning bit
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (46 0)  (646 224)  (646 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (606 225)  (606 225)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_h_r_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (40 1)  (640 225)  (640 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (50 1)  (650 225)  (650 225)  Carry_In_Mux bit 

 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 226)  (615 226)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (625 226)  (625 226)  routing T_12_14.sp4_h_l_11 <X> T_12_14.lc_trk_g0_6
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (52 2)  (652 226)  (652 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (618 227)  (618 227)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g0_5
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 227)  (623 227)  routing T_12_14.sp4_h_l_11 <X> T_12_14.lc_trk_g0_6
 (24 3)  (624 227)  (624 227)  routing T_12_14.sp4_h_l_11 <X> T_12_14.lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.sp4_h_l_11 <X> T_12_14.lc_trk_g0_6
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 228)  (621 228)  routing T_12_14.sp12_h_r_3 <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 228)  (624 228)  routing T_12_14.sp12_h_r_3 <X> T_12_14.lc_trk_g1_3
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (52 4)  (652 228)  (652 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (21 5)  (621 229)  (621 229)  routing T_12_14.sp12_h_r_3 <X> T_12_14.lc_trk_g1_3
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g1_5
 (21 6)  (621 230)  (621 230)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g1_7
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (46 6)  (646 230)  (646 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (652 230)  (652 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (51 7)  (651 231)  (651 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (616 232)  (616 232)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g2_1
 (25 8)  (625 232)  (625 232)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (26 8)  (626 232)  (626 232)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (51 8)  (651 232)  (651 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (618 233)  (618 233)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g2_1
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 233)  (623 233)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (25 9)  (625 233)  (625 233)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (46 9)  (646 233)  (646 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (21 11)  (621 235)  (621 235)  routing T_12_14.sp4_r_v_b_39 <X> T_12_14.lc_trk_g2_7
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (21 14)  (621 238)  (621 238)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 238)  (623 238)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (25 14)  (625 238)  (625 238)  routing T_12_14.sp4_v_b_30 <X> T_12_14.lc_trk_g3_6
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (621 239)  (621 239)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 239)  (623 239)  routing T_12_14.sp4_v_b_30 <X> T_12_14.lc_trk_g3_6
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (9 0)  (663 224)  (663 224)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_h_r_1
 (10 0)  (664 224)  (664 224)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_h_r_1
 (12 0)  (666 224)  (666 224)  routing T_13_14.sp4_v_b_8 <X> T_13_14.sp4_h_r_2
 (15 0)  (669 224)  (669 224)  routing T_13_14.sp4_h_r_1 <X> T_13_14.lc_trk_g0_1
 (16 0)  (670 224)  (670 224)  routing T_13_14.sp4_h_r_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (11 1)  (665 225)  (665 225)  routing T_13_14.sp4_v_b_8 <X> T_13_14.sp4_h_r_2
 (13 1)  (667 225)  (667 225)  routing T_13_14.sp4_v_b_8 <X> T_13_14.sp4_h_r_2
 (18 1)  (672 225)  (672 225)  routing T_13_14.sp4_h_r_1 <X> T_13_14.lc_trk_g0_1
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (662 226)  (662 226)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_l_36
 (9 2)  (663 226)  (663 226)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_l_36
 (10 2)  (664 226)  (664 226)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_l_36
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 226)  (677 226)  routing T_13_14.sp4_v_b_23 <X> T_13_14.lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.sp4_v_b_23 <X> T_13_14.lc_trk_g0_7
 (12 3)  (666 227)  (666 227)  routing T_13_14.sp4_h_l_39 <X> T_13_14.sp4_v_t_39
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (658 228)  (658 228)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_v_b_3
 (6 4)  (660 228)  (660 228)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_v_b_3
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.input_2_2
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (46 4)  (700 228)  (700 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (707 228)  (707 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 229)  (688 229)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.input_2_2
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (46 5)  (700 229)  (700 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (705 229)  (705 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (706 229)  (706 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (668 230)  (668 230)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (15 6)  (669 230)  (669 230)  routing T_13_14.sp4_h_r_13 <X> T_13_14.lc_trk_g1_5
 (16 6)  (670 230)  (670 230)  routing T_13_14.sp4_h_r_13 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.sp4_h_r_13 <X> T_13_14.lc_trk_g1_5
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 230)  (677 230)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 230)  (689 230)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.input_2_3
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (15 7)  (669 231)  (669 231)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (675 231)  (675 231)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.bot_op_6 <X> T_13_14.lc_trk_g1_6
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 231)  (686 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (689 231)  (689 231)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.input_2_3
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (9 8)  (663 232)  (663 232)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_r_7
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (40 8)  (694 232)  (694 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (46 8)  (700 232)  (700 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 233)  (669 233)  routing T_13_14.sp4_v_t_29 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_v_t_29 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (48 9)  (702 233)  (702 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g2_5
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (51 10)  (705 234)  (705 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (15 12)  (669 236)  (669 236)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (679 236)  (679 236)  routing T_13_14.bnl_op_2 <X> T_13_14.lc_trk_g3_2
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (40 12)  (694 236)  (694 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (47 12)  (701 236)  (701 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (707 236)  (707 236)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (18 13)  (672 237)  (672 237)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g3_1
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.bnl_op_2 <X> T_13_14.lc_trk_g3_2
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 238)  (672 238)  routing T_13_14.bnl_op_5 <X> T_13_14.lc_trk_g3_5
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 238)  (677 238)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (8 15)  (662 239)  (662 239)  routing T_13_14.sp4_v_b_7 <X> T_13_14.sp4_v_t_47
 (10 15)  (664 239)  (664 239)  routing T_13_14.sp4_v_b_7 <X> T_13_14.sp4_v_t_47
 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g3_4
 (15 15)  (669 239)  (669 239)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (672 239)  (672 239)  routing T_13_14.bnl_op_5 <X> T_13_14.lc_trk_g3_5
 (21 15)  (675 239)  (675 239)  routing T_13_14.sp4_h_r_31 <X> T_13_14.lc_trk_g3_7
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6


LogicTile_14_14

 (25 0)  (733 224)  (733 224)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g0_2
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 225)  (731 225)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (11 2)  (719 226)  (719 226)  routing T_14_14.sp4_h_l_44 <X> T_14_14.sp4_v_t_39
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (50 2)  (758 226)  (758 226)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (716 227)  (716 227)  routing T_14_14.sp4_h_r_1 <X> T_14_14.sp4_v_t_36
 (9 3)  (717 227)  (717 227)  routing T_14_14.sp4_h_r_1 <X> T_14_14.sp4_v_t_36
 (18 3)  (726 227)  (726 227)  routing T_14_14.sp4_r_v_b_29 <X> T_14_14.lc_trk_g0_5
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 230)  (743 230)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.input_2_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (18 7)  (726 231)  (726 231)  routing T_14_14.sp4_r_v_b_29 <X> T_14_14.lc_trk_g1_5
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (14 8)  (722 232)  (722 232)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (15 8)  (723 232)  (723 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (726 233)  (726 233)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (15 10)  (723 234)  (723 234)  routing T_14_14.sp4_h_r_45 <X> T_14_14.lc_trk_g2_5
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_h_r_45 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_h_r_45 <X> T_14_14.lc_trk_g2_5
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 234)  (743 234)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.input_2_5
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_h_r_45 <X> T_14_14.lc_trk_g2_5
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (14 12)  (722 236)  (722 236)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (15 13)  (723 237)  (723 237)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (726 237)  (726 237)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (25 14)  (733 238)  (733 238)  routing T_14_14.sp4_h_r_46 <X> T_14_14.lc_trk_g3_6
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_h_r_46 <X> T_14_14.lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.sp4_h_r_46 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.sp4_h_r_46 <X> T_14_14.lc_trk_g3_6
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (0 0)  (762 224)  (762 224)  Negative Clock bit

 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.sp4_h_l_1 <X> T_15_14.lc_trk_g0_4
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (15 3)  (777 227)  (777 227)  routing T_15_14.sp4_h_l_1 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_h_l_1 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (48 3)  (810 227)  (810 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 229)  (762 229)  routing T_15_14.glb_netwk_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (15 6)  (777 230)  (777 230)  routing T_15_14.sp4_v_b_21 <X> T_15_14.lc_trk_g1_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_v_b_21 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (3 7)  (765 231)  (765 231)  routing T_15_14.sp12_h_l_23 <X> T_15_14.sp12_v_t_23
 (4 8)  (766 232)  (766 232)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_b_6
 (6 8)  (768 232)  (768 232)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_b_6
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (5 9)  (767 233)  (767 233)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_b_6
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (768 238)  (768 238)  routing T_15_14.sp4_h_l_41 <X> T_15_14.sp4_v_t_44


LogicTile_16_14

 (4 4)  (820 228)  (820 228)  routing T_16_14.sp4_h_l_44 <X> T_16_14.sp4_v_b_3
 (6 4)  (822 228)  (822 228)  routing T_16_14.sp4_h_l_44 <X> T_16_14.sp4_v_b_3
 (5 5)  (821 229)  (821 229)  routing T_16_14.sp4_h_l_44 <X> T_16_14.sp4_v_b_3
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_h_r_41 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_h_r_41 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.sp4_h_r_41 <X> T_16_14.lc_trk_g2_1
 (25 8)  (841 232)  (841 232)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g2_2
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 232)  (843 232)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (18 9)  (834 233)  (834 233)  routing T_16_14.sp4_h_r_41 <X> T_16_14.lc_trk_g2_1
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g2_2
 (25 9)  (841 233)  (841 233)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g2_2
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (40 9)  (856 233)  (856 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (14 10)  (830 234)  (830 234)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (16 11)  (832 235)  (832 235)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (14 14)  (830 238)  (830 238)  routing T_16_14.sp12_v_t_3 <X> T_16_14.lc_trk_g3_4
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 238)  (839 238)  routing T_16_14.sp4_v_b_47 <X> T_16_14.lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.sp4_v_b_47 <X> T_16_14.lc_trk_g3_7
 (28 14)  (844 238)  (844 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 238)  (856 238)  LC_7 Logic Functioning bit
 (42 14)  (858 238)  (858 238)  LC_7 Logic Functioning bit
 (51 14)  (867 238)  (867 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp12_v_t_3 <X> T_16_14.lc_trk_g3_4
 (15 15)  (831 239)  (831 239)  routing T_16_14.sp12_v_t_3 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 239)  (856 239)  LC_7 Logic Functioning bit
 (42 15)  (858 239)  (858 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (15 1)  (889 225)  (889 225)  routing T_17_14.sp4_v_t_5 <X> T_17_14.lc_trk_g0_0
 (16 1)  (890 225)  (890 225)  routing T_17_14.sp4_v_t_5 <X> T_17_14.lc_trk_g0_0
 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (14 3)  (888 227)  (888 227)  routing T_17_14.sp4_r_v_b_28 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (27 6)  (901 230)  (901 230)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 230)  (902 230)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 231)  (901 231)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (48 7)  (922 231)  (922 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (895 232)  (895 232)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g2_3
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 232)  (897 232)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g2_3
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (21 11)  (895 235)  (895 235)  routing T_17_14.sp4_r_v_b_39 <X> T_17_14.lc_trk_g2_7
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 236)  (904 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (37 12)  (911 236)  (911 236)  LC_6 Logic Functioning bit
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (39 12)  (913 236)  (913 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (45 12)  (919 236)  (919 236)  LC_6 Logic Functioning bit
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_r_v_b_43 <X> T_17_14.lc_trk_g3_3
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 237)  (897 237)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g3_2
 (24 13)  (898 237)  (898 237)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g3_2
 (27 13)  (901 237)  (901 237)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 237)  (904 237)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (18 15)  (892 239)  (892 239)  routing T_17_14.sp4_r_v_b_45 <X> T_17_14.lc_trk_g3_5
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (41 15)  (915 239)  (915 239)  LC_7 Logic Functioning bit
 (43 15)  (917 239)  (917 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (14 0)  (942 224)  (942 224)  routing T_18_14.sp12_h_r_0 <X> T_18_14.lc_trk_g0_0
 (14 1)  (942 225)  (942 225)  routing T_18_14.sp12_h_r_0 <X> T_18_14.lc_trk_g0_0
 (15 1)  (943 225)  (943 225)  routing T_18_14.sp12_h_r_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (936 226)  (936 226)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_h_l_36
 (10 2)  (938 226)  (938 226)  routing T_18_14.sp4_h_r_5 <X> T_18_14.sp4_h_l_36
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 228)  (955 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (18 5)  (946 229)  (946 229)  routing T_18_14.sp4_r_v_b_25 <X> T_18_14.lc_trk_g1_1
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 229)  (955 229)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (41 5)  (969 229)  (969 229)  LC_2 Logic Functioning bit
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (48 5)  (976 229)  (976 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (943 230)  (943 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (37 6)  (965 230)  (965 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (48 6)  (976 230)  (976 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (946 231)  (946 231)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (38 7)  (966 231)  (966 231)  LC_3 Logic Functioning bit
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (37 10)  (965 234)  (965 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (48 11)  (976 235)  (976 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (949 236)  (949 236)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 238)  (951 238)  routing T_18_14.sp12_v_t_12 <X> T_18_14.lc_trk_g3_7
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (14 15)  (942 239)  (942 239)  routing T_18_14.sp4_r_v_b_44 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit
 (48 15)  (976 239)  (976 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (26 8)  (1062 232)  (1062 232)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 232)  (1063 232)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 232)  (1064 232)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 232)  (1066 232)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 232)  (1070 232)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (41 8)  (1077 232)  (1077 232)  LC_4 Logic Functioning bit
 (43 8)  (1079 232)  (1079 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 233)  (1066 233)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (40 9)  (1076 233)  (1076 233)  LC_4 Logic Functioning bit
 (42 9)  (1078 233)  (1078 233)  LC_4 Logic Functioning bit
 (51 9)  (1087 233)  (1087 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 11)  (1050 235)  (1050 235)  routing T_20_14.sp4_r_v_b_36 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_r_v_b_40 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_22_14

 (12 6)  (1156 230)  (1156 230)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40
 (11 7)  (1155 231)  (1155 231)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40
 (13 7)  (1157 231)  (1157 231)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_2_13

 (3 4)  (75 212)  (75 212)  routing T_2_13.sp12_v_t_23 <X> T_2_13.sp12_h_r_0


LogicTile_11_13

 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (10 4)  (556 212)  (556 212)  routing T_11_13.sp4_v_t_46 <X> T_11_13.sp4_h_r_4
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 213)  (570 213)  routing T_11_13.top_op_2 <X> T_11_13.lc_trk_g1_2
 (25 5)  (571 213)  (571 213)  routing T_11_13.top_op_2 <X> T_11_13.lc_trk_g1_2
 (15 6)  (561 214)  (561 214)  routing T_11_13.top_op_5 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (564 215)  (564 215)  routing T_11_13.top_op_5 <X> T_11_13.lc_trk_g1_5
 (15 8)  (561 216)  (561 216)  routing T_11_13.rgt_op_1 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 216)  (564 216)  routing T_11_13.rgt_op_1 <X> T_11_13.lc_trk_g2_1
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 220)  (574 220)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (40 12)  (586 220)  (586 220)  LC_6 Logic Functioning bit
 (42 12)  (588 220)  (588 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (21 13)  (567 221)  (567 221)  routing T_11_13.sp4_r_v_b_43 <X> T_11_13.lc_trk_g3_3
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 221)  (569 221)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g3_2
 (24 13)  (570 221)  (570 221)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g3_2
 (25 13)  (571 221)  (571 221)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g3_2
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 221)  (574 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 221)  (579 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_6
 (34 13)  (580 221)  (580 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_6
 (35 13)  (581 221)  (581 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_6
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (41 13)  (587 221)  (587 221)  LC_6 Logic Functioning bit
 (42 13)  (588 221)  (588 221)  LC_6 Logic Functioning bit
 (52 13)  (598 221)  (598 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (568 222)  (568 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 222)  (576 222)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (21 15)  (567 223)  (567 223)  routing T_11_13.sp4_r_v_b_47 <X> T_11_13.lc_trk_g3_7
 (26 15)  (572 223)  (572 223)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 223)  (577 223)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 223)  (578 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (579 223)  (579 223)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.input_2_7
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (5 0)  (605 208)  (605 208)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_h_r_0
 (21 0)  (621 208)  (621 208)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 208)  (623 208)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g0_3
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (43 0)  (643 208)  (643 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (52 0)  (652 208)  (652 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (627 209)  (627 209)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 209)  (633 209)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 210)  (635 210)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_1
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (52 2)  (652 210)  (652 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (614 211)  (614 211)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g0_4
 (15 3)  (615 211)  (615 211)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (628 211)  (628 211)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 211)  (630 211)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 211)  (633 211)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_1
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (51 3)  (651 211)  (651 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (614 212)  (614 212)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g1_0
 (15 4)  (615 212)  (615 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (25 4)  (625 212)  (625 212)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g1_2
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (15 5)  (615 213)  (615 213)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g1_0
 (16 5)  (616 213)  (616 213)  routing T_12_13.sp4_h_r_8 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 213)  (623 213)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g1_2
 (24 5)  (624 213)  (624 213)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g1_2
 (25 5)  (625 213)  (625 213)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g1_2
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (35 5)  (635 213)  (635 213)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (43 5)  (643 213)  (643 213)  LC_2 Logic Functioning bit
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g2_1
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (38 8)  (638 216)  (638 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (40 8)  (640 216)  (640 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (13 9)  (613 217)  (613 217)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_r_8
 (16 9)  (616 217)  (616 217)  routing T_12_13.sp12_v_b_8 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.tnl_op_2 <X> T_12_13.lc_trk_g2_2
 (25 9)  (625 217)  (625 217)  routing T_12_13.tnl_op_2 <X> T_12_13.lc_trk_g2_2
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (40 9)  (640 217)  (640 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 218)  (623 218)  routing T_12_13.sp4_v_b_47 <X> T_12_13.lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.sp4_v_b_47 <X> T_12_13.lc_trk_g2_7
 (26 10)  (626 218)  (626 218)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (43 10)  (643 218)  (643 218)  LC_5 Logic Functioning bit
 (50 10)  (650 218)  (650 218)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (618 219)  (618 219)  routing T_12_13.sp4_r_v_b_37 <X> T_12_13.lc_trk_g2_5
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (10 12)  (610 220)  (610 220)  routing T_12_13.sp4_v_t_40 <X> T_12_13.sp4_h_r_10
 (14 12)  (614 220)  (614 220)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (14 14)  (614 222)  (614 222)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g3_4
 (21 14)  (621 222)  (621 222)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 222)  (623 222)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g3_7
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (40 14)  (640 222)  (640 222)  LC_7 Logic Functioning bit
 (41 14)  (641 222)  (641 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (51 14)  (651 222)  (651 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (621 223)  (621 223)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g3_7
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 223)  (628 223)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (38 15)  (638 223)  (638 223)  LC_7 Logic Functioning bit
 (40 15)  (640 223)  (640 223)  LC_7 Logic Functioning bit
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (9 0)  (663 208)  (663 208)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_r_1
 (15 0)  (669 208)  (669 208)  routing T_13_13.sp4_v_b_17 <X> T_13_13.lc_trk_g0_1
 (16 0)  (670 208)  (670 208)  routing T_13_13.sp4_v_b_17 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 208)  (677 208)  routing T_13_13.sp4_h_r_3 <X> T_13_13.lc_trk_g0_3
 (24 0)  (678 208)  (678 208)  routing T_13_13.sp4_h_r_3 <X> T_13_13.lc_trk_g0_3
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (21 1)  (675 209)  (675 209)  routing T_13_13.sp4_h_r_3 <X> T_13_13.lc_trk_g0_3
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g0_2
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (12 2)  (666 210)  (666 210)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_39
 (25 2)  (679 210)  (679 210)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (47 2)  (701 210)  (701 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (11 3)  (665 211)  (665 211)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_39
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 211)  (677 211)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (25 3)  (679 211)  (679 211)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (5 4)  (659 212)  (659 212)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_r_3
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (47 6)  (701 214)  (701 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (3 8)  (657 216)  (657 216)  routing T_13_13.sp12_v_t_22 <X> T_13_13.sp12_v_b_1
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (675 217)  (675 217)  routing T_13_13.sp4_r_v_b_35 <X> T_13_13.lc_trk_g2_3
 (16 10)  (670 218)  (670 218)  routing T_13_13.sp4_v_t_16 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.sp4_v_t_16 <X> T_13_13.lc_trk_g2_5
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (668 219)  (668 219)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g2_4
 (15 11)  (669 219)  (669 219)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (675 219)  (675 219)  routing T_13_13.sp4_r_v_b_39 <X> T_13_13.lc_trk_g2_7
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (40 12)  (694 220)  (694 220)  LC_6 Logic Functioning bit
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (15 13)  (669 221)  (669 221)  routing T_13_13.sp4_v_t_29 <X> T_13_13.lc_trk_g3_0
 (16 13)  (670 221)  (670 221)  routing T_13_13.sp4_v_t_29 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (672 221)  (672 221)  routing T_13_13.sp4_r_v_b_41 <X> T_13_13.lc_trk_g3_1
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 221)  (677 221)  routing T_13_13.sp4_v_b_42 <X> T_13_13.lc_trk_g3_2
 (24 13)  (678 221)  (678 221)  routing T_13_13.sp4_v_b_42 <X> T_13_13.lc_trk_g3_2
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (38 13)  (692 221)  (692 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (43 14)  (697 222)  (697 222)  LC_7 Logic Functioning bit
 (47 14)  (701 222)  (701 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (668 223)  (668 223)  routing T_13_13.tnl_op_4 <X> T_13_13.lc_trk_g3_4
 (15 15)  (669 223)  (669 223)  routing T_13_13.tnl_op_4 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (672 223)  (672 223)  routing T_13_13.sp4_r_v_b_45 <X> T_13_13.lc_trk_g3_5
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_v_b_46 <X> T_13_13.lc_trk_g3_6
 (24 15)  (678 223)  (678 223)  routing T_13_13.sp4_v_b_46 <X> T_13_13.lc_trk_g3_6
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (3 1)  (711 209)  (711 209)  routing T_14_13.sp12_h_l_23 <X> T_14_13.sp12_v_b_0
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 210)  (723 210)  routing T_14_13.top_op_5 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g0_7
 (25 2)  (733 210)  (733 210)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (46 2)  (754 210)  (754 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (726 211)  (726 211)  routing T_14_13.top_op_5 <X> T_14_13.lc_trk_g0_5
 (21 3)  (729 211)  (729 211)  routing T_14_13.top_op_7 <X> T_14_13.lc_trk_g0_7
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 211)  (742 211)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.input_2_1
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (51 3)  (759 211)  (759 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (708 212)  (708 212)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 212)  (722 212)  routing T_14_13.lft_op_0 <X> T_14_13.lc_trk_g1_0
 (15 4)  (723 212)  (723 212)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (0 5)  (708 213)  (708 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (15 5)  (723 213)  (723 213)  routing T_14_13.lft_op_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (726 213)  (726 213)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (21 5)  (729 213)  (729 213)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g1_3
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (46 6)  (754 214)  (754 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 215)  (742 215)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (46 7)  (754 215)  (754 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 8)  (733 216)  (733 216)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (14 9)  (722 217)  (722 217)  routing T_14_13.sp4_h_r_24 <X> T_14_13.lc_trk_g2_0
 (15 9)  (723 217)  (723 217)  routing T_14_13.sp4_h_r_24 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_h_r_24 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (25 10)  (733 218)  (733 218)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g2_6
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (40 11)  (748 219)  (748 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (14 12)  (722 220)  (722 220)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g3_0
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (50 12)  (758 220)  (758 220)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 221)  (723 221)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g3_0
 (16 13)  (724 221)  (724 221)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (15 14)  (723 222)  (723 222)  routing T_14_13.sp4_v_t_32 <X> T_14_13.lc_trk_g3_5
 (16 14)  (724 222)  (724 222)  routing T_14_13.sp4_v_t_32 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (42 14)  (750 222)  (750 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (47 14)  (755 222)  (755 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (722 223)  (722 223)  routing T_14_13.sp4_r_v_b_44 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit
 (51 15)  (759 223)  (759 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_13

 (0 0)  (762 208)  (762 208)  Negative Clock bit

 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_1 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 212)  (785 212)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g1_3
 (0 5)  (762 213)  (762 213)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (21 5)  (783 213)  (783 213)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g1_3
 (15 6)  (777 214)  (777 214)  routing T_15_13.sp4_h_r_21 <X> T_15_13.lc_trk_g1_5
 (16 6)  (778 214)  (778 214)  routing T_15_13.sp4_h_r_21 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.sp4_h_r_21 <X> T_15_13.lc_trk_g1_5
 (18 7)  (780 215)  (780 215)  routing T_15_13.sp4_h_r_21 <X> T_15_13.lc_trk_g1_5
 (8 10)  (770 218)  (770 218)  routing T_15_13.sp4_v_t_42 <X> T_15_13.sp4_h_l_42
 (9 10)  (771 218)  (771 218)  routing T_15_13.sp4_v_t_42 <X> T_15_13.sp4_h_l_42
 (15 10)  (777 218)  (777 218)  routing T_15_13.sp4_v_t_32 <X> T_15_13.lc_trk_g2_5
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_v_t_32 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (40 11)  (802 219)  (802 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_13

 (16 2)  (832 210)  (832 210)  routing T_16_13.sp12_h_r_13 <X> T_16_13.lc_trk_g0_5
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (14 3)  (830 211)  (830 211)  routing T_16_13.sp4_r_v_b_28 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (839 213)  (839 213)  routing T_16_13.sp12_h_r_10 <X> T_16_13.lc_trk_g1_2
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 216)  (839 216)  routing T_16_13.sp12_v_b_11 <X> T_16_13.lc_trk_g2_3
 (25 8)  (841 216)  (841 216)  routing T_16_13.sp4_h_r_42 <X> T_16_13.lc_trk_g2_2
 (15 9)  (831 217)  (831 217)  routing T_16_13.sp4_v_t_29 <X> T_16_13.lc_trk_g2_0
 (16 9)  (832 217)  (832 217)  routing T_16_13.sp4_v_t_29 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_h_r_42 <X> T_16_13.lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.sp4_h_r_42 <X> T_16_13.lc_trk_g2_2
 (25 9)  (841 217)  (841 217)  routing T_16_13.sp4_h_r_42 <X> T_16_13.lc_trk_g2_2
 (25 10)  (841 218)  (841 218)  routing T_16_13.sp4_h_r_46 <X> T_16_13.lc_trk_g2_6
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 218)  (846 218)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 218)  (849 218)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 218)  (851 218)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_5
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 219)  (839 219)  routing T_16_13.sp4_h_r_46 <X> T_16_13.lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.sp4_h_r_46 <X> T_16_13.lc_trk_g2_6
 (25 11)  (841 219)  (841 219)  routing T_16_13.sp4_h_r_46 <X> T_16_13.lc_trk_g2_6
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 219)  (848 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 219)  (849 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_5
 (34 11)  (850 219)  (850 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_5
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (27 12)  (843 220)  (843 220)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 220)  (847 220)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 220)  (849 220)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 220)  (850 220)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 220)  (851 220)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_6
 (26 13)  (842 221)  (842 221)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 221)  (844 221)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 221)  (846 221)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 221)  (848 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 221)  (849 221)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_6
 (35 13)  (851 221)  (851 221)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_6
 (40 13)  (856 221)  (856 221)  LC_6 Logic Functioning bit
 (53 13)  (869 221)  (869 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (821 222)  (821 222)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44
 (12 14)  (828 222)  (828 222)  routing T_16_13.sp4_v_t_46 <X> T_16_13.sp4_h_l_46
 (14 14)  (830 222)  (830 222)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g3_4
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (35 14)  (851 222)  (851 222)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.input_2_7
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (42 14)  (858 222)  (858 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (4 15)  (820 223)  (820 223)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44
 (6 15)  (822 223)  (822 223)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44
 (11 15)  (827 223)  (827 223)  routing T_16_13.sp4_v_t_46 <X> T_16_13.sp4_h_l_46
 (15 15)  (831 223)  (831 223)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (840 223)  (840 223)  routing T_16_13.tnr_op_6 <X> T_16_13.lc_trk_g3_6
 (26 15)  (842 223)  (842 223)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 223)  (844 223)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 223)  (848 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 223)  (849 223)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.input_2_7
 (34 15)  (850 223)  (850 223)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.input_2_7
 (35 15)  (851 223)  (851 223)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.input_2_7
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (42 15)  (858 223)  (858 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (16 0)  (890 208)  (890 208)  routing T_17_13.sp4_v_b_1 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (892 208)  (892 208)  routing T_17_13.sp4_v_b_1 <X> T_17_13.lc_trk_g0_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 208)  (915 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (8 1)  (882 209)  (882 209)  routing T_17_13.sp4_h_l_36 <X> T_17_13.sp4_v_b_1
 (9 1)  (883 209)  (883 209)  routing T_17_13.sp4_h_l_36 <X> T_17_13.sp4_v_b_1
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (897 209)  (897 209)  routing T_17_13.sp12_h_l_17 <X> T_17_13.lc_trk_g0_2
 (25 1)  (899 209)  (899 209)  routing T_17_13.sp12_h_l_17 <X> T_17_13.lc_trk_g0_2
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 210)  (898 210)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g0_7
 (21 3)  (895 211)  (895 211)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g0_7
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (897 211)  (897 211)  routing T_17_13.sp12_h_l_21 <X> T_17_13.lc_trk_g0_6
 (25 3)  (899 211)  (899 211)  routing T_17_13.sp12_h_l_21 <X> T_17_13.lc_trk_g0_6
 (11 4)  (885 212)  (885 212)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_b_5
 (13 4)  (887 212)  (887 212)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_b_5
 (16 4)  (890 212)  (890 212)  routing T_17_13.sp4_v_b_1 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 212)  (892 212)  routing T_17_13.sp4_v_b_1 <X> T_17_13.lc_trk_g1_1
 (12 5)  (886 213)  (886 213)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_b_5
 (15 6)  (889 214)  (889 214)  routing T_17_13.top_op_5 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (900 214)  (900 214)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 214)  (904 214)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 214)  (907 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (41 6)  (915 214)  (915 214)  LC_3 Logic Functioning bit
 (43 6)  (917 214)  (917 214)  LC_3 Logic Functioning bit
 (18 7)  (892 215)  (892 215)  routing T_17_13.top_op_5 <X> T_17_13.lc_trk_g1_5
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 215)  (906 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (910 215)  (910 215)  LC_3 Logic Functioning bit
 (38 7)  (912 215)  (912 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (8 9)  (882 217)  (882 217)  routing T_17_13.sp4_h_l_42 <X> T_17_13.sp4_v_b_7
 (9 9)  (883 217)  (883 217)  routing T_17_13.sp4_h_l_42 <X> T_17_13.sp4_v_b_7
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (908 217)  (908 217)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.input_2_4
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (14 11)  (888 219)  (888 219)  routing T_17_13.tnl_op_4 <X> T_17_13.lc_trk_g2_4
 (15 11)  (889 219)  (889 219)  routing T_17_13.tnl_op_4 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 223)  (906 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (4 0)  (932 208)  (932 208)  routing T_18_13.sp4_h_l_43 <X> T_18_13.sp4_v_b_0
 (6 0)  (934 208)  (934 208)  routing T_18_13.sp4_h_l_43 <X> T_18_13.sp4_v_b_0
 (26 0)  (954 208)  (954 208)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (43 0)  (971 208)  (971 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (5 1)  (933 209)  (933 209)  routing T_18_13.sp4_h_l_43 <X> T_18_13.sp4_v_b_0
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (43 1)  (971 209)  (971 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (15 8)  (943 216)  (943 216)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g2_1
 (16 8)  (944 216)  (944 216)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (12 10)  (940 218)  (940 218)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_45
 (25 10)  (953 218)  (953 218)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g2_6
 (11 11)  (939 219)  (939 219)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_45
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp12_v_b_12 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 219)  (951 219)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.sp4_h_r_38 <X> T_18_13.lc_trk_g2_6
 (26 12)  (954 220)  (954 220)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (51 13)  (979 221)  (979 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_13

 (5 6)  (987 214)  (987 214)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (4 7)  (986 215)  (986 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (6 7)  (988 215)  (988 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23
 (19 3)  (1583 211)  (1583 211)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_10_12

 (2 12)  (494 204)  (494 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_12

 (9 9)  (555 201)  (555 201)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_v_b_7
 (10 9)  (556 201)  (556 201)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_v_b_7


LogicTile_13_12

 (12 8)  (666 200)  (666 200)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_h_r_8
 (12 15)  (666 207)  (666 207)  routing T_13_12.sp4_h_l_46 <X> T_13_12.sp4_v_t_46


LogicTile_14_12

 (15 0)  (723 192)  (723 192)  routing T_14_12.top_op_1 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (47 0)  (755 192)  (755 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (711 193)  (711 193)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_b_0
 (18 1)  (726 193)  (726 193)  routing T_14_12.top_op_1 <X> T_14_12.lc_trk_g0_1
 (26 1)  (734 193)  (734 193)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (46 1)  (754 193)  (754 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (15 2)  (723 194)  (723 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (16 2)  (724 194)  (724 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (18 3)  (726 195)  (726 195)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.top_op_7 <X> T_14_12.lc_trk_g1_7
 (21 7)  (729 199)  (729 199)  routing T_14_12.top_op_7 <X> T_14_12.lc_trk_g1_7
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 201)  (732 201)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g2_2
 (25 9)  (733 201)  (733 201)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g2_2
 (15 10)  (723 202)  (723 202)  routing T_14_12.sp4_v_t_32 <X> T_14_12.lc_trk_g2_5
 (16 10)  (724 202)  (724 202)  routing T_14_12.sp4_v_t_32 <X> T_14_12.lc_trk_g2_5
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 204)  (731 204)  routing T_14_12.sp12_v_b_11 <X> T_14_12.lc_trk_g3_3
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (16 13)  (724 205)  (724 205)  routing T_14_12.sp12_v_b_8 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 205)  (735 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (15 14)  (723 206)  (723 206)  routing T_14_12.tnr_op_5 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 206)  (741 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 206)  (743 206)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.input_2_7
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (47 14)  (755 206)  (755 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 207)  (740 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (5 1)  (767 193)  (767 193)  routing T_15_12.sp4_h_r_0 <X> T_15_12.sp4_v_b_0
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (46 4)  (808 196)  (808 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (783 197)  (783 197)  routing T_15_12.sp4_r_v_b_27 <X> T_15_12.lc_trk_g1_3
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 197)  (796 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.input_2_2
 (35 5)  (797 197)  (797 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.input_2_2
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (25 6)  (787 198)  (787 198)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (14 8)  (776 200)  (776 200)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g2_0
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 202)  (802 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (47 10)  (809 202)  (809 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (802 203)  (802 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (15 12)  (777 204)  (777 204)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (780 205)  (780 205)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g3_1
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 205)  (785 205)  routing T_15_12.sp4_v_b_42 <X> T_15_12.lc_trk_g3_2
 (24 13)  (786 205)  (786 205)  routing T_15_12.sp4_v_b_42 <X> T_15_12.lc_trk_g3_2
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.tnl_op_7 <X> T_15_12.lc_trk_g3_7
 (21 15)  (783 207)  (783 207)  routing T_15_12.tnl_op_7 <X> T_15_12.lc_trk_g3_7


LogicTile_16_12

 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.top_op_7 <X> T_16_12.lc_trk_g0_7
 (21 3)  (837 195)  (837 195)  routing T_16_12.top_op_7 <X> T_16_12.lc_trk_g0_7
 (26 4)  (842 196)  (842 196)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (27 5)  (843 197)  (843 197)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (15 6)  (831 198)  (831 198)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 198)  (834 198)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g1_5
 (21 8)  (837 200)  (837 200)  routing T_16_12.sp4_v_t_14 <X> T_16_12.lc_trk_g2_3
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp4_v_t_14 <X> T_16_12.lc_trk_g2_3
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 200)  (851 200)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_4
 (42 8)  (858 200)  (858 200)  LC_4 Logic Functioning bit
 (43 8)  (859 200)  (859 200)  LC_4 Logic Functioning bit
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 201)  (843 201)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 201)  (848 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 201)  (850 201)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_4
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (43 9)  (859 201)  (859 201)  LC_4 Logic Functioning bit
 (15 10)  (831 202)  (831 202)  routing T_16_12.sp4_h_r_45 <X> T_16_12.lc_trk_g2_5
 (16 10)  (832 202)  (832 202)  routing T_16_12.sp4_h_r_45 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.sp4_h_r_45 <X> T_16_12.lc_trk_g2_5
 (18 11)  (834 203)  (834 203)  routing T_16_12.sp4_h_r_45 <X> T_16_12.lc_trk_g2_5
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 204)  (851 204)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_6
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (40 12)  (856 204)  (856 204)  LC_6 Logic Functioning bit
 (41 12)  (857 204)  (857 204)  LC_6 Logic Functioning bit
 (42 12)  (858 204)  (858 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp4_r_v_b_43 <X> T_16_12.lc_trk_g3_3
 (26 13)  (842 205)  (842 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 205)  (843 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 205)  (844 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 205)  (847 205)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 205)  (848 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (850 205)  (850 205)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_6
 (38 13)  (854 205)  (854 205)  LC_6 Logic Functioning bit
 (39 13)  (855 205)  (855 205)  LC_6 Logic Functioning bit
 (40 13)  (856 205)  (856 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (43 13)  (859 205)  (859 205)  LC_6 Logic Functioning bit


LogicTile_17_12

 (17 0)  (891 192)  (891 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (896 192)  (896 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 192)  (898 192)  routing T_17_12.top_op_3 <X> T_17_12.lc_trk_g0_3
 (26 0)  (900 192)  (900 192)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 192)  (904 192)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (14 1)  (888 193)  (888 193)  routing T_17_12.top_op_0 <X> T_17_12.lc_trk_g0_0
 (15 1)  (889 193)  (889 193)  routing T_17_12.top_op_0 <X> T_17_12.lc_trk_g0_0
 (17 1)  (891 193)  (891 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (892 193)  (892 193)  routing T_17_12.sp4_r_v_b_34 <X> T_17_12.lc_trk_g0_1
 (21 1)  (895 193)  (895 193)  routing T_17_12.top_op_3 <X> T_17_12.lc_trk_g0_3
 (26 1)  (900 193)  (900 193)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 193)  (904 193)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 193)  (905 193)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (43 1)  (917 193)  (917 193)  LC_0 Logic Functioning bit
 (52 1)  (926 193)  (926 193)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 194)  (889 194)  routing T_17_12.sp4_h_r_13 <X> T_17_12.lc_trk_g0_5
 (16 2)  (890 194)  (890 194)  routing T_17_12.sp4_h_r_13 <X> T_17_12.lc_trk_g0_5
 (17 2)  (891 194)  (891 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (892 194)  (892 194)  routing T_17_12.sp4_h_r_13 <X> T_17_12.lc_trk_g0_5
 (25 2)  (899 194)  (899 194)  routing T_17_12.sp12_h_l_5 <X> T_17_12.lc_trk_g0_6
 (22 3)  (896 195)  (896 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (898 195)  (898 195)  routing T_17_12.sp12_h_l_5 <X> T_17_12.lc_trk_g0_6
 (25 3)  (899 195)  (899 195)  routing T_17_12.sp12_h_l_5 <X> T_17_12.lc_trk_g0_6
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 197)  (874 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (25 6)  (899 198)  (899 198)  routing T_17_12.sp12_h_l_5 <X> T_17_12.lc_trk_g1_6
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (898 199)  (898 199)  routing T_17_12.sp12_h_l_5 <X> T_17_12.lc_trk_g1_6
 (25 7)  (899 199)  (899 199)  routing T_17_12.sp12_h_l_5 <X> T_17_12.lc_trk_g1_6
 (26 8)  (900 200)  (900 200)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g0_5 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 200)  (905 200)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 200)  (907 200)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (46 8)  (920 200)  (920 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (885 201)  (885 201)  routing T_17_12.sp4_h_l_45 <X> T_17_12.sp4_h_r_8
 (26 9)  (900 201)  (900 201)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 201)  (906 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (14 10)  (888 202)  (888 202)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g2_4
 (15 10)  (889 202)  (889 202)  routing T_17_12.tnl_op_5 <X> T_17_12.lc_trk_g2_5
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (895 202)  (895 202)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 202)  (897 202)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (14 11)  (888 203)  (888 203)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g2_4
 (15 11)  (889 203)  (889 203)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g2_4
 (16 11)  (890 203)  (890 203)  routing T_17_12.sp4_h_r_44 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (892 203)  (892 203)  routing T_17_12.tnl_op_5 <X> T_17_12.lc_trk_g2_5
 (21 11)  (895 203)  (895 203)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (21 12)  (895 204)  (895 204)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g3_3
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g3_3
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (900 206)  (900 206)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 206)  (905 206)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 206)  (907 206)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (52 14)  (926 206)  (926 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (900 207)  (900 207)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 207)  (901 207)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 207)  (906 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (4 0)  (932 192)  (932 192)  routing T_18_12.sp4_h_l_37 <X> T_18_12.sp4_v_b_0
 (16 0)  (944 192)  (944 192)  routing T_18_12.sp12_h_r_9 <X> T_18_12.lc_trk_g0_1
 (17 0)  (945 192)  (945 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (5 1)  (933 193)  (933 193)  routing T_18_12.sp4_h_l_37 <X> T_18_12.sp4_v_b_0
 (11 1)  (939 193)  (939 193)  routing T_18_12.sp4_h_l_43 <X> T_18_12.sp4_h_r_2
 (13 1)  (941 193)  (941 193)  routing T_18_12.sp4_h_l_43 <X> T_18_12.sp4_h_r_2
 (14 1)  (942 193)  (942 193)  routing T_18_12.sp12_h_r_16 <X> T_18_12.lc_trk_g0_0
 (16 1)  (944 193)  (944 193)  routing T_18_12.sp12_h_r_16 <X> T_18_12.lc_trk_g0_0
 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 193)  (951 193)  routing T_18_12.sp4_h_r_2 <X> T_18_12.lc_trk_g0_2
 (24 1)  (952 193)  (952 193)  routing T_18_12.sp4_h_r_2 <X> T_18_12.lc_trk_g0_2
 (25 1)  (953 193)  (953 193)  routing T_18_12.sp4_h_r_2 <X> T_18_12.lc_trk_g0_2
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 194)  (943 194)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g0_5
 (16 2)  (944 194)  (944 194)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g0_5
 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 194)  (946 194)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g0_5
 (18 3)  (946 195)  (946 195)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g0_5
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (944 196)  (944 196)  routing T_18_12.sp12_h_r_9 <X> T_18_12.lc_trk_g1_1
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 196)  (958 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 196)  (959 196)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 196)  (962 196)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (39 4)  (967 196)  (967 196)  LC_2 Logic Functioning bit
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (51 4)  (979 196)  (979 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (14 5)  (942 197)  (942 197)  routing T_18_12.top_op_0 <X> T_18_12.lc_trk_g1_0
 (15 5)  (943 197)  (943 197)  routing T_18_12.top_op_0 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (950 197)  (950 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (955 197)  (955 197)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 197)  (959 197)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 197)  (960 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (961 197)  (961 197)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.input_2_2
 (36 5)  (964 197)  (964 197)  LC_2 Logic Functioning bit
 (38 5)  (966 197)  (966 197)  LC_2 Logic Functioning bit
 (43 5)  (971 197)  (971 197)  LC_2 Logic Functioning bit
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 198)  (961 198)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (52 6)  (980 198)  (980 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (950 199)  (950 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (951 199)  (951 199)  routing T_18_12.sp12_h_r_14 <X> T_18_12.lc_trk_g1_6
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 199)  (960 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 199)  (961 199)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.input_2_3
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (16 8)  (944 200)  (944 200)  routing T_18_12.sp12_v_t_6 <X> T_18_12.lc_trk_g2_1
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (14 9)  (942 201)  (942 201)  routing T_18_12.tnl_op_0 <X> T_18_12.lc_trk_g2_0
 (15 9)  (943 201)  (943 201)  routing T_18_12.tnl_op_0 <X> T_18_12.lc_trk_g2_0
 (17 9)  (945 201)  (945 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (5 10)  (933 202)  (933 202)  routing T_18_12.sp4_v_b_6 <X> T_18_12.sp4_h_l_43
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.tnl_op_7 <X> T_18_12.lc_trk_g2_7
 (25 10)  (953 202)  (953 202)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g2_6
 (14 11)  (942 203)  (942 203)  routing T_18_12.tnl_op_4 <X> T_18_12.lc_trk_g2_4
 (15 11)  (943 203)  (943 203)  routing T_18_12.tnl_op_4 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (949 203)  (949 203)  routing T_18_12.tnl_op_7 <X> T_18_12.lc_trk_g2_7
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 203)  (951 203)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g2_6
 (25 11)  (953 203)  (953 203)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g2_6
 (27 12)  (955 204)  (955 204)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 204)  (959 204)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 204)  (961 204)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (39 12)  (967 204)  (967 204)  LC_6 Logic Functioning bit
 (45 12)  (973 204)  (973 204)  LC_6 Logic Functioning bit
 (52 12)  (980 204)  (980 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (955 205)  (955 205)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 205)  (957 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 205)  (959 205)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 205)  (960 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 205)  (961 205)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.input_2_6
 (36 13)  (964 205)  (964 205)  LC_6 Logic Functioning bit
 (38 13)  (966 205)  (966 205)  LC_6 Logic Functioning bit
 (43 13)  (971 205)  (971 205)  LC_6 Logic Functioning bit
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 206)  (959 206)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 206)  (961 206)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 206)  (963 206)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.input_2_7
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (38 14)  (966 206)  (966 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (47 14)  (975 206)  (975 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (943 207)  (943 207)  routing T_18_12.sp4_v_t_33 <X> T_18_12.lc_trk_g3_4
 (16 15)  (944 207)  (944 207)  routing T_18_12.sp4_v_t_33 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (954 207)  (954 207)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 207)  (955 207)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 207)  (959 207)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 207)  (960 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (5 2)  (1041 194)  (1041 194)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_h_l_37
 (6 3)  (1042 195)  (1042 195)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_h_l_37


LogicTile_26_12

 (2 14)  (1350 206)  (1350 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_12

 (4 9)  (1514 201)  (1514 201)  routing T_29_12.sp4_h_l_47 <X> T_29_12.sp4_h_r_6
 (6 9)  (1516 201)  (1516 201)  routing T_29_12.sp4_h_l_47 <X> T_29_12.sp4_h_r_6


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 205)  (1739 205)  routing T_33_12.span4_horz_43 <X> T_33_12.span4_vert_b_3


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (2 8)  (290 184)  (290 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_9_11

 (5 0)  (443 176)  (443 176)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_0
 (4 1)  (442 177)  (442 177)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_0


LogicTile_10_11

 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_11

 (10 13)  (610 189)  (610 189)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_v_b_10


LogicTile_13_11

 (26 0)  (680 176)  (680 176)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 176)  (687 176)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 176)  (694 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (46 0)  (700 176)  (700 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (43 1)  (697 177)  (697 177)  LC_0 Logic Functioning bit
 (14 3)  (668 179)  (668 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (15 3)  (669 179)  (669 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (16 3)  (670 179)  (670 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (11 6)  (665 182)  (665 182)  routing T_13_11.sp4_h_l_37 <X> T_13_11.sp4_v_t_40
 (15 10)  (669 186)  (669 186)  routing T_13_11.sp12_v_t_2 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (672 186)  (672 186)  routing T_13_11.sp12_v_t_2 <X> T_13_11.lc_trk_g2_5
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (40 10)  (694 186)  (694 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (42 10)  (696 186)  (696 186)  LC_5 Logic Functioning bit
 (43 10)  (697 186)  (697 186)  LC_5 Logic Functioning bit
 (47 10)  (701 186)  (701 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (705 186)  (705 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (672 187)  (672 187)  routing T_13_11.sp12_v_t_2 <X> T_13_11.lc_trk_g2_5
 (36 11)  (690 187)  (690 187)  LC_5 Logic Functioning bit
 (37 11)  (691 187)  (691 187)  LC_5 Logic Functioning bit
 (38 11)  (692 187)  (692 187)  LC_5 Logic Functioning bit
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (40 11)  (694 187)  (694 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (43 11)  (697 187)  (697 187)  LC_5 Logic Functioning bit
 (12 15)  (666 191)  (666 191)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_t_46


LogicTile_14_11

 (10 0)  (718 176)  (718 176)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_r_1
 (26 0)  (734 176)  (734 176)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 176)  (736 176)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 176)  (742 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (43 0)  (751 176)  (751 176)  LC_0 Logic Functioning bit
 (28 1)  (736 177)  (736 177)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (38 1)  (746 177)  (746 177)  LC_0 Logic Functioning bit
 (40 1)  (748 177)  (748 177)  LC_0 Logic Functioning bit
 (42 1)  (750 177)  (750 177)  LC_0 Logic Functioning bit
 (4 5)  (712 181)  (712 181)  routing T_14_11.sp4_v_t_47 <X> T_14_11.sp4_h_r_3
 (5 8)  (713 184)  (713 184)  routing T_14_11.sp4_v_t_43 <X> T_14_11.sp4_h_r_6
 (21 8)  (729 184)  (729 184)  routing T_14_11.sp12_v_t_0 <X> T_14_11.lc_trk_g2_3
 (22 8)  (730 184)  (730 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (732 184)  (732 184)  routing T_14_11.sp12_v_t_0 <X> T_14_11.lc_trk_g2_3
 (21 9)  (729 185)  (729 185)  routing T_14_11.sp12_v_t_0 <X> T_14_11.lc_trk_g2_3
 (14 10)  (722 186)  (722 186)  routing T_14_11.sp12_v_t_3 <X> T_14_11.lc_trk_g2_4
 (14 11)  (722 187)  (722 187)  routing T_14_11.sp12_v_t_3 <X> T_14_11.lc_trk_g2_4
 (15 11)  (723 187)  (723 187)  routing T_14_11.sp12_v_t_3 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (15 13)  (723 189)  (723 189)  routing T_14_11.sp4_v_t_29 <X> T_14_11.lc_trk_g3_0
 (16 13)  (724 189)  (724 189)  routing T_14_11.sp4_v_t_29 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_15_11

 (14 4)  (776 180)  (776 180)  routing T_15_11.lft_op_0 <X> T_15_11.lc_trk_g1_0
 (15 5)  (777 181)  (777 181)  routing T_15_11.lft_op_0 <X> T_15_11.lc_trk_g1_0
 (17 5)  (779 181)  (779 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 6)  (783 182)  (783 182)  routing T_15_11.sp4_h_l_10 <X> T_15_11.lc_trk_g1_7
 (22 6)  (784 182)  (784 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 182)  (785 182)  routing T_15_11.sp4_h_l_10 <X> T_15_11.lc_trk_g1_7
 (24 6)  (786 182)  (786 182)  routing T_15_11.sp4_h_l_10 <X> T_15_11.lc_trk_g1_7
 (21 7)  (783 183)  (783 183)  routing T_15_11.sp4_h_l_10 <X> T_15_11.lc_trk_g1_7
 (15 10)  (777 186)  (777 186)  routing T_15_11.sp4_h_l_16 <X> T_15_11.lc_trk_g2_5
 (16 10)  (778 186)  (778 186)  routing T_15_11.sp4_h_l_16 <X> T_15_11.lc_trk_g2_5
 (17 10)  (779 186)  (779 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 186)  (793 186)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 186)  (796 186)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 186)  (797 186)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_5
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (38 10)  (800 186)  (800 186)  LC_5 Logic Functioning bit
 (39 10)  (801 186)  (801 186)  LC_5 Logic Functioning bit
 (40 10)  (802 186)  (802 186)  LC_5 Logic Functioning bit
 (42 10)  (804 186)  (804 186)  LC_5 Logic Functioning bit
 (43 10)  (805 186)  (805 186)  LC_5 Logic Functioning bit
 (14 11)  (776 187)  (776 187)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g2_4
 (15 11)  (777 187)  (777 187)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g2_4
 (16 11)  (778 187)  (778 187)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (780 187)  (780 187)  routing T_15_11.sp4_h_l_16 <X> T_15_11.lc_trk_g2_5
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 187)  (787 187)  routing T_15_11.sp4_r_v_b_38 <X> T_15_11.lc_trk_g2_6
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 187)  (790 187)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 187)  (793 187)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 187)  (795 187)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_5
 (34 11)  (796 187)  (796 187)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_5
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (38 11)  (800 187)  (800 187)  LC_5 Logic Functioning bit
 (39 11)  (801 187)  (801 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (15 12)  (777 188)  (777 188)  routing T_15_11.sp4_v_t_28 <X> T_15_11.lc_trk_g3_1
 (16 12)  (778 188)  (778 188)  routing T_15_11.sp4_v_t_28 <X> T_15_11.lc_trk_g3_1
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (788 188)  (788 188)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 188)  (793 188)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 188)  (797 188)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_6
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (14 13)  (776 189)  (776 189)  routing T_15_11.tnl_op_0 <X> T_15_11.lc_trk_g3_0
 (15 13)  (777 189)  (777 189)  routing T_15_11.tnl_op_0 <X> T_15_11.lc_trk_g3_0
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 189)  (795 189)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_6
 (35 13)  (797 189)  (797 189)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_6
 (36 13)  (798 189)  (798 189)  LC_6 Logic Functioning bit
 (38 13)  (800 189)  (800 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (27 14)  (789 190)  (789 190)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 190)  (797 190)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_7
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (14 15)  (776 191)  (776 191)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g3_4
 (15 15)  (777 191)  (777 191)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g3_4
 (16 15)  (778 191)  (778 191)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g3_4
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (789 191)  (789 191)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (795 191)  (795 191)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_7
 (34 15)  (796 191)  (796 191)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_7
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (26 0)  (842 176)  (842 176)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 176)  (843 176)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 176)  (846 176)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 176)  (847 176)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (45 0)  (861 176)  (861 176)  LC_0 Logic Functioning bit
 (51 0)  (867 176)  (867 176)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 177)  (840 177)  routing T_16_11.top_op_2 <X> T_16_11.lc_trk_g0_2
 (25 1)  (841 177)  (841 177)  routing T_16_11.top_op_2 <X> T_16_11.lc_trk_g0_2
 (26 1)  (842 177)  (842 177)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 177)  (853 177)  LC_0 Logic Functioning bit
 (39 1)  (855 177)  (855 177)  LC_0 Logic Functioning bit
 (41 1)  (857 177)  (857 177)  LC_0 Logic Functioning bit
 (43 1)  (859 177)  (859 177)  LC_0 Logic Functioning bit
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 178)  (831 178)  routing T_16_11.lft_op_5 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 178)  (834 178)  routing T_16_11.lft_op_5 <X> T_16_11.lc_trk_g0_5
 (22 3)  (838 179)  (838 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 179)  (840 179)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g0_6
 (25 3)  (841 179)  (841 179)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g0_6
 (0 4)  (816 180)  (816 180)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (21 6)  (837 182)  (837 182)  routing T_16_11.lft_op_7 <X> T_16_11.lc_trk_g1_7
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.lft_op_7 <X> T_16_11.lc_trk_g1_7
 (25 6)  (841 182)  (841 182)  routing T_16_11.lft_op_6 <X> T_16_11.lc_trk_g1_6
 (14 7)  (830 183)  (830 183)  routing T_16_11.top_op_4 <X> T_16_11.lc_trk_g1_4
 (15 7)  (831 183)  (831 183)  routing T_16_11.top_op_4 <X> T_16_11.lc_trk_g1_4
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (838 183)  (838 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 183)  (840 183)  routing T_16_11.lft_op_6 <X> T_16_11.lc_trk_g1_6
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (841 185)  (841 185)  routing T_16_11.sp4_r_v_b_34 <X> T_16_11.lc_trk_g2_2
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 190)  (842 190)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 190)  (846 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (38 14)  (854 190)  (854 190)  LC_7 Logic Functioning bit
 (41 14)  (857 190)  (857 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (52 14)  (868 190)  (868 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 191)  (846 191)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 191)  (847 191)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (39 15)  (855 191)  (855 191)  LC_7 Logic Functioning bit
 (41 15)  (857 191)  (857 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (28 0)  (902 176)  (902 176)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 176)  (905 176)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 176)  (907 176)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 176)  (909 176)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.input_2_0
 (40 0)  (914 176)  (914 176)  LC_0 Logic Functioning bit
 (26 1)  (900 177)  (900 177)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 177)  (901 177)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 177)  (902 177)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 177)  (905 177)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 177)  (906 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 177)  (907 177)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.input_2_0
 (34 1)  (908 177)  (908 177)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.input_2_0
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (40 1)  (914 177)  (914 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (31 2)  (905 178)  (905 178)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (37 2)  (911 178)  (911 178)  LC_1 Logic Functioning bit
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (43 2)  (917 178)  (917 178)  LC_1 Logic Functioning bit
 (50 2)  (924 178)  (924 178)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (927 178)  (927 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (1 3)  (875 179)  (875 179)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (37 3)  (911 179)  (911 179)  LC_1 Logic Functioning bit
 (38 3)  (912 179)  (912 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (42 3)  (916 179)  (916 179)  LC_1 Logic Functioning bit
 (43 3)  (917 179)  (917 179)  LC_1 Logic Functioning bit
 (51 3)  (925 179)  (925 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 6)  (875 182)  (875 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (8 6)  (882 182)  (882 182)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_41
 (9 6)  (883 182)  (883 182)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_41
 (12 6)  (886 182)  (886 182)  routing T_17_11.sp4_v_t_46 <X> T_17_11.sp4_h_l_40
 (1 7)  (875 183)  (875 183)  routing T_17_11.glb_netwk_4 <X> T_17_11.glb2local_0
 (11 7)  (885 183)  (885 183)  routing T_17_11.sp4_v_t_46 <X> T_17_11.sp4_h_l_40
 (13 7)  (887 183)  (887 183)  routing T_17_11.sp4_v_t_46 <X> T_17_11.sp4_h_l_40
 (9 8)  (883 184)  (883 184)  routing T_17_11.sp4_h_l_41 <X> T_17_11.sp4_h_r_7
 (10 8)  (884 184)  (884 184)  routing T_17_11.sp4_h_l_41 <X> T_17_11.sp4_h_r_7
 (16 8)  (890 184)  (890 184)  routing T_17_11.sp4_v_t_12 <X> T_17_11.lc_trk_g2_1
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 184)  (892 184)  routing T_17_11.sp4_v_t_12 <X> T_17_11.lc_trk_g2_1
 (21 10)  (895 186)  (895 186)  routing T_17_11.sp4_v_t_18 <X> T_17_11.lc_trk_g2_7
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 186)  (897 186)  routing T_17_11.sp4_v_t_18 <X> T_17_11.lc_trk_g2_7
 (21 12)  (895 188)  (895 188)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g3_3
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 188)  (897 188)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g3_3
 (24 12)  (898 188)  (898 188)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g3_3
 (21 13)  (895 189)  (895 189)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g3_3
 (16 14)  (890 190)  (890 190)  routing T_17_11.sp4_v_t_16 <X> T_17_11.lc_trk_g3_5
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 190)  (892 190)  routing T_17_11.sp4_v_t_16 <X> T_17_11.lc_trk_g3_5


LogicTile_18_11

 (4 0)  (932 176)  (932 176)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_v_b_0
 (6 0)  (934 176)  (934 176)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_v_b_0
 (21 0)  (949 176)  (949 176)  routing T_18_11.sp4_v_b_3 <X> T_18_11.lc_trk_g0_3
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (951 176)  (951 176)  routing T_18_11.sp4_v_b_3 <X> T_18_11.lc_trk_g0_3
 (5 1)  (933 177)  (933 177)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_v_b_0
 (8 1)  (936 177)  (936 177)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_v_b_1
 (9 1)  (937 177)  (937 177)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_v_b_1
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 177)  (953 177)  routing T_18_11.sp4_r_v_b_33 <X> T_18_11.lc_trk_g0_2
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (944 178)  (944 178)  routing T_18_11.sp4_v_b_13 <X> T_18_11.lc_trk_g0_5
 (17 2)  (945 178)  (945 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (946 178)  (946 178)  routing T_18_11.sp4_v_b_13 <X> T_18_11.lc_trk_g0_5
 (18 3)  (946 179)  (946 179)  routing T_18_11.sp4_v_b_13 <X> T_18_11.lc_trk_g0_5
 (22 3)  (950 179)  (950 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 179)  (951 179)  routing T_18_11.sp4_h_r_6 <X> T_18_11.lc_trk_g0_6
 (24 3)  (952 179)  (952 179)  routing T_18_11.sp4_h_r_6 <X> T_18_11.lc_trk_g0_6
 (25 3)  (953 179)  (953 179)  routing T_18_11.sp4_h_r_6 <X> T_18_11.lc_trk_g0_6
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (932 180)  (932 180)  routing T_18_11.sp4_h_l_38 <X> T_18_11.sp4_v_b_3
 (9 4)  (937 180)  (937 180)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_h_r_4
 (10 4)  (938 180)  (938 180)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_h_r_4
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (951 180)  (951 180)  routing T_18_11.sp4_v_b_19 <X> T_18_11.lc_trk_g1_3
 (24 4)  (952 180)  (952 180)  routing T_18_11.sp4_v_b_19 <X> T_18_11.lc_trk_g1_3
 (25 4)  (953 180)  (953 180)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g1_2
 (26 4)  (954 180)  (954 180)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 180)  (958 180)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (47 4)  (975 180)  (975 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (928 181)  (928 181)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (5 5)  (933 181)  (933 181)  routing T_18_11.sp4_h_l_38 <X> T_18_11.sp4_v_b_3
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 181)  (951 181)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g1_2
 (24 5)  (952 181)  (952 181)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g1_2
 (25 5)  (953 181)  (953 181)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g1_2
 (26 5)  (954 181)  (954 181)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 181)  (959 181)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 181)  (960 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (961 181)  (961 181)  routing T_18_11.lc_trk_g2_0 <X> T_18_11.input_2_2
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (14 7)  (942 183)  (942 183)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g1_4
 (15 7)  (943 183)  (943 183)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g1_4
 (16 7)  (944 183)  (944 183)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 8)  (942 184)  (942 184)  routing T_18_11.sp4_v_b_24 <X> T_18_11.lc_trk_g2_0
 (6 9)  (934 185)  (934 185)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_h_r_6
 (16 9)  (944 185)  (944 185)  routing T_18_11.sp4_v_b_24 <X> T_18_11.lc_trk_g2_0
 (17 9)  (945 185)  (945 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (3 12)  (931 188)  (931 188)  routing T_18_11.sp12_v_t_22 <X> T_18_11.sp12_h_r_1
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 188)  (951 188)  routing T_18_11.sp4_v_t_30 <X> T_18_11.lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.sp4_v_t_30 <X> T_18_11.lc_trk_g3_3
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 190)  (936 190)  routing T_18_11.sp4_v_t_41 <X> T_18_11.sp4_h_l_47
 (9 14)  (937 190)  (937 190)  routing T_18_11.sp4_v_t_41 <X> T_18_11.sp4_h_l_47
 (10 14)  (938 190)  (938 190)  routing T_18_11.sp4_v_t_41 <X> T_18_11.sp4_h_l_47
 (26 14)  (954 190)  (954 190)  routing T_18_11.lc_trk_g0_5 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 190)  (961 190)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 190)  (962 190)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (43 14)  (971 190)  (971 190)  LC_7 Logic Functioning bit
 (45 14)  (973 190)  (973 190)  LC_7 Logic Functioning bit
 (47 14)  (975 190)  (975 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (957 191)  (957 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 191)  (958 191)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 191)  (959 191)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 191)  (960 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (962 191)  (962 191)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.input_2_7
 (35 15)  (963 191)  (963 191)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.input_2_7
 (39 15)  (967 191)  (967 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (8 5)  (1044 181)  (1044 181)  routing T_20_11.sp4_h_l_41 <X> T_20_11.sp4_v_b_4
 (9 5)  (1045 181)  (1045 181)  routing T_20_11.sp4_h_l_41 <X> T_20_11.sp4_v_b_4


LogicTile_21_11

 (11 14)  (1101 190)  (1101 190)  routing T_21_11.sp4_h_r_5 <X> T_21_11.sp4_v_t_46
 (13 14)  (1103 190)  (1103 190)  routing T_21_11.sp4_h_r_5 <X> T_21_11.sp4_v_t_46
 (12 15)  (1102 191)  (1102 191)  routing T_21_11.sp4_h_r_5 <X> T_21_11.sp4_v_t_46


LogicTile_22_11

 (2 0)  (1146 176)  (1146 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_24_11

 (3 1)  (1255 177)  (1255 177)  routing T_24_11.sp12_h_l_23 <X> T_24_11.sp12_v_b_0


LogicTile_26_11

 (2 14)  (1350 190)  (1350 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_11

 (4 9)  (1514 185)  (1514 185)  routing T_29_11.sp4_h_l_47 <X> T_29_11.sp4_h_r_6
 (6 9)  (1516 185)  (1516 185)  routing T_29_11.sp4_h_l_47 <X> T_29_11.sp4_h_r_6


LogicTile_30_11

 (3 2)  (1567 178)  (1567 178)  routing T_30_11.sp12_v_t_23 <X> T_30_11.sp12_h_l_23
 (3 9)  (1567 185)  (1567 185)  routing T_30_11.sp12_h_l_22 <X> T_30_11.sp12_v_b_1


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 189)  (1739 189)  routing T_33_11.span4_horz_43 <X> T_33_11.span4_vert_b_3


IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_13_10

 (9 7)  (663 167)  (663 167)  routing T_13_10.sp4_v_b_4 <X> T_13_10.sp4_v_t_41


LogicTile_15_10

 (9 7)  (771 167)  (771 167)  routing T_15_10.sp4_v_b_4 <X> T_15_10.sp4_v_t_41


LogicTile_18_10

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (959 166)  (959 166)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 166)  (961 166)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 166)  (962 166)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 166)  (964 166)  LC_3 Logic Functioning bit
 (37 6)  (965 166)  (965 166)  LC_3 Logic Functioning bit
 (38 6)  (966 166)  (966 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (45 6)  (973 166)  (973 166)  LC_3 Logic Functioning bit
 (51 6)  (979 166)  (979 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (36 7)  (964 167)  (964 167)  LC_3 Logic Functioning bit
 (37 7)  (965 167)  (965 167)  LC_3 Logic Functioning bit
 (38 7)  (966 167)  (966 167)  LC_3 Logic Functioning bit
 (39 7)  (967 167)  (967 167)  LC_3 Logic Functioning bit
 (44 7)  (972 167)  (972 167)  LC_3 Logic Functioning bit
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (944 174)  (944 174)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g3_5
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 174)  (946 174)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g3_5
 (18 15)  (946 175)  (946 175)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g3_5


LogicTile_30_10

 (5 4)  (1569 164)  (1569 164)  routing T_30_10.sp4_v_t_38 <X> T_30_10.sp4_h_r_3


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 162)  (1731 162)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (6 2)  (1732 162)  (1732 162)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (7 2)  (1733 162)  (1733 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 163)  (1734 163)  routing T_33_10.span4_horz_27 <X> T_33_10.lc_trk_g0_3
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 8)  (661 152)  (661 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_16_9

 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (4 14)  (986 158)  (986 158)  routing T_19_9.sp4_v_b_9 <X> T_19_9.sp4_v_t_44


LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (7 15)  (349 143)  (349 143)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (9 9)  (555 137)  (555 137)  routing T_11_8.sp4_v_t_42 <X> T_11_8.sp4_v_b_7


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (6 4)  (768 132)  (768 132)  routing T_15_8.sp4_v_t_37 <X> T_15_8.sp4_v_b_3
 (5 5)  (767 133)  (767 133)  routing T_15_8.sp4_v_t_37 <X> T_15_8.sp4_v_b_3


LogicTile_16_8



LogicTile_17_8



LogicTile_18_8

 (31 0)  (959 128)  (959 128)  routing T_18_8.lc_trk_g3_4 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 128)  (960 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 128)  (961 128)  routing T_18_8.lc_trk_g3_4 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 128)  (962 128)  routing T_18_8.lc_trk_g3_4 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 128)  (964 128)  LC_0 Logic Functioning bit
 (37 0)  (965 128)  (965 128)  LC_0 Logic Functioning bit
 (38 0)  (966 128)  (966 128)  LC_0 Logic Functioning bit
 (39 0)  (967 128)  (967 128)  LC_0 Logic Functioning bit
 (45 0)  (973 128)  (973 128)  LC_0 Logic Functioning bit
 (47 0)  (975 128)  (975 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (964 129)  (964 129)  LC_0 Logic Functioning bit
 (37 1)  (965 129)  (965 129)  LC_0 Logic Functioning bit
 (38 1)  (966 129)  (966 129)  LC_0 Logic Functioning bit
 (39 1)  (967 129)  (967 129)  LC_0 Logic Functioning bit
 (44 1)  (972 129)  (972 129)  LC_0 Logic Functioning bit
 (0 2)  (928 130)  (928 130)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (1 2)  (929 130)  (929 130)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 2)  (930 130)  (930 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 8)  (959 136)  (959 136)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 136)  (960 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 136)  (961 136)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 136)  (962 136)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 136)  (964 136)  LC_4 Logic Functioning bit
 (37 8)  (965 136)  (965 136)  LC_4 Logic Functioning bit
 (38 8)  (966 136)  (966 136)  LC_4 Logic Functioning bit
 (39 8)  (967 136)  (967 136)  LC_4 Logic Functioning bit
 (45 8)  (973 136)  (973 136)  LC_4 Logic Functioning bit
 (47 8)  (975 136)  (975 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (932 137)  (932 137)  routing T_18_8.sp4_v_t_36 <X> T_18_8.sp4_h_r_6
 (31 9)  (959 137)  (959 137)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 137)  (964 137)  LC_4 Logic Functioning bit
 (37 9)  (965 137)  (965 137)  LC_4 Logic Functioning bit
 (38 9)  (966 137)  (966 137)  LC_4 Logic Functioning bit
 (39 9)  (967 137)  (967 137)  LC_4 Logic Functioning bit
 (44 9)  (972 137)  (972 137)  LC_4 Logic Functioning bit
 (16 10)  (944 138)  (944 138)  routing T_18_8.sp4_v_b_37 <X> T_18_8.lc_trk_g2_5
 (17 10)  (945 138)  (945 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 138)  (946 138)  routing T_18_8.sp4_v_b_37 <X> T_18_8.lc_trk_g2_5
 (18 11)  (946 139)  (946 139)  routing T_18_8.sp4_v_b_37 <X> T_18_8.lc_trk_g2_5
 (31 12)  (959 140)  (959 140)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 140)  (960 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 140)  (961 140)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 140)  (964 140)  LC_6 Logic Functioning bit
 (37 12)  (965 140)  (965 140)  LC_6 Logic Functioning bit
 (38 12)  (966 140)  (966 140)  LC_6 Logic Functioning bit
 (39 12)  (967 140)  (967 140)  LC_6 Logic Functioning bit
 (45 12)  (973 140)  (973 140)  LC_6 Logic Functioning bit
 (7 13)  (935 141)  (935 141)  Column buffer control bit: LH_colbuf_cntl_4

 (36 13)  (964 141)  (964 141)  LC_6 Logic Functioning bit
 (37 13)  (965 141)  (965 141)  LC_6 Logic Functioning bit
 (38 13)  (966 141)  (966 141)  LC_6 Logic Functioning bit
 (39 13)  (967 141)  (967 141)  LC_6 Logic Functioning bit
 (44 13)  (972 141)  (972 141)  LC_6 Logic Functioning bit
 (46 13)  (974 141)  (974 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 142)  (928 142)  routing T_18_8.glb_netwk_4 <X> T_18_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 142)  (929 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 142)  (942 142)  routing T_18_8.sp4_v_b_36 <X> T_18_8.lc_trk_g3_4
 (25 14)  (953 142)  (953 142)  routing T_18_8.sp4_v_b_38 <X> T_18_8.lc_trk_g3_6
 (7 15)  (935 143)  (935 143)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (942 143)  (942 143)  routing T_18_8.sp4_v_b_36 <X> T_18_8.lc_trk_g3_4
 (16 15)  (944 143)  (944 143)  routing T_18_8.sp4_v_b_36 <X> T_18_8.lc_trk_g3_4
 (17 15)  (945 143)  (945 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (950 143)  (950 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 143)  (951 143)  routing T_18_8.sp4_v_b_38 <X> T_18_8.lc_trk_g3_6
 (25 15)  (953 143)  (953 143)  routing T_18_8.sp4_v_b_38 <X> T_18_8.lc_trk_g3_6


LogicTile_19_8

 (13 2)  (995 130)  (995 130)  routing T_19_8.sp4_v_b_2 <X> T_19_8.sp4_v_t_39


LogicTile_20_8



LogicTile_21_8

 (9 4)  (1099 132)  (1099 132)  routing T_21_8.sp4_h_l_36 <X> T_21_8.sp4_h_r_4
 (10 4)  (1100 132)  (1100 132)  routing T_21_8.sp4_h_l_36 <X> T_21_8.sp4_h_r_4


LogicTile_22_8

 (4 8)  (1148 136)  (1148 136)  routing T_22_8.sp4_h_l_43 <X> T_22_8.sp4_v_b_6
 (5 9)  (1149 137)  (1149 137)  routing T_22_8.sp4_h_l_43 <X> T_22_8.sp4_v_b_6


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (8 13)  (1314 141)  (1314 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10
 (9 13)  (1315 141)  (1315 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10
 (10 13)  (1316 141)  (1316 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10


LogicTile_26_8

 (3 1)  (1351 129)  (1351 129)  routing T_26_8.sp12_h_l_23 <X> T_26_8.sp12_v_b_0


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (3 1)  (1567 129)  (1567 129)  routing T_30_8.sp12_h_l_23 <X> T_30_8.sp12_v_b_0


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_vert_t_15 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (10 13)  (190 125)  (190 125)  routing T_4_7.sp4_h_r_5 <X> T_4_7.sp4_v_b_10


LogicTile_7_7

 (22 3)  (364 115)  (364 115)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23
 (26 8)  (368 120)  (368 120)  routing T_7_7.lc_trk_g0_6 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (37 8)  (379 120)  (379 120)  LC_4 Logic Functioning bit
 (39 8)  (381 120)  (381 120)  LC_4 Logic Functioning bit
 (40 8)  (382 120)  (382 120)  LC_4 Logic Functioning bit
 (42 8)  (384 120)  (384 120)  LC_4 Logic Functioning bit
 (26 9)  (368 121)  (368 121)  routing T_7_7.lc_trk_g0_6 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 121)  (371 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 121)  (378 121)  LC_4 Logic Functioning bit
 (38 9)  (380 121)  (380 121)  LC_4 Logic Functioning bit
 (41 9)  (383 121)  (383 121)  LC_4 Logic Functioning bit
 (43 9)  (385 121)  (385 121)  LC_4 Logic Functioning bit
 (47 9)  (389 121)  (389 121)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (0 10)  (342 122)  (342 122)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_2
 (1 10)  (343 122)  (343 122)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (1 11)  (343 123)  (343 123)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_2


LogicTile_12_7

 (9 13)  (609 125)  (609 125)  routing T_12_7.sp4_v_t_47 <X> T_12_7.sp4_v_b_10


LogicTile_17_7

 (3 12)  (877 124)  (877 124)  routing T_17_7.sp12_v_t_22 <X> T_17_7.sp12_h_r_1


LogicTile_20_7

 (9 5)  (1045 117)  (1045 117)  routing T_20_7.sp4_v_t_41 <X> T_20_7.sp4_v_b_4


LogicTile_29_7

 (3 13)  (1513 125)  (1513 125)  routing T_29_7.sp12_h_l_22 <X> T_29_7.sp12_h_r_1


LogicTile_30_7

 (19 5)  (1583 117)  (1583 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (19 12)  (1583 124)  (1583 124)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 119)  (1739 119)  routing T_33_7.span4_horz_37 <X> T_33_7.span4_vert_b_2
 (14 13)  (1740 125)  (1740 125)  routing T_33_7.span4_vert_t_15 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_10_6

 (2 12)  (494 108)  (494 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_6

 (19 10)  (565 106)  (565 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_12_6

 (19 11)  (619 107)  (619 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (2 12)  (602 108)  (602 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_6

 (10 7)  (664 103)  (664 103)  routing T_13_6.sp4_h_l_46 <X> T_13_6.sp4_v_t_41


LogicTile_15_6

 (10 7)  (772 103)  (772 103)  routing T_15_6.sp4_h_l_46 <X> T_15_6.sp4_v_t_41


LogicTile_16_6

 (3 12)  (819 108)  (819 108)  routing T_16_6.sp12_v_t_22 <X> T_16_6.sp12_h_r_1


LogicTile_18_6

 (3 4)  (931 100)  (931 100)  routing T_18_6.sp12_v_t_23 <X> T_18_6.sp12_h_r_0


LogicTile_26_6

 (2 8)  (1350 104)  (1350 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_6

 (2 14)  (1404 110)  (1404 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_6

 (5 0)  (1515 96)  (1515 96)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0
 (4 1)  (1514 97)  (1514 97)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0


LogicTile_30_6

 (9 0)  (1573 96)  (1573 96)  routing T_30_6.sp4_h_l_47 <X> T_30_6.sp4_h_r_1
 (10 0)  (1574 96)  (1574 96)  routing T_30_6.sp4_h_l_47 <X> T_30_6.sp4_h_r_1


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 97)  (1739 97)  routing T_33_6.span4_horz_25 <X> T_33_6.span4_vert_b_0
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_37 <X> T_33_6.span4_vert_b_2
 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23


LogicTile_16_5

 (2 8)  (818 88)  (818 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_5

 (3 4)  (877 84)  (877 84)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_h_r_0
 (3 5)  (877 85)  (877 85)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_h_r_0


LogicTile_19_5

 (5 15)  (987 95)  (987 95)  routing T_19_5.sp4_h_l_44 <X> T_19_5.sp4_v_t_44


LogicTile_29_5

 (3 7)  (1513 87)  (1513 87)  routing T_29_5.sp12_h_l_23 <X> T_29_5.sp12_v_t_23


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 82)  (1730 82)  routing T_33_5.span4_vert_b_10 <X> T_33_5.lc_trk_g0_2
 (5 2)  (1731 82)  (1731 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 82)  (1734 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (5 3)  (1731 83)  (1731 83)  routing T_33_5.span4_vert_b_10 <X> T_33_5.lc_trk_g0_2
 (7 3)  (1733 83)  (1733 83)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g0_2 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_11_4

 (9 9)  (555 73)  (555 73)  routing T_11_4.sp4_v_t_42 <X> T_11_4.sp4_v_b_7


LogicTile_13_4

 (3 4)  (657 68)  (657 68)  routing T_13_4.sp12_v_t_23 <X> T_13_4.sp12_h_r_0


LogicTile_14_4

 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_l_23 <X> T_14_4.sp12_v_t_23


LogicTile_15_4

 (6 8)  (768 72)  (768 72)  routing T_15_4.sp4_v_t_38 <X> T_15_4.sp4_v_b_6
 (5 9)  (767 73)  (767 73)  routing T_15_4.sp4_v_t_38 <X> T_15_4.sp4_v_b_6
 (3 12)  (765 76)  (765 76)  routing T_15_4.sp12_v_t_22 <X> T_15_4.sp12_h_r_1


LogicTile_16_4

 (2 8)  (818 72)  (818 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_4

 (11 2)  (993 66)  (993 66)  routing T_19_4.sp4_h_l_44 <X> T_19_4.sp4_v_t_39


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_43 <X> T_22_4.sp4_v_b_6


RAM_Tile_25_4

 (3 5)  (1309 69)  (1309 69)  routing T_25_4.sp12_h_l_23 <X> T_25_4.sp12_h_r_0
 (4 8)  (1310 72)  (1310 72)  routing T_25_4.sp4_v_t_47 <X> T_25_4.sp4_v_b_6
 (6 8)  (1312 72)  (1312 72)  routing T_25_4.sp4_v_t_47 <X> T_25_4.sp4_v_b_6


LogicTile_26_4

 (2 14)  (1350 78)  (1350 78)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_4

 (4 9)  (1514 73)  (1514 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6
 (6 9)  (1516 73)  (1516 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6


LogicTile_30_4

 (19 10)  (1583 74)  (1583 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (10 12)  (1574 76)  (1574 76)  routing T_30_4.sp4_v_t_40 <X> T_30_4.sp4_h_r_10


LogicTile_31_4

 (2 4)  (1620 68)  (1620 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_4

 (4 0)  (1730 64)  (1730 64)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (12 2)  (1738 66)  (1738 66)  routing T_33_4.span4_horz_31 <X> T_33_4.span4_vert_t_13
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (4 10)  (1730 74)  (1730 74)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g1_2
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (5 11)  (1731 75)  (1731 75)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g1_2
 (6 11)  (1732 75)  (1732 75)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g1_2
 (7 11)  (1733 75)  (1733 75)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 77)  (1739 77)  routing T_33_4.span4_horz_43 <X> T_33_4.span4_vert_b_3
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (8 1)  (188 49)  (188 49)  routing T_4_3.sp4_v_t_47 <X> T_4_3.sp4_v_b_1
 (10 1)  (190 49)  (190 49)  routing T_4_3.sp4_v_t_47 <X> T_4_3.sp4_v_b_1


RAM_Tile_8_3

 (10 5)  (406 53)  (406 53)  routing T_8_3.sp4_h_r_11 <X> T_8_3.sp4_v_b_4


LogicTile_11_3

 (8 1)  (554 49)  (554 49)  routing T_11_3.sp4_v_t_47 <X> T_11_3.sp4_v_b_1
 (10 1)  (556 49)  (556 49)  routing T_11_3.sp4_v_t_47 <X> T_11_3.sp4_v_b_1


LogicTile_12_3

 (3 4)  (603 52)  (603 52)  routing T_12_3.sp12_v_t_23 <X> T_12_3.sp12_h_r_0
 (4 8)  (604 56)  (604 56)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_6
 (6 8)  (606 56)  (606 56)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_6
 (12 14)  (612 62)  (612 62)  routing T_12_3.sp4_v_t_46 <X> T_12_3.sp4_h_l_46
 (11 15)  (611 63)  (611 63)  routing T_12_3.sp4_v_t_46 <X> T_12_3.sp4_h_l_46


LogicTile_14_3

 (19 15)  (727 63)  (727 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_3

 (4 4)  (878 52)  (878 52)  routing T_17_3.sp4_h_l_38 <X> T_17_3.sp4_v_b_3
 (5 5)  (879 53)  (879 53)  routing T_17_3.sp4_h_l_38 <X> T_17_3.sp4_v_b_3


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (6 0)  (1042 48)  (1042 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (4 14)  (1730 62)  (1730 62)  routing T_33_3.span4_vert_b_14 <X> T_33_3.lc_trk_g1_6
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit
 (5 15)  (1731 63)  (1731 63)  routing T_33_3.span4_vert_b_14 <X> T_33_3.lc_trk_g1_6
 (7 15)  (1733 63)  (1733 63)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_18_2

 (3 4)  (931 36)  (931 36)  routing T_18_2.sp12_v_t_23 <X> T_18_2.sp12_h_r_0


LogicTile_30_2

 (3 5)  (1567 37)  (1567 37)  routing T_30_2.sp12_h_l_23 <X> T_30_2.sp12_h_r_0


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 10)  (1731 42)  (1731 42)  routing T_33_2.span4_vert_b_11 <X> T_33_2.lc_trk_g1_3
 (7 10)  (1733 42)  (1733 42)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 42)  (1734 42)  routing T_33_2.span4_vert_b_11 <X> T_33_2.lc_trk_g1_3
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 44)  (1730 44)  routing T_33_2.span12_horz_4 <X> T_33_2.lc_trk_g1_4
 (4 13)  (1730 45)  (1730 45)  routing T_33_2.span12_horz_4 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span12_horz_4 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_18_1

 (3 12)  (931 28)  (931 28)  routing T_18_1.sp12_v_t_22 <X> T_18_1.sp12_h_r_1


LogicTile_21_1

 (19 14)  (1109 30)  (1109 30)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_1

 (11 8)  (1263 24)  (1263 24)  routing T_24_1.sp4_h_l_39 <X> T_24_1.sp4_v_b_8
 (13 8)  (1265 24)  (1265 24)  routing T_24_1.sp4_h_l_39 <X> T_24_1.sp4_v_b_8
 (12 9)  (1264 25)  (1264 25)  routing T_24_1.sp4_h_l_39 <X> T_24_1.sp4_v_b_8


LogicTile_26_1

 (19 6)  (1367 22)  (1367 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_1

 (4 5)  (1568 21)  (1568 21)  routing T_30_1.sp4_v_t_47 <X> T_30_1.sp4_h_r_3
 (19 6)  (1583 22)  (1583 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (6 2)  (1732 18)  (1732 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 19)  (1734 19)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 26)  (1734 26)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g1_3
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (5 0)  (197 15)  (197 15)  routing T_4_0.span4_vert_25 <X> T_4_0.lc_trk_g0_1
 (6 0)  (198 15)  (198 15)  routing T_4_0.span4_vert_25 <X> T_4_0.lc_trk_g0_1
 (7 0)  (199 15)  (199 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (8 1)  (200 14)  (200 14)  routing T_4_0.span4_vert_25 <X> T_4_0.lc_trk_g0_1
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g0_4 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (4 5)  (412 10)  (412 10)  routing T_8_0.span4_vert_28 <X> T_8_0.lc_trk_g0_4
 (5 5)  (413 10)  (413 10)  routing T_8_0.span4_vert_28 <X> T_8_0.lc_trk_g0_4
 (6 5)  (414 10)  (414 10)  routing T_8_0.span4_vert_28 <X> T_8_0.lc_trk_g0_4
 (7 5)  (415 10)  (415 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (581 14)  (581 14)  routing T_11_0.span4_vert_25 <X> T_11_0.span4_horz_r_0
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (562 4)  (562 4)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (4 11)  (562 5)  (562 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (5 11)  (563 5)  (563 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (6 11)  (564 5)  (564 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (7 11)  (565 5)  (565 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 7)  (616 9)  (616 9)  routing T_12_0.span4_vert_30 <X> T_12_0.lc_trk_g0_6
 (5 7)  (617 9)  (617 9)  routing T_12_0.span4_vert_30 <X> T_12_0.lc_trk_g0_6
 (6 7)  (618 9)  (618 9)  routing T_12_0.span4_vert_30 <X> T_12_0.lc_trk_g0_6
 (7 7)  (619 9)  (619 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_30 lc_trk_g0_6
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (616 2)  (616 2)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g1_4
 (5 13)  (617 2)  (617 2)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (5 2)  (779 12)  (779 12)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g0_3
 (6 2)  (780 12)  (780 12)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g0_3
 (7 2)  (781 12)  (781 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (782 12)  (782 12)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g0_3
 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (8 3)  (782 13)  (782 13)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g0_3
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_3 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (4 5)  (832 10)  (832 10)  routing T_16_0.span12_vert_20 <X> T_16_0.lc_trk_g0_4
 (6 5)  (834 10)  (834 10)  routing T_16_0.span12_vert_20 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_3 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g1_3 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (5 10)  (891 4)  (891 4)  routing T_17_0.span4_vert_27 <X> T_17_0.lc_trk_g1_3
 (6 10)  (892 4)  (892 4)  routing T_17_0.span4_vert_27 <X> T_17_0.lc_trk_g1_3
 (7 10)  (893 4)  (893 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_27 lc_trk_g1_3
 (8 11)  (894 5)  (894 5)  routing T_17_0.span4_vert_27 <X> T_17_0.lc_trk_g1_3


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (4 5)  (1268 10)  (1268 10)  routing T_24_0.span12_vert_20 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span12_vert_20 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1268 7)  (1268 7)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g1_0
 (4 9)  (1268 6)  (1268 6)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g1_0
 (6 9)  (1270 6)  (1270 6)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g1_0
 (7 9)  (1271 6)  (1271 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_0 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (6 10)  (1324 4)  (1324 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (8 11)  (1326 5)  (1326 5)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1383 2)  (1383 2)  routing T_26_0.span4_vert_19 <X> T_26_0.span4_horz_r_3
 (14 13)  (1384 2)  (1384 2)  routing T_26_0.span4_vert_19 <X> T_26_0.span4_horz_r_3


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1473 4)  (1473 4)  routing T_28_0.span4_horz_r_11 <X> T_28_0.lc_trk_g1_3
 (7 10)  (1475 4)  (1475 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1476 4)  (1476 4)  routing T_28_0.span4_horz_r_11 <X> T_28_0.lc_trk_g1_3


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1599 2)  (1599 2)  routing T_30_0.span4_vert_19 <X> T_30_0.span4_horz_r_3
 (14 13)  (1600 2)  (1600 2)  routing T_30_0.span4_vert_19 <X> T_30_0.span4_horz_r_3


IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


