{
  "module_name": "jz4755-cgu.c",
  "hash_id": "051e3c2033f494d0148b92332e024d28d907fe1abf7395c129a829cdbc577a03",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/ingenic/jz4755-cgu.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/delay.h>\n#include <linux/of.h>\n\n#include <dt-bindings/clock/ingenic,jz4755-cgu.h>\n\n#include \"cgu.h\"\n#include \"pm.h\"\n\n \n#define CGU_REG_CPCCR\t\t0x00\n#define CGU_REG_CPPCR\t\t0x10\n#define CGU_REG_CLKGR\t\t0x20\n#define CGU_REG_OPCR\t\t0x24\n#define CGU_REG_I2SCDR\t\t0x60\n#define CGU_REG_LPCDR\t\t0x64\n#define CGU_REG_MSCCDR\t\t0x68\n#define CGU_REG_SSICDR\t\t0x74\n#define CGU_REG_CIMCDR\t\t0x7C\n\nstatic struct ingenic_cgu *cgu;\n\nstatic const s8 pll_od_encoding[4] = {\n\t0x0, 0x1, -1, 0x3,\n};\n\nstatic const u8 jz4755_cgu_cpccr_div_table[] = {\n\t1, 2, 3, 4, 6, 8,\n};\n\nstatic const u8 jz4755_cgu_pll_half_div_table[] = {\n\t2, 1,\n};\n\nstatic const struct ingenic_cgu_clk_info jz4755_cgu_clocks[] = {\n\n\t \n\n\t[JZ4755_CLK_EXT] = { \"ext\", CGU_CLK_EXT },\n\t[JZ4755_CLK_OSC32K] = { \"osc32k\", CGU_CLK_EXT },\n\n\t[JZ4755_CLK_PLL] = {\n\t\t\"pll\", CGU_CLK_PLL,\n\t\t.parents = { JZ4755_CLK_EXT, },\n\t\t.pll = {\n\t\t\t.reg = CGU_REG_CPPCR,\n\t\t\t.rate_multiplier = 1,\n\t\t\t.m_shift = 23,\n\t\t\t.m_bits = 9,\n\t\t\t.m_offset = 2,\n\t\t\t.n_shift = 18,\n\t\t\t.n_bits = 5,\n\t\t\t.n_offset = 2,\n\t\t\t.od_shift = 16,\n\t\t\t.od_bits = 2,\n\t\t\t.od_max = 4,\n\t\t\t.od_encoding = pll_od_encoding,\n\t\t\t.stable_bit = 10,\n\t\t\t.bypass_reg = CGU_REG_CPPCR,\n\t\t\t.bypass_bit = 9,\n\t\t\t.enable_bit = 8,\n\t\t},\n\t},\n\n\t \n\n\t[JZ4755_CLK_PLL_HALF] = {\n\t\t\"pll half\", CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_PLL, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 21, 1, 1, -1, -1, -1, 0,\n\t\t\tjz4755_cgu_pll_half_div_table,\n\t\t},\n\t},\n\n\t[JZ4755_CLK_EXT_HALF] = {\n\t\t\"ext half\", CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_EXT, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 30, 1, 1, -1, -1, -1, 0,\n\t\t\tNULL,\n\t\t},\n\t},\n\n\t[JZ4755_CLK_CCLK] = {\n\t\t\"cclk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_PLL, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 0, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4755_cgu_cpccr_div_table,\n\t\t},\n\t},\n\n\t[JZ4755_CLK_H0CLK] = {\n\t\t\"hclk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_PLL, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 4, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4755_cgu_cpccr_div_table,\n\t\t},\n\t},\n\n\t[JZ4755_CLK_PCLK] = {\n\t\t\"pclk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_PLL, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 8, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4755_cgu_cpccr_div_table,\n\t\t},\n\t},\n\n\t[JZ4755_CLK_MCLK] = {\n\t\t\"mclk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_PLL, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 12, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4755_cgu_cpccr_div_table,\n\t\t},\n\t},\n\n\t[JZ4755_CLK_H1CLK] = {\n\t\t\"h1clk\", CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_PLL, },\n\t\t.div = {\n\t\t\tCGU_REG_CPCCR, 16, 1, 4, 22, -1, -1, 0,\n\t\t\tjz4755_cgu_cpccr_div_table,\n\t\t},\n\t},\n\n\t[JZ4755_CLK_UDC] = {\n\t\t\"udc\", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, JZ4755_CLK_PLL_HALF, },\n\t\t.mux = { CGU_REG_CPCCR, 29, 1 },\n\t\t.div = { CGU_REG_CPCCR, 23, 1, 6, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR, 10 },\n\t},\n\n\t[JZ4755_CLK_LCD] = {\n\t\t\"lcd\", CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_PLL_HALF, },\n\t\t.div = { CGU_REG_LPCDR, 0, 1, 11, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR, 9 },\n\t},\n\n\t[JZ4755_CLK_MMC] = {\n\t\t\"mmc\", CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_PLL_HALF, },\n\t\t.div = { CGU_REG_MSCCDR, 0, 1, 5, -1, -1, -1 },\n\t},\n\n\t[JZ4755_CLK_I2S] = {\n\t\t\"i2s\", CGU_CLK_MUX | CGU_CLK_DIV,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, JZ4755_CLK_PLL_HALF, },\n\t\t.mux = { CGU_REG_CPCCR, 31, 1 },\n\t\t.div = { CGU_REG_I2SCDR, 0, 1, 9, -1, -1, -1 },\n\t},\n\n\t[JZ4755_CLK_SPI] = {\n\t\t\"spi\", CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_PLL_HALF, },\n\t\t.div = { CGU_REG_SSICDR, 0, 1, 4, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR, 4 },\n\t},\n\n\t[JZ4755_CLK_TVE] = {\n\t\t\"tve\", CGU_CLK_MUX | CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_LCD, JZ4755_CLK_EXT, },\n\t\t.mux = { CGU_REG_LPCDR, 31, 1 },\n\t\t.gate = { CGU_REG_CLKGR, 18 },\n\t},\n\n\t[JZ4755_CLK_RTC] = {\n\t\t\"rtc\", CGU_CLK_MUX | CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT512, JZ4755_CLK_OSC32K, },\n\t\t.mux = { CGU_REG_OPCR, 2, 1},\n\t\t.gate = { CGU_REG_CLKGR, 2 },\n\t},\n\n\t[JZ4755_CLK_CIM] = {\n\t\t\"cim\", CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_PLL_HALF, },\n\t\t.div = { CGU_REG_CIMCDR, 0, 1, 8, -1, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR, 8 },\n\t},\n\n\t \n\n\t[JZ4755_CLK_UART0] = {\n\t\t\"uart0\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, },\n\t\t.gate = { CGU_REG_CLKGR, 0 },\n\t},\n\n\t[JZ4755_CLK_UART1] = {\n\t\t\"uart1\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, },\n\t\t.gate = { CGU_REG_CLKGR, 14 },\n\t},\n\n\t[JZ4755_CLK_UART2] = {\n\t\t\"uart2\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, },\n\t\t.gate = { CGU_REG_CLKGR, 15 },\n\t},\n\n\t[JZ4755_CLK_ADC] = {\n\t\t\"adc\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, },\n\t\t.gate = { CGU_REG_CLKGR, 7 },\n\t},\n\n\t[JZ4755_CLK_AIC] = {\n\t\t\"aic\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, },\n\t\t.gate = { CGU_REG_CLKGR, 5 },\n\t},\n\n\t[JZ4755_CLK_I2C] = {\n\t\t\"i2c\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, },\n\t\t.gate = { CGU_REG_CLKGR, 3 },\n\t},\n\n\t[JZ4755_CLK_BCH] = {\n\t\t\"bch\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_H1CLK, },\n\t\t.gate = { CGU_REG_CLKGR, 11 },\n\t},\n\n\t[JZ4755_CLK_TCU] = {\n\t\t\"tcu\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT, },\n\t\t.gate = { CGU_REG_CLKGR, 1 },\n\t},\n\n\t[JZ4755_CLK_DMA] = {\n\t\t\"dma\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_PCLK, },\n\t\t.gate = { CGU_REG_CLKGR, 12 },\n\t},\n\n\t[JZ4755_CLK_MMC0] = {\n\t\t\"mmc0\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_MMC, },\n\t\t.gate = { CGU_REG_CLKGR, 6 },\n\t},\n\n\t[JZ4755_CLK_MMC1] = {\n\t\t\"mmc1\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_MMC, },\n\t\t.gate = { CGU_REG_CLKGR, 16 },\n\t},\n\n\t[JZ4755_CLK_AUX_CPU] = {\n\t\t\"aux_cpu\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_H1CLK, },\n\t\t.gate = { CGU_REG_CLKGR, 24 },\n\t},\n\n\t[JZ4755_CLK_AHB1] = {\n\t\t\"ahb1\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_H1CLK, },\n\t\t.gate = { CGU_REG_CLKGR, 23 },\n\t},\n\n\t[JZ4755_CLK_IDCT] = {\n\t\t\"idct\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_H1CLK, },\n\t\t.gate = { CGU_REG_CLKGR, 22 },\n\t},\n\n\t[JZ4755_CLK_DB] = {\n\t\t\"db\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_H1CLK, },\n\t\t.gate = { CGU_REG_CLKGR, 21 },\n\t},\n\n\t[JZ4755_CLK_ME] = {\n\t\t\"me\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_H1CLK, },\n\t\t.gate = { CGU_REG_CLKGR, 20 },\n\t},\n\n\t[JZ4755_CLK_MC] = {\n\t\t\"mc\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_H1CLK, },\n\t\t.gate = { CGU_REG_CLKGR, 19 },\n\t},\n\n\t[JZ4755_CLK_TSSI] = {\n\t\t\"tssi\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF , },\n\t\t.gate = { CGU_REG_CLKGR, 17 },\n\t},\n\n\t[JZ4755_CLK_IPU] = {\n\t\t\"ipu\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_PLL_HALF , },\n\t\t.gate = { CGU_REG_CLKGR, 13 },\n\t},\n\n\t[JZ4755_CLK_EXT512] = {\n\t\t\"ext/512\", CGU_CLK_FIXDIV,\n\t\t.parents = { JZ4755_CLK_EXT, },\n\n\t\t.fixdiv = { 512 },\n\t},\n\n\t[JZ4755_CLK_UDC_PHY] = {\n\t\t\"udc_phy\", CGU_CLK_GATE,\n\t\t.parents = { JZ4755_CLK_EXT_HALF, },\n\t\t.gate = { CGU_REG_OPCR, 6, true },\n\t},\n};\n\nstatic void __init jz4755_cgu_init(struct device_node *np)\n{\n\tint retval;\n\n\tcgu = ingenic_cgu_new(jz4755_cgu_clocks,\n\t\t\t      ARRAY_SIZE(jz4755_cgu_clocks), np);\n\tif (!cgu) {\n\t\tpr_err(\"%s: failed to initialise CGU\\n\", __func__);\n\t\treturn;\n\t}\n\n\tretval = ingenic_cgu_register_clocks(cgu);\n\tif (retval)\n\t\tpr_err(\"%s: failed to register CGU Clocks\\n\", __func__);\n\n\tingenic_cgu_register_syscore_ops(cgu);\n}\n \nCLK_OF_DECLARE_DRIVER(jz4755_cgu, \"ingenic,jz4755-cgu\", jz4755_cgu_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}