<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hierodule: /home/ushumgigal/git/hierodule/Src/hierodule_tim.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Hierodule<span id="projectnumber">&#160;1.6.2</span>
   </div>
   <div id="projectbrief">Utility module set for STM32 MCUs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hierodule__tim_8c.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">hierodule_tim.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>: Source file for the timer module.  
<a href="#details">More...</a></p>

<p><a href="hierodule__tim_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gae12de36b8634e051adb18a07fd24b9a2" id="r_gae12de36b8634e051adb18a07fd24b9a2"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gae12de36b8634e051adb18a07fd24b9a2">T2V_Function_Pointer</a>) (TIM_TypeDef *)</td></tr>
<tr class="memdesc:gae12de36b8634e051adb18a07fd24b9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to reference a clear-flag routine for <a class="el" href="group___t_i_m___private.html#ga8b5edbe1056c0f615adf91dd783bd226">Check_IT</a>.  <br /></td></tr>
<tr class="separator:gae12de36b8634e051adb18a07fd24b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac7642937b574a36b1c269d7aa7e03d8f" id="r_gac7642937b574a36b1c269d7aa7e03d8f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gac7642937b574a36b1c269d7aa7e03d8f">GetBaseFreq</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gac7642937b574a36b1c269d7aa7e03d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the base frequency of a timer.  <br /></td></tr>
<tr class="separator:gac7642937b574a36b1c269d7aa7e03d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f7f5a70791f5091f3537d62fa86cac" id="r_ga92f7f5a70791f5091f3537d62fa86cac"><td class="memItemLeft" align="right" valign="top">static uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga92f7f5a70791f5091f3537d62fa86cac">ChannelSelector</a> (TIM_TypeDef *Timer, uint32_t ChannelOffset)</td></tr>
<tr class="memdesc:ga92f7f5a70791f5091f3537d62fa86cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the pointer to the target channel's capture compare register.  <br /></td></tr>
<tr class="separator:ga92f7f5a70791f5091f3537d62fa86cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5edbe1056c0f615adf91dd783bd226" id="r_ga8b5edbe1056c0f615adf91dd783bd226"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga8b5edbe1056c0f615adf91dd783bd226">Check_IT</a> (TIM_TypeDef *Timer, <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> Handler, <a class="el" href="group___t_i_m___private.html#gae12de36b8634e051adb18a07fd24b9a2">T2V_Function_Pointer</a> ClearFlag)</td></tr>
<tr class="memdesc:ga8b5edbe1056c0f615adf91dd783bd226"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a routine if it's not NULL, and clears the flag of a timer as specified with the clear-flag routine.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga8b5edbe1056c0f615adf91dd783bd226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0455e06c4f80ae75a68b9ce1ec1bdd7d" id="r_ga0455e06c4f80ae75a68b9ce1ec1bdd7d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga0455e06c4f80ae75a68b9ce1ec1bdd7d">InfiniteLoopOfError</a> (void)</td></tr>
<tr class="memdesc:ga0455e06c4f80ae75a68b9ce1ec1bdd7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga0455e06c4f80ae75a68b9ce1ec1bdd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1990576e74273825391e8bcca8a31cd7" id="r_ga1990576e74273825391e8bcca8a31cd7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga1990576e74273825391e8bcca8a31cd7">HIERODULE_TIM_SetPeriod</a> (TIM_TypeDef *Timer, double DurationSec)</td></tr>
<tr class="memdesc:ga1990576e74273825391e8bcca8a31cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the period duration of a timer.  <br /></td></tr>
<tr class="separator:ga1990576e74273825391e8bcca8a31cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ab8a47373791233294c8988c847ab3" id="r_ga92ab8a47373791233294c8988c847ab3"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga92ab8a47373791233294c8988c847ab3">HIERODULE_TIM_GetPeriod</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga92ab8a47373791233294c8988c847ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the period duration of a timer in seconds.  <br /></td></tr>
<tr class="separator:ga92ab8a47373791233294c8988c847ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81496d0e587d4d8b633fb106482dbd5d" id="r_ga81496d0e587d4d8b633fb106482dbd5d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga81496d0e587d4d8b633fb106482dbd5d">HIERODULE_TIM_SetFrequency</a> (TIM_TypeDef *Timer, double Frequency_Hz)</td></tr>
<tr class="memdesc:ga81496d0e587d4d8b633fb106482dbd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the frequency of a timer.  <br /></td></tr>
<tr class="separator:ga81496d0e587d4d8b633fb106482dbd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c4ae767558c001d94d7e89b5d0bdd4" id="r_ga23c4ae767558c001d94d7e89b5d0bdd4"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga23c4ae767558c001d94d7e89b5d0bdd4">HIERODULE_TIM_GetFrequency</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga23c4ae767558c001d94d7e89b5d0bdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequency of a timer in Hertz.  <br /></td></tr>
<tr class="separator:ga23c4ae767558c001d94d7e89b5d0bdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d6a51d3c9cc6fa6aec0a4797ba8ec6" id="r_gae9d6a51d3c9cc6fa6aec0a4797ba8ec6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gae9d6a51d3c9cc6fa6aec0a4797ba8ec6">HIERODULE_TIM_ClearCounter</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gae9d6a51d3c9cc6fa6aec0a4797ba8ec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the counter register of a timer.  <br /></td></tr>
<tr class="separator:gae9d6a51d3c9cc6fa6aec0a4797ba8ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046bc3a9783985e3d1764f98a58aa38b" id="r_ga046bc3a9783985e3d1764f98a58aa38b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga046bc3a9783985e3d1764f98a58aa38b">HIERODULE_TIM_SetRepetition</a> (TIM_TypeDef *Timer, uint32_t Reps)</td></tr>
<tr class="memdesc:ga046bc3a9783985e3d1764f98a58aa38b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the additional period repetitions of a timer.  <br /></td></tr>
<tr class="separator:ga046bc3a9783985e3d1764f98a58aa38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b77c853d7fef40d2c3e830d492e921" id="r_gad3b77c853d7fef40d2c3e830d492e921"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gad3b77c853d7fef40d2c3e830d492e921">HIERODULE_TIM_GetRepetition</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gad3b77c853d7fef40d2c3e830d492e921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of additional period repetitions of a timer.  <br /></td></tr>
<tr class="separator:gad3b77c853d7fef40d2c3e830d492e921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bcafa89cc5a0c98eeab94f688142f9" id="r_ga88bcafa89cc5a0c98eeab94f688142f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga88bcafa89cc5a0c98eeab94f688142f9">HIERODULE_TIM_EnableChannel</a> (TIM_TypeDef *Timer, int8_t Channel)</td></tr>
<tr class="memdesc:ga88bcafa89cc5a0c98eeab94f688142f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PWM output channel of a timer.  <br /></td></tr>
<tr class="separator:ga88bcafa89cc5a0c98eeab94f688142f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a0290dad71571b3fe6952d8544a948" id="r_ga71a0290dad71571b3fe6952d8544a948"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga71a0290dad71571b3fe6952d8544a948">HIERODULE_TIM_DisableChannel</a> (TIM_TypeDef *Timer, int8_t Channel)</td></tr>
<tr class="memdesc:ga71a0290dad71571b3fe6952d8544a948"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWM output channel of a timer.  <br /></td></tr>
<tr class="separator:ga71a0290dad71571b3fe6952d8544a948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d4499fedee141ed290a3901546e742" id="r_ga85d4499fedee141ed290a3901546e742"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga85d4499fedee141ed290a3901546e742">HIERODULE_TIM_IsEnabledChannel</a> (TIM_TypeDef *Timer, int8_t Channel)</td></tr>
<tr class="memdesc:ga85d4499fedee141ed290a3901546e742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the status of the PWM output channel of a timer.  <br /></td></tr>
<tr class="separator:ga85d4499fedee141ed290a3901546e742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02f54fbfe3b63a70957867cde6f1987" id="r_gab02f54fbfe3b63a70957867cde6f1987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gab02f54fbfe3b63a70957867cde6f1987">HIERODULE_TIM_EnableMainOutput</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gab02f54fbfe3b63a70957867cde6f1987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the main output enable bit in the break and dead time register of the timer.  <br /></td></tr>
<tr class="separator:gab02f54fbfe3b63a70957867cde6f1987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63ef47cf63ec6d9fb9d929efde7d829" id="r_gab63ef47cf63ec6d9fb9d929efde7d829"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gab63ef47cf63ec6d9fb9d929efde7d829">HIERODULE_TIM_DisableMainOutput</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gab63ef47cf63ec6d9fb9d929efde7d829"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the main output enable bit in the break and dead time register of the timer.  <br /></td></tr>
<tr class="separator:gab63ef47cf63ec6d9fb9d929efde7d829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c6194aec28b0e465f8406c54235042" id="r_ga58c6194aec28b0e465f8406c54235042"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga58c6194aec28b0e465f8406c54235042">HIERODULE_TIM_SetDutyCycle</a> (TIM_TypeDef *Timer, uint8_t Channel, double NormalizedDutyCycle)</td></tr>
<tr class="memdesc:ga58c6194aec28b0e465f8406c54235042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the duty cycle of the specified PWM output channel of a timer.  <br /></td></tr>
<tr class="separator:ga58c6194aec28b0e465f8406c54235042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333f65368d7c53fb9d1f1bb2c44cb625" id="r_ga333f65368d7c53fb9d1f1bb2c44cb625"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga333f65368d7c53fb9d1f1bb2c44cb625">HIERODULE_TIM_GetDutyCycle</a> (TIM_TypeDef *Timer, uint8_t Channel)</td></tr>
<tr class="memdesc:ga333f65368d7c53fb9d1f1bb2c44cb625"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the duty cycle of the specified PWM output channel of a timer.  <br /></td></tr>
<tr class="separator:ga333f65368d7c53fb9d1f1bb2c44cb625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec20533eb41b49d6483a40f1e8b5d71c" id="r_gaec20533eb41b49d6483a40f1e8b5d71c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gaec20533eb41b49d6483a40f1e8b5d71c">HIERODULE_TIM_ClearFlag_UPD</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gaec20533eb41b49d6483a40f1e8b5d71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the update interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:gaec20533eb41b49d6483a40f1e8b5d71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab888601a0ba1f74bd24c9251d52bb7f9" id="r_gab888601a0ba1f74bd24c9251d52bb7f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gab888601a0ba1f74bd24c9251d52bb7f9">HIERODULE_TIM_ClearFlag_CC1</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gab888601a0ba1f74bd24c9251d52bb7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the capture compare channel 1 interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:gab888601a0ba1f74bd24c9251d52bb7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b631afd35d34c5a4d043d259d9985b" id="r_gac4b631afd35d34c5a4d043d259d9985b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gac4b631afd35d34c5a4d043d259d9985b">HIERODULE_TIM_ClearFlag_CC2</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gac4b631afd35d34c5a4d043d259d9985b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the capture compare channel 2 interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:gac4b631afd35d34c5a4d043d259d9985b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5d202d84174a41b54baa5d5e01039d" id="r_ga0e5d202d84174a41b54baa5d5e01039d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga0e5d202d84174a41b54baa5d5e01039d">HIERODULE_TIM_ClearFlag_CC3</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga0e5d202d84174a41b54baa5d5e01039d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the capture compare channel 3 interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:ga0e5d202d84174a41b54baa5d5e01039d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7b5ee542f0b9ee08902efd8d55f948" id="r_ga2f7b5ee542f0b9ee08902efd8d55f948"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga2f7b5ee542f0b9ee08902efd8d55f948">HIERODULE_TIM_ClearFlag_CC4</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga2f7b5ee542f0b9ee08902efd8d55f948"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the capture compare channel 4 interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:ga2f7b5ee542f0b9ee08902efd8d55f948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83fd214610f2988c1539bebe7b0957a" id="r_gad83fd214610f2988c1539bebe7b0957a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gad83fd214610f2988c1539bebe7b0957a">HIERODULE_TIM_ClearFlag_BRK</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gad83fd214610f2988c1539bebe7b0957a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the break interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:gad83fd214610f2988c1539bebe7b0957a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca2e0efa29d4a66a8ce11d45d4983d8" id="r_ga4ca2e0efa29d4a66a8ce11d45d4983d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga4ca2e0efa29d4a66a8ce11d45d4983d8">HIERODULE_TIM_IsSetFlag_UPD</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga4ca2e0efa29d4a66a8ce11d45d4983d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the status of the update interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:ga4ca2e0efa29d4a66a8ce11d45d4983d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c116e3f33c60b1e8cae1f07058d66bd" id="r_ga0c116e3f33c60b1e8cae1f07058d66bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga0c116e3f33c60b1e8cae1f07058d66bd">HIERODULE_TIM_IsSetFlag_CC1</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga0c116e3f33c60b1e8cae1f07058d66bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the status of the capture compare channel 1 interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:ga0c116e3f33c60b1e8cae1f07058d66bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a50d8fa525f16cd03d6aa488401f616" id="r_ga5a50d8fa525f16cd03d6aa488401f616"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga5a50d8fa525f16cd03d6aa488401f616">HIERODULE_TIM_IsSetFlag_CC2</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga5a50d8fa525f16cd03d6aa488401f616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the status of the capture compare channel 2 interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:ga5a50d8fa525f16cd03d6aa488401f616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0c771ef0761a6270cf4b037d0b715b" id="r_gaac0c771ef0761a6270cf4b037d0b715b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gaac0c771ef0761a6270cf4b037d0b715b">HIERODULE_TIM_IsSetFlag_CC3</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gaac0c771ef0761a6270cf4b037d0b715b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the status of the capture compare channel 3 interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:gaac0c771ef0761a6270cf4b037d0b715b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea8d2709cb09aeb9e5ebe8791d1ca6b" id="r_ga0ea8d2709cb09aeb9e5ebe8791d1ca6b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga0ea8d2709cb09aeb9e5ebe8791d1ca6b">HIERODULE_TIM_IsSetFlag_CC4</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga0ea8d2709cb09aeb9e5ebe8791d1ca6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the status of the capture compare channel 4 interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:ga0ea8d2709cb09aeb9e5ebe8791d1ca6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c1b27be238ce72b2b1a296b5d9981" id="r_ga554c1b27be238ce72b2b1a296b5d9981"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga554c1b27be238ce72b2b1a296b5d9981">HIERODULE_TIM_IsSetFlag_BRK</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga554c1b27be238ce72b2b1a296b5d9981"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the status of the break interrupt flag of the timer.  <br /></td></tr>
<tr class="separator:ga554c1b27be238ce72b2b1a296b5d9981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e908cfbf8f1b1bbe3cfc5eb371487f" id="r_ga16e908cfbf8f1b1bbe3cfc5eb371487f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga16e908cfbf8f1b1bbe3cfc5eb371487f">HIERODULE_TIM_Enable_IT_UPD</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga16e908cfbf8f1b1bbe3cfc5eb371487f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the update interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga16e908cfbf8f1b1bbe3cfc5eb371487f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85379673d4b0da1d01fc49776194b318" id="r_ga85379673d4b0da1d01fc49776194b318"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga85379673d4b0da1d01fc49776194b318">HIERODULE_TIM_Enable_IT_CC1</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga85379673d4b0da1d01fc49776194b318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the capture compare channel 1 interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga85379673d4b0da1d01fc49776194b318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga825db81aacd416c360d92d46f6f336d4" id="r_ga825db81aacd416c360d92d46f6f336d4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga825db81aacd416c360d92d46f6f336d4">HIERODULE_TIM_Enable_IT_CC2</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga825db81aacd416c360d92d46f6f336d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the capture compare channel 2 interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga825db81aacd416c360d92d46f6f336d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd13a7af52fa77a4f20f5a4504d1b38" id="r_ga7dd13a7af52fa77a4f20f5a4504d1b38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga7dd13a7af52fa77a4f20f5a4504d1b38">HIERODULE_TIM_Enable_IT_CC3</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga7dd13a7af52fa77a4f20f5a4504d1b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the capture compare channel 3 interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga7dd13a7af52fa77a4f20f5a4504d1b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde68996d41442c5b8c814a246463d2f" id="r_gafde68996d41442c5b8c814a246463d2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gafde68996d41442c5b8c814a246463d2f">HIERODULE_TIM_Enable_IT_CC4</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gafde68996d41442c5b8c814a246463d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the capture compare channel 4 interrupt of the timer.  <br /></td></tr>
<tr class="separator:gafde68996d41442c5b8c814a246463d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6170f983608c6660cca626972028712a" id="r_ga6170f983608c6660cca626972028712a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga6170f983608c6660cca626972028712a">HIERODULE_TIM_Enable_IT_BRK</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga6170f983608c6660cca626972028712a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the break interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga6170f983608c6660cca626972028712a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227d293c2d1af76ec94a53a7cad53837" id="r_ga227d293c2d1af76ec94a53a7cad53837"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga227d293c2d1af76ec94a53a7cad53837">HIERODULE_TIM_Disable_IT_UPD</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga227d293c2d1af76ec94a53a7cad53837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the update interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga227d293c2d1af76ec94a53a7cad53837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94a8876001bf345782b9266043aa7ed" id="r_gab94a8876001bf345782b9266043aa7ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gab94a8876001bf345782b9266043aa7ed">HIERODULE_TIM_Disable_IT_CC1</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gab94a8876001bf345782b9266043aa7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the capture compare channel 1 interrupt of the timer.  <br /></td></tr>
<tr class="separator:gab94a8876001bf345782b9266043aa7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24bec799f7f8748bfd233683541c590" id="r_gad24bec799f7f8748bfd233683541c590"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gad24bec799f7f8748bfd233683541c590">HIERODULE_TIM_Disable_IT_CC2</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gad24bec799f7f8748bfd233683541c590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the capture compare channel 2 interrupt of the timer.  <br /></td></tr>
<tr class="separator:gad24bec799f7f8748bfd233683541c590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4edc86d237b5d1e4e7aa8c356f94a0" id="r_ga8e4edc86d237b5d1e4e7aa8c356f94a0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga8e4edc86d237b5d1e4e7aa8c356f94a0">HIERODULE_TIM_Disable_IT_CC3</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga8e4edc86d237b5d1e4e7aa8c356f94a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the capture compare channel 3 interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga8e4edc86d237b5d1e4e7aa8c356f94a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35028041cf328c4ee04c18b738495af7" id="r_ga35028041cf328c4ee04c18b738495af7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga35028041cf328c4ee04c18b738495af7">HIERODULE_TIM_Disable_IT_CC4</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga35028041cf328c4ee04c18b738495af7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the capture compare channel 4 interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga35028041cf328c4ee04c18b738495af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964eed1d71c9fe4e0d256699c8a30e5d" id="r_ga964eed1d71c9fe4e0d256699c8a30e5d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga964eed1d71c9fe4e0d256699c8a30e5d">HIERODULE_TIM_Disable_IT_BRK</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga964eed1d71c9fe4e0d256699c8a30e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the break interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga964eed1d71c9fe4e0d256699c8a30e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c9b77cf49790b03e88d2ad2aeeabb3" id="r_ga51c9b77cf49790b03e88d2ad2aeeabb3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga51c9b77cf49790b03e88d2ad2aeeabb3">HIERODULE_TIM_IsEnabled_IT_UPD</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga51c9b77cf49790b03e88d2ad2aeeabb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the update interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga51c9b77cf49790b03e88d2ad2aeeabb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d2e6c0a238513729f09f379747abda" id="r_gae0d2e6c0a238513729f09f379747abda"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gae0d2e6c0a238513729f09f379747abda">HIERODULE_TIM_IsEnabled_IT_CC1</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gae0d2e6c0a238513729f09f379747abda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the capture compare channel 1 interrupt of the timer.  <br /></td></tr>
<tr class="separator:gae0d2e6c0a238513729f09f379747abda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f663b5d42ab6bb45b30f14eadd624c" id="r_ga76f663b5d42ab6bb45b30f14eadd624c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga76f663b5d42ab6bb45b30f14eadd624c">HIERODULE_TIM_IsEnabled_IT_CC2</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga76f663b5d42ab6bb45b30f14eadd624c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the capture compare channel 2 interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga76f663b5d42ab6bb45b30f14eadd624c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7dfd559d642a0e38bd3447e62489d02" id="r_gaf7dfd559d642a0e38bd3447e62489d02"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gaf7dfd559d642a0e38bd3447e62489d02">HIERODULE_TIM_IsEnabled_IT_CC3</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gaf7dfd559d642a0e38bd3447e62489d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the capture compare channel 3 interrupt of the timer.  <br /></td></tr>
<tr class="separator:gaf7dfd559d642a0e38bd3447e62489d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5eeb6a8d2e41b0dcdfc2f4a1cadd4b2" id="r_gad5eeb6a8d2e41b0dcdfc2f4a1cadd4b2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gad5eeb6a8d2e41b0dcdfc2f4a1cadd4b2">HIERODULE_TIM_IsEnabled_IT_CC4</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gad5eeb6a8d2e41b0dcdfc2f4a1cadd4b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the capture compare channel 4 interrupt of the timer.  <br /></td></tr>
<tr class="separator:gad5eeb6a8d2e41b0dcdfc2f4a1cadd4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874d7eb972e73ed3193541ea17cb3fc8" id="r_ga874d7eb972e73ed3193541ea17cb3fc8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga874d7eb972e73ed3193541ea17cb3fc8">HIERODULE_TIM_IsEnabled_IT_BRK</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga874d7eb972e73ed3193541ea17cb3fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the break interrupt of the timer.  <br /></td></tr>
<tr class="separator:ga874d7eb972e73ed3193541ea17cb3fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1515d8e1c51a1950e6281cfefecb9c" id="r_ga6e1515d8e1c51a1950e6281cfefecb9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga6e1515d8e1c51a1950e6281cfefecb9c">HIERODULE_TIM_EnableAutomaticOutput</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga6e1515d8e1c51a1950e6281cfefecb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the automatic output enable bit in the break and dead time register of the timer.  <br /></td></tr>
<tr class="separator:ga6e1515d8e1c51a1950e6281cfefecb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbfcac29362f4201fb7e6cf438fb1363" id="r_gadbfcac29362f4201fb7e6cf438fb1363"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gadbfcac29362f4201fb7e6cf438fb1363">HIERODULE_TIM_DisableAutomaticOutput</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gadbfcac29362f4201fb7e6cf438fb1363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the automatic output enable bit in the break and dead time register of the timer.  <br /></td></tr>
<tr class="separator:gadbfcac29362f4201fb7e6cf438fb1363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cfdbbd7129ba47cc824bc42058d428" id="r_ga62cfdbbd7129ba47cc824bc42058d428"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga62cfdbbd7129ba47cc824bc42058d428">HIERODULE_TIM_EnableCounter</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga62cfdbbd7129ba47cc824bc42058d428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the counter of a timer.  <br /></td></tr>
<tr class="separator:ga62cfdbbd7129ba47cc824bc42058d428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb69d3f43bd84f398f871064eefe6f0d" id="r_gadb69d3f43bd84f398f871064eefe6f0d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gadb69d3f43bd84f398f871064eefe6f0d">HIERODULE_TIM_DisableCounter</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:gadb69d3f43bd84f398f871064eefe6f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the counter of a timer.  <br /></td></tr>
<tr class="separator:gadb69d3f43bd84f398f871064eefe6f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a2674de4c339d61a1f900e53ecf58d" id="r_ga41a2674de4c339d61a1f900e53ecf58d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga41a2674de4c339d61a1f900e53ecf58d">HIERODULE_TIM_IsEnabledCounter</a> (TIM_TypeDef *Timer)</td></tr>
<tr class="memdesc:ga41a2674de4c339d61a1f900e53ecf58d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the status of the counter of a timer.  <br /></td></tr>
<tr class="separator:ga41a2674de4c339d61a1f900e53ecf58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac140d5d10edda520f96274a7e0be0d1b" id="r_gac140d5d10edda520f96274a7e0be0d1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gac140d5d10edda520f96274a7e0be0d1b">HIERODULE_TIM_Assign_ISR_UPD</a> (TIM_TypeDef *Timer, <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gac140d5d10edda520f96274a7e0be0d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the designated flag handler for the update interrupt of a timer.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gac140d5d10edda520f96274a7e0be0d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b50dd2303537574b108ab7cc5b11ab" id="r_gab9b50dd2303537574b108ab7cc5b11ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gab9b50dd2303537574b108ab7cc5b11ab">HIERODULE_TIM_Assign_ISR_CC1</a> (TIM_TypeDef *Timer, <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gab9b50dd2303537574b108ab7cc5b11ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the designated flag handler for the capture compare channel 1 interrupt of a timer.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gab9b50dd2303537574b108ab7cc5b11ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea35e2f344ab3c279e49486b6ed827e" id="r_gabea35e2f344ab3c279e49486b6ed827e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gabea35e2f344ab3c279e49486b6ed827e">HIERODULE_TIM_Assign_ISR_CC2</a> (TIM_TypeDef *Timer, <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gabea35e2f344ab3c279e49486b6ed827e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the designated flag handler for the capture compare channel 2 interrupt of a timer.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gabea35e2f344ab3c279e49486b6ed827e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0347e04b1c57e7bcf73a0a9de0330d3" id="r_gaf0347e04b1c57e7bcf73a0a9de0330d3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gaf0347e04b1c57e7bcf73a0a9de0330d3">HIERODULE_TIM_Assign_ISR_CC3</a> (TIM_TypeDef *Timer, <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gaf0347e04b1c57e7bcf73a0a9de0330d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the designated flag handler for the capture compare channel 3 interrupt of a timer.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gaf0347e04b1c57e7bcf73a0a9de0330d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f13cdf5a7fa75ac3c2387c6ae71cbb" id="r_gae2f13cdf5a7fa75ac3c2387c6ae71cbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gae2f13cdf5a7fa75ac3c2387c6ae71cbb">HIERODULE_TIM_Assign_ISR_CC4</a> (TIM_TypeDef *Timer, <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gae2f13cdf5a7fa75ac3c2387c6ae71cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the designated flag handler for the capture compare channel 4 interrupt of a timer.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gae2f13cdf5a7fa75ac3c2387c6ae71cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e034a1bc65f206f06072b93b107c73" id="r_gaf4e034a1bc65f206f06072b93b107c73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gaf4e034a1bc65f206f06072b93b107c73">HIERODULE_TIM_Assign_ISR_BRK</a> (TIM_TypeDef *Timer, <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gaf4e034a1bc65f206f06072b93b107c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the designated flag handler for the break interrupt of a timer.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gaf4e034a1bc65f206f06072b93b107c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26ecbbcf68e0e1945378308a515252e" id="r_gab26ecbbcf68e0e1945378308a515252e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gab26ecbbcf68e0e1945378308a515252e">HIERODULE_TIM_Assign_TIM1_CC_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gab26ecbbcf68e0e1945378308a515252e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 1 capture compare IRQ handler.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gab26ecbbcf68e0e1945378308a515252e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded7d3f7ea309b87965c285fe97e9c6f" id="r_gaded7d3f7ea309b87965c285fe97e9c6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gaded7d3f7ea309b87965c285fe97e9c6f">HIERODULE_TIM_Assign_TIM2_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gaded7d3f7ea309b87965c285fe97e9c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 2 IRQ handler.<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gaded7d3f7ea309b87965c285fe97e9c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e00214e67f8478a42d2f4515d36e32f" id="r_ga2e00214e67f8478a42d2f4515d36e32f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga2e00214e67f8478a42d2f4515d36e32f">HIERODULE_TIM_Assign_TIM3_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:ga2e00214e67f8478a42d2f4515d36e32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 3 IRQ handler.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga2e00214e67f8478a42d2f4515d36e32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41ed1981344b5966a12bc0bb4efd977" id="r_gae41ed1981344b5966a12bc0bb4efd977"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gae41ed1981344b5966a12bc0bb4efd977">HIERODULE_TIM_Assign_TIM4_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gae41ed1981344b5966a12bc0bb4efd977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 4 IRQ handler.<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gae41ed1981344b5966a12bc0bb4efd977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0d5cd63198ec509f312fabf2743db9" id="r_gaeb0d5cd63198ec509f312fabf2743db9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gaeb0d5cd63198ec509f312fabf2743db9">HIERODULE_TIM_Assign_TIM1_UP_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gaeb0d5cd63198ec509f312fabf2743db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 1 update IRQ handler.<br  />
Requires the device specific macro __STM32F103xB_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gaeb0d5cd63198ec509f312fabf2743db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abc3b89068cd67ae8bda83f2237707b" id="r_ga5abc3b89068cd67ae8bda83f2237707b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga5abc3b89068cd67ae8bda83f2237707b">HIERODULE_TIM_Assign_TIM1_BRK_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:ga5abc3b89068cd67ae8bda83f2237707b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 1 break IRQ handler.<br  />
Requires the device specific macro __STM32F103xB_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga5abc3b89068cd67ae8bda83f2237707b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc5704c243f658395b3c78662c181ef" id="r_ga2cc5704c243f658395b3c78662c181ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga2cc5704c243f658395b3c78662c181ef">HIERODULE_TIM_Assign_TIM1_UP_TIM10_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:ga2cc5704c243f658395b3c78662c181ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 1 update - timer 10 IRQ handler.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga2cc5704c243f658395b3c78662c181ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac930c67715fee18be903a86e3cce84ee" id="r_gac930c67715fee18be903a86e3cce84ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gac930c67715fee18be903a86e3cce84ee">HIERODULE_TIM_Assign_TIM1_BRK_TIM9_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gac930c67715fee18be903a86e3cce84ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 1 break - timer 9 IRQ handler.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gac930c67715fee18be903a86e3cce84ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c158b9331b5918268dc5d48c6efa409" id="r_ga5c158b9331b5918268dc5d48c6efa409"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga5c158b9331b5918268dc5d48c6efa409">HIERODULE_TIM_Assign_TIM5_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:ga5c158b9331b5918268dc5d48c6efa409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 5 IRQ handler.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga5c158b9331b5918268dc5d48c6efa409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf229d71f301beccb59670c8c8d588f04" id="r_gaf229d71f301beccb59670c8c8d588f04"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gaf229d71f301beccb59670c8c8d588f04">HIERODULE_TIM_Assign_TIM1_TRG_COM_TIM11_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gaf229d71f301beccb59670c8c8d588f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 1 trigger comm - timer 11 IRQ handler.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gaf229d71f301beccb59670c8c8d588f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b9c76acb2f44cfe45e228908958855" id="r_ga72b9c76acb2f44cfe45e228908958855"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga72b9c76acb2f44cfe45e228908958855">HIERODULE_TIM_Assign_TIM1_BRK_UP_TRG_COM_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:ga72b9c76acb2f44cfe45e228908958855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 1 break - update - trigger comm IRQ handler.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga72b9c76acb2f44cfe45e228908958855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36124a48de13c2c1a023c05b439b581" id="r_gac36124a48de13c2c1a023c05b439b581"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gac36124a48de13c2c1a023c05b439b581">HIERODULE_TIM_Assign_TIM14_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gac36124a48de13c2c1a023c05b439b581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 14 IRQ handler.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gac36124a48de13c2c1a023c05b439b581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f2a55b9c18545d65c262a0c2ddc252" id="r_ga45f2a55b9c18545d65c262a0c2ddc252"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga45f2a55b9c18545d65c262a0c2ddc252">HIERODULE_TIM_Assign_TIM16_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:ga45f2a55b9c18545d65c262a0c2ddc252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 16 IRQ handler.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga45f2a55b9c18545d65c262a0c2ddc252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab208dbe648c7f5c3673e25890e8a2016" id="r_gab208dbe648c7f5c3673e25890e8a2016"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gab208dbe648c7f5c3673e25890e8a2016">HIERODULE_TIM_Assign_TIM17_ISR</a> (<a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a> ISR)</td></tr>
<tr class="memdesc:gab208dbe648c7f5c3673e25890e8a2016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assigns a function to the timer 17 IRQ handler.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gab208dbe648c7f5c3673e25890e8a2016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51741dbf9b0de1b8b56b5a6f1ef2e694" id="r_ga51741dbf9b0de1b8b56b5a6f1ef2e694"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga51741dbf9b0de1b8b56b5a6f1ef2e694">TIM1_UP_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ga51741dbf9b0de1b8b56b5a6f1ef2e694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 update interrupt IRQ implementation.<br  />
Requires the device specific macro __STM32F103xB_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 1.  <br /></td></tr>
<tr class="separator:ga51741dbf9b0de1b8b56b5a6f1ef2e694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fd361bc5ad89facee67c76d1ff8dc0" id="r_gad1fd361bc5ad89facee67c76d1ff8dc0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gad1fd361bc5ad89facee67c76d1ff8dc0">TIM1_UP_TIM10_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:gad1fd361bc5ad89facee67c76d1ff8dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 update interrupt - timer 10 IRQ implementation.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 1 or 10.  <br /></td></tr>
<tr class="separator:gad1fd361bc5ad89facee67c76d1ff8dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a61b27afdb07c70d6b863c44284ca6" id="r_gae8a61b27afdb07c70d6b863c44284ca6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gae8a61b27afdb07c70d6b863c44284ca6">TIM1_CC_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:gae8a61b27afdb07c70d6b863c44284ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 capture compare interrupt IRQ implementation.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 1.  <br /></td></tr>
<tr class="separator:gae8a61b27afdb07c70d6b863c44284ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac932fa89be69a5610d5b3a1ee6f6aed7" id="r_gac932fa89be69a5610d5b3a1ee6f6aed7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gac932fa89be69a5610d5b3a1ee6f6aed7">TIM1_BRK_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:gac932fa89be69a5610d5b3a1ee6f6aed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 break interrupt IRQ implementation.<br  />
Requires the device specific macro __STM32F103xB_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 1.  <br /></td></tr>
<tr class="separator:gac932fa89be69a5610d5b3a1ee6f6aed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b60f6118cdd3449f4ed29fde4704236" id="r_ga3b60f6118cdd3449f4ed29fde4704236"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga3b60f6118cdd3449f4ed29fde4704236">TIM1_BRK_TIM9_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ga3b60f6118cdd3449f4ed29fde4704236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 break interrupt - timer 9 IRQ implementation.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 1 or 9.  <br /></td></tr>
<tr class="separator:ga3b60f6118cdd3449f4ed29fde4704236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf60da545bf36717bd2c9ce3d13bf81" id="r_ga0bf60da545bf36717bd2c9ce3d13bf81"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga0bf60da545bf36717bd2c9ce3d13bf81">TIM1_BRK_UP_TRG_COM_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ga0bf60da545bf36717bd2c9ce3d13bf81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 break - update - trigger comm IRQ implementation.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 1.  <br /></td></tr>
<tr class="separator:ga0bf60da545bf36717bd2c9ce3d13bf81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ad4725462bdc5e86c4ead4f04b9fc2" id="r_ga38ad4725462bdc5e86c4ead4f04b9fc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga38ad4725462bdc5e86c4ead4f04b9fc2">TIM2_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ga38ad4725462bdc5e86c4ead4f04b9fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 IRQ implementation.<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 2.  <br /></td></tr>
<tr class="separator:ga38ad4725462bdc5e86c4ead4f04b9fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e51d2183b5230cbd5481f8867adce9" id="r_gac8e51d2183b5230cbd5481f8867adce9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gac8e51d2183b5230cbd5481f8867adce9">TIM3_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:gac8e51d2183b5230cbd5481f8867adce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 IRQ implementation.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 3.  <br /></td></tr>
<tr class="separator:gac8e51d2183b5230cbd5481f8867adce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7133f3f78767503641d307386e68bd28" id="r_ga7133f3f78767503641d307386e68bd28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga7133f3f78767503641d307386e68bd28">TIM4_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ga7133f3f78767503641d307386e68bd28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 4 IRQ implementation.<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 4.  <br /></td></tr>
<tr class="separator:ga7133f3f78767503641d307386e68bd28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e66446caf21dd90191dc07a13ce2378" id="r_ga5e66446caf21dd90191dc07a13ce2378"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga5e66446caf21dd90191dc07a13ce2378">TIM5_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ga5e66446caf21dd90191dc07a13ce2378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 5 IRQ implementation.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 5.  <br /></td></tr>
<tr class="separator:ga5e66446caf21dd90191dc07a13ce2378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098245bf4e2f8844b22692b034a266fb" id="r_ga098245bf4e2f8844b22692b034a266fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga098245bf4e2f8844b22692b034a266fb">TIM1_TRG_COM_TIM11_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ga098245bf4e2f8844b22692b034a266fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 trigger comm interrupt - timer 11 IRQ implementation.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 1 or 11.  <br /></td></tr>
<tr class="separator:ga098245bf4e2f8844b22692b034a266fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422d57e8efb93bfbfa13cf343587af8c" id="r_ga422d57e8efb93bfbfa13cf343587af8c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#ga422d57e8efb93bfbfa13cf343587af8c">TIM14_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ga422d57e8efb93bfbfa13cf343587af8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 14 IRQ implementation.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 14.  <br /></td></tr>
<tr class="separator:ga422d57e8efb93bfbfa13cf343587af8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae194ef2e9384ca2fd29c2615e6dc4093" id="r_gae194ef2e9384ca2fd29c2615e6dc4093"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gae194ef2e9384ca2fd29c2615e6dc4093">TIM16_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:gae194ef2e9384ca2fd29c2615e6dc4093"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 16 IRQ implementation.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 16.  <br /></td></tr>
<tr class="separator:gae194ef2e9384ca2fd29c2615e6dc4093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab219fe510cd6e492a782cde5290eb0e3" id="r_gab219fe510cd6e492a782cde5290eb0e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___public.html#gab219fe510cd6e492a782cde5290eb0e3">TIM17_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:gab219fe510cd6e492a782cde5290eb0e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 17 IRQ implementation.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Won't be compiled if <a class="el" href="group___t_i_m___public.html#gad4d45799a694995d1bd27b4b0af921ae">HIERODULE_TIM_RESERVED</a> equals 17.  <br /></td></tr>
<tr class="separator:gab219fe510cd6e492a782cde5290eb0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaf5d5dd33ec53d4c7ed6c7f36b960bb70" id="r_gaf5d5dd33ec53d4c7ed6c7f36b960bb70"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaf5d5dd33ec53d4c7ed6c7f36b960bb70">APB1_DIV1_SINGLE</a> = (RCC_CFGR_PPRE_DIV1&gt;&gt;RCC_CFGR_PPRE_Pos)</td></tr>
<tr class="memdesc:gaf5d5dd33ec53d4c7ed6c7f36b960bb70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant to check if non-unitary prescaling has been applied to advanced peripheral bus 1.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.  <br /></td></tr>
<tr class="separator:gaf5d5dd33ec53d4c7ed6c7f36b960bb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21361932563c22a55116342dc4397b40" id="r_ga21361932563c22a55116342dc4397b40"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga21361932563c22a55116342dc4397b40">APB1_DIV1</a> = (RCC_CFGR_PPRE1_DIV1&gt;&gt;RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="memdesc:ga21361932563c22a55116342dc4397b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant to check if non-unitary prescaling has been applied to advanced peripheral bus 1.<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.  <br /></td></tr>
<tr class="separator:ga21361932563c22a55116342dc4397b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4ec9291aecc163ae887c2d805c94e5" id="r_ga6d4ec9291aecc163ae887c2d805c94e5"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga6d4ec9291aecc163ae887c2d805c94e5">APB2_DIV1</a> = (RCC_CFGR_PPRE2_DIV1&gt;&gt;RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="memdesc:ga6d4ec9291aecc163ae887c2d805c94e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant to check if non-unitary prescaling has been applied to advanced peripheral bus 2.<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.  <br /></td></tr>
<tr class="separator:ga6d4ec9291aecc163ae887c2d805c94e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5de5aa589fa72ecce5df644849b1956" id="r_gaf5de5aa589fa72ecce5df644849b1956"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaf5de5aa589fa72ecce5df644849b1956">UPD_Handler_TIM1</a> = NULL</td></tr>
<tr class="memdesc:gaf5de5aa589fa72ecce5df644849b1956"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 1<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gaf5de5aa589fa72ecce5df644849b1956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce2de26a3a56c262fc21e3cde6b0c65" id="r_ga1ce2de26a3a56c262fc21e3cde6b0c65"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga1ce2de26a3a56c262fc21e3cde6b0c65">CC1_Handler_TIM1</a> = NULL</td></tr>
<tr class="memdesc:ga1ce2de26a3a56c262fc21e3cde6b0c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 1<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga1ce2de26a3a56c262fc21e3cde6b0c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcad20b1bb1fa0f5746ccac89077fc14" id="r_gafcad20b1bb1fa0f5746ccac89077fc14"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gafcad20b1bb1fa0f5746ccac89077fc14">CC2_Handler_TIM1</a> = NULL</td></tr>
<tr class="memdesc:gafcad20b1bb1fa0f5746ccac89077fc14"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 2 interrupt flag of timer 1<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gafcad20b1bb1fa0f5746ccac89077fc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2196d9e771786e01164d98e7928d6c44" id="r_ga2196d9e771786e01164d98e7928d6c44"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga2196d9e771786e01164d98e7928d6c44">CC3_Handler_TIM1</a> = NULL</td></tr>
<tr class="memdesc:ga2196d9e771786e01164d98e7928d6c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 3 interrupt flag of timer 1<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga2196d9e771786e01164d98e7928d6c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed3edaf49896f7d523ebc37b9fd46bc" id="r_ga6ed3edaf49896f7d523ebc37b9fd46bc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga6ed3edaf49896f7d523ebc37b9fd46bc">CC4_Handler_TIM1</a> = NULL</td></tr>
<tr class="memdesc:ga6ed3edaf49896f7d523ebc37b9fd46bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 4 interrupt flag of timer 1<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga6ed3edaf49896f7d523ebc37b9fd46bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fa0a26aebdfcd3132c9f5b2db2bf4e" id="r_gaa2fa0a26aebdfcd3132c9f5b2db2bf4e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaa2fa0a26aebdfcd3132c9f5b2db2bf4e">BRK_Handler_TIM1</a> = NULL</td></tr>
<tr class="memdesc:gaa2fa0a26aebdfcd3132c9f5b2db2bf4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for break interrupt flag of timer 1<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gaa2fa0a26aebdfcd3132c9f5b2db2bf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98809561098101270543d1e3a2cf56a" id="r_gae98809561098101270543d1e3a2cf56a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gae98809561098101270543d1e3a2cf56a">UPD_Handler_TIM2</a> = NULL</td></tr>
<tr class="memdesc:gae98809561098101270543d1e3a2cf56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 2<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gae98809561098101270543d1e3a2cf56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a0964e3dcf95f2e3c2443d6851980c" id="r_gac4a0964e3dcf95f2e3c2443d6851980c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gac4a0964e3dcf95f2e3c2443d6851980c">CC1_Handler_TIM2</a> = NULL</td></tr>
<tr class="memdesc:gac4a0964e3dcf95f2e3c2443d6851980c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 2<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gac4a0964e3dcf95f2e3c2443d6851980c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac92a743e68eb81d27dbf2add7c63491" id="r_gaac92a743e68eb81d27dbf2add7c63491"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaac92a743e68eb81d27dbf2add7c63491">CC2_Handler_TIM2</a> = NULL</td></tr>
<tr class="memdesc:gaac92a743e68eb81d27dbf2add7c63491"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 2 interrupt flag of timer 2<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gaac92a743e68eb81d27dbf2add7c63491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd28112e4fa145bdfcae9bfec7258682" id="r_gacd28112e4fa145bdfcae9bfec7258682"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gacd28112e4fa145bdfcae9bfec7258682">CC3_Handler_TIM2</a> = NULL</td></tr>
<tr class="memdesc:gacd28112e4fa145bdfcae9bfec7258682"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 3 interrupt flag of timer 2<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gacd28112e4fa145bdfcae9bfec7258682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbc0d35e4f095708eb334aecdb92c79" id="r_ga7bbc0d35e4f095708eb334aecdb92c79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga7bbc0d35e4f095708eb334aecdb92c79">CC4_Handler_TIM2</a> = NULL</td></tr>
<tr class="memdesc:ga7bbc0d35e4f095708eb334aecdb92c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 4 interrupt flag of timer 2<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga7bbc0d35e4f095708eb334aecdb92c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8299b2a6b25f0e2d384f5e2f669f0b" id="r_ga6e8299b2a6b25f0e2d384f5e2f669f0b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga6e8299b2a6b25f0e2d384f5e2f669f0b">UPD_Handler_TIM3</a> = NULL</td></tr>
<tr class="memdesc:ga6e8299b2a6b25f0e2d384f5e2f669f0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 3<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga6e8299b2a6b25f0e2d384f5e2f669f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab741c6a3b507314b71a2709745db8bd2" id="r_gab741c6a3b507314b71a2709745db8bd2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gab741c6a3b507314b71a2709745db8bd2">CC1_Handler_TIM3</a> = NULL</td></tr>
<tr class="memdesc:gab741c6a3b507314b71a2709745db8bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 3<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gab741c6a3b507314b71a2709745db8bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5184c139b9a137c9bc947e0b03600791" id="r_ga5184c139b9a137c9bc947e0b03600791"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga5184c139b9a137c9bc947e0b03600791">CC2_Handler_TIM3</a> = NULL</td></tr>
<tr class="memdesc:ga5184c139b9a137c9bc947e0b03600791"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 2 interrupt flag of timer 3<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga5184c139b9a137c9bc947e0b03600791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105e900445e723f53fba19b92ec5b30f" id="r_ga105e900445e723f53fba19b92ec5b30f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga105e900445e723f53fba19b92ec5b30f">CC3_Handler_TIM3</a> = NULL</td></tr>
<tr class="memdesc:ga105e900445e723f53fba19b92ec5b30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 3 interrupt flag of timer 3<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga105e900445e723f53fba19b92ec5b30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b4472d32be28fe7613acd4e47d80b3" id="r_ga29b4472d32be28fe7613acd4e47d80b3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga29b4472d32be28fe7613acd4e47d80b3">CC4_Handler_TIM3</a> = NULL</td></tr>
<tr class="memdesc:ga29b4472d32be28fe7613acd4e47d80b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 4 interrupt flag of timer 3<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga29b4472d32be28fe7613acd4e47d80b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5a2cead58285ff942408a7452bfd72" id="r_ga6c5a2cead58285ff942408a7452bfd72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga6c5a2cead58285ff942408a7452bfd72">UPD_Handler_TIM4</a> = NULL</td></tr>
<tr class="memdesc:ga6c5a2cead58285ff942408a7452bfd72"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 4<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga6c5a2cead58285ff942408a7452bfd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9c572962bff410e20b66dcd97fc147" id="r_gaff9c572962bff410e20b66dcd97fc147"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaff9c572962bff410e20b66dcd97fc147">CC1_Handler_TIM4</a> = NULL</td></tr>
<tr class="memdesc:gaff9c572962bff410e20b66dcd97fc147"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 4<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gaff9c572962bff410e20b66dcd97fc147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03648e1a2ca2339798a88109f4305aa" id="r_gad03648e1a2ca2339798a88109f4305aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gad03648e1a2ca2339798a88109f4305aa">CC2_Handler_TIM4</a> = NULL</td></tr>
<tr class="memdesc:gad03648e1a2ca2339798a88109f4305aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 2 interrupt flag of timer 4<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gad03648e1a2ca2339798a88109f4305aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e80b389b8bfb38133abed5a4b169b8" id="r_gac3e80b389b8bfb38133abed5a4b169b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gac3e80b389b8bfb38133abed5a4b169b8">CC3_Handler_TIM4</a> = NULL</td></tr>
<tr class="memdesc:gac3e80b389b8bfb38133abed5a4b169b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 3 interrupt flag of timer 4<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gac3e80b389b8bfb38133abed5a4b169b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade888ef745d3b2bad5d931e1dbbc26eb" id="r_gade888ef745d3b2bad5d931e1dbbc26eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gade888ef745d3b2bad5d931e1dbbc26eb">CC4_Handler_TIM4</a> = NULL</td></tr>
<tr class="memdesc:gade888ef745d3b2bad5d931e1dbbc26eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 4 interrupt flag of timer 4<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gade888ef745d3b2bad5d931e1dbbc26eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd4190d5b7cce75e2d6eeef04913ce4" id="r_ga6dd4190d5b7cce75e2d6eeef04913ce4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga6dd4190d5b7cce75e2d6eeef04913ce4">UPD_Handler_TIM5</a> = NULL</td></tr>
<tr class="memdesc:ga6dd4190d5b7cce75e2d6eeef04913ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 5<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga6dd4190d5b7cce75e2d6eeef04913ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283f117d237cc0cf3479ee16032b847e" id="r_ga283f117d237cc0cf3479ee16032b847e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga283f117d237cc0cf3479ee16032b847e">CC1_Handler_TIM5</a> = NULL</td></tr>
<tr class="memdesc:ga283f117d237cc0cf3479ee16032b847e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 5<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga283f117d237cc0cf3479ee16032b847e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74a9553c43335e1d29d22f479b9ed0f" id="r_gad74a9553c43335e1d29d22f479b9ed0f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gad74a9553c43335e1d29d22f479b9ed0f">CC2_Handler_TIM5</a> = NULL</td></tr>
<tr class="memdesc:gad74a9553c43335e1d29d22f479b9ed0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 2 interrupt flag of timer 5<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gad74a9553c43335e1d29d22f479b9ed0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1696bc84b482b4c1f8fefb3c200f9de6" id="r_ga1696bc84b482b4c1f8fefb3c200f9de6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga1696bc84b482b4c1f8fefb3c200f9de6">CC3_Handler_TIM5</a> = NULL</td></tr>
<tr class="memdesc:ga1696bc84b482b4c1f8fefb3c200f9de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 3 interrupt flag of timer 5<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga1696bc84b482b4c1f8fefb3c200f9de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed5b4e9e29985430d15fc4152113769" id="r_ga2ed5b4e9e29985430d15fc4152113769"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga2ed5b4e9e29985430d15fc4152113769">CC4_Handler_TIM5</a> = NULL</td></tr>
<tr class="memdesc:ga2ed5b4e9e29985430d15fc4152113769"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 4 interrupt flag of timer 5<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga2ed5b4e9e29985430d15fc4152113769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532ecfdda60627f3984023096fe6e403" id="r_ga532ecfdda60627f3984023096fe6e403"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga532ecfdda60627f3984023096fe6e403">UPD_Handler_TIM9</a> = NULL</td></tr>
<tr class="memdesc:ga532ecfdda60627f3984023096fe6e403"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 9<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga532ecfdda60627f3984023096fe6e403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd1605c7a4abee94ddb5e7c490e0384" id="r_ga2dd1605c7a4abee94ddb5e7c490e0384"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga2dd1605c7a4abee94ddb5e7c490e0384">CC1_Handler_TIM9</a> = NULL</td></tr>
<tr class="memdesc:ga2dd1605c7a4abee94ddb5e7c490e0384"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 9<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga2dd1605c7a4abee94ddb5e7c490e0384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d66417485cfd2817559efc422c8ec8a" id="r_ga1d66417485cfd2817559efc422c8ec8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga1d66417485cfd2817559efc422c8ec8a">CC2_Handler_TIM9</a> = NULL</td></tr>
<tr class="memdesc:ga1d66417485cfd2817559efc422c8ec8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 2 interrupt flag of timer 9<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga1d66417485cfd2817559efc422c8ec8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175430bb848d733df3891d007cb193c0" id="r_ga175430bb848d733df3891d007cb193c0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga175430bb848d733df3891d007cb193c0">UPD_Handler_TIM10</a> = NULL</td></tr>
<tr class="memdesc:ga175430bb848d733df3891d007cb193c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 10<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga175430bb848d733df3891d007cb193c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22bdc65b1e5af5e08bed71f1484b01b" id="r_gae22bdc65b1e5af5e08bed71f1484b01b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gae22bdc65b1e5af5e08bed71f1484b01b">CC1_Handler_TIM10</a> = NULL</td></tr>
<tr class="memdesc:gae22bdc65b1e5af5e08bed71f1484b01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 10<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gae22bdc65b1e5af5e08bed71f1484b01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe864a587c151ea6f2b63136b633e0e" id="r_gaebe864a587c151ea6f2b63136b633e0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaebe864a587c151ea6f2b63136b633e0e">UPD_Handler_TIM11</a> = NULL</td></tr>
<tr class="memdesc:gaebe864a587c151ea6f2b63136b633e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 11<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gaebe864a587c151ea6f2b63136b633e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71494f957c8b4ab1eff605b70a79e55f" id="r_ga71494f957c8b4ab1eff605b70a79e55f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga71494f957c8b4ab1eff605b70a79e55f">CC1_Handler_TIM11</a> = NULL</td></tr>
<tr class="memdesc:ga71494f957c8b4ab1eff605b70a79e55f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 11<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga71494f957c8b4ab1eff605b70a79e55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e32f1b7a0f74cc7b6c68b6fed263f3" id="r_ga92e32f1b7a0f74cc7b6c68b6fed263f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga92e32f1b7a0f74cc7b6c68b6fed263f3">UPD_Handler_TIM14</a> = NULL</td></tr>
<tr class="memdesc:ga92e32f1b7a0f74cc7b6c68b6fed263f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 14<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga92e32f1b7a0f74cc7b6c68b6fed263f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5391c491cddbadfcf4e0ad6b8b1edfe6" id="r_ga5391c491cddbadfcf4e0ad6b8b1edfe6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga5391c491cddbadfcf4e0ad6b8b1edfe6">CC1_Handler_TIM14</a> = NULL</td></tr>
<tr class="memdesc:ga5391c491cddbadfcf4e0ad6b8b1edfe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 14<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga5391c491cddbadfcf4e0ad6b8b1edfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237483717a76dc95ffe1be09cf3c5343" id="r_ga237483717a76dc95ffe1be09cf3c5343"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga237483717a76dc95ffe1be09cf3c5343">UPD_Handler_TIM16</a> = NULL</td></tr>
<tr class="memdesc:ga237483717a76dc95ffe1be09cf3c5343"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 16<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga237483717a76dc95ffe1be09cf3c5343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bdc6a8d9e691cf6eec6e36ba07bc60" id="r_gad1bdc6a8d9e691cf6eec6e36ba07bc60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gad1bdc6a8d9e691cf6eec6e36ba07bc60">CC1_Handler_TIM16</a> = NULL</td></tr>
<tr class="memdesc:gad1bdc6a8d9e691cf6eec6e36ba07bc60"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 16<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gad1bdc6a8d9e691cf6eec6e36ba07bc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397339910fbdbbfcff8796e99ed1bb0a" id="r_ga397339910fbdbbfcff8796e99ed1bb0a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga397339910fbdbbfcff8796e99ed1bb0a">BRK_Handler_TIM17</a> = NULL</td></tr>
<tr class="memdesc:ga397339910fbdbbfcff8796e99ed1bb0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for break interrupt flag of timer 17<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:ga397339910fbdbbfcff8796e99ed1bb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae805c56411673650920d3d1c52d3af21" id="r_gae805c56411673650920d3d1c52d3af21"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gae805c56411673650920d3d1c52d3af21">UPD_Handler_TIM17</a> = NULL</td></tr>
<tr class="memdesc:gae805c56411673650920d3d1c52d3af21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for update interrupt flag of timer 17<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gae805c56411673650920d3d1c52d3af21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4052e8ba0940e0caa2049726e358ec7" id="r_gab4052e8ba0940e0caa2049726e358ec7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gab4052e8ba0940e0caa2049726e358ec7">CC1_Handler_TIM17</a> = NULL</td></tr>
<tr class="memdesc:gab4052e8ba0940e0caa2049726e358ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR handler for capture compare channel 1 interrupt flag of timer 17<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be defined.  <br /></td></tr>
<tr class="separator:gab4052e8ba0940e0caa2049726e358ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30182a3c9cb0fe7f9f9ccde15d4bde1" id="r_gaa30182a3c9cb0fe7f9f9ccde15d4bde1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaa30182a3c9cb0fe7f9f9ccde15d4bde1">TIM1_CC_ISR</a> = NULL</td></tr>
<tr class="memdesc:gaa30182a3c9cb0fe7f9f9ccde15d4bde1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 1 Capture Compare IRQ routine.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gaa30182a3c9cb0fe7f9f9ccde15d4bde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8f471ebc9e760fdeac1d4ef9846b65" id="r_ga4a8f471ebc9e760fdeac1d4ef9846b65"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga4a8f471ebc9e760fdeac1d4ef9846b65">TIM2_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga4a8f471ebc9e760fdeac1d4ef9846b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 2 IRQ routine.<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga4a8f471ebc9e760fdeac1d4ef9846b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e52bbcdbdc6086543de7388d921e3a" id="r_ga21e52bbcdbdc6086543de7388d921e3a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga21e52bbcdbdc6086543de7388d921e3a">TIM3_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga21e52bbcdbdc6086543de7388d921e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 3 IRQ routine.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga21e52bbcdbdc6086543de7388d921e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e148559f922128aa5e7a95f9d9a927" id="r_gae7e148559f922128aa5e7a95f9d9a927"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gae7e148559f922128aa5e7a95f9d9a927">TIM4_ISR</a> = NULL</td></tr>
<tr class="memdesc:gae7e148559f922128aa5e7a95f9d9a927"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 4 IRQ routine.<br  />
Requires the device specific macro __STM32F103xB_H or __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gae7e148559f922128aa5e7a95f9d9a927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6331b08d1675c163dcc4cc7a5ce6826" id="r_gaf6331b08d1675c163dcc4cc7a5ce6826"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaf6331b08d1675c163dcc4cc7a5ce6826">TIM1_UP_ISR</a> = NULL</td></tr>
<tr class="memdesc:gaf6331b08d1675c163dcc4cc7a5ce6826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 1 update IRQ routine.<br  />
Requires the device specific macro __STM32F103xB_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gaf6331b08d1675c163dcc4cc7a5ce6826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b02d4e15ab64687bb38b926f0160d49" id="r_ga9b02d4e15ab64687bb38b926f0160d49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga9b02d4e15ab64687bb38b926f0160d49">TIM1_BRK_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga9b02d4e15ab64687bb38b926f0160d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 1 break IRQ routine.<br  />
Requires the device specific macro __STM32F103xB_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga9b02d4e15ab64687bb38b926f0160d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906444bfc525b6be78d8c3a53ae505fb" id="r_ga906444bfc525b6be78d8c3a53ae505fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga906444bfc525b6be78d8c3a53ae505fb">TIM1_UP_TIM10_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga906444bfc525b6be78d8c3a53ae505fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 1 update - timer 10 IRQ routine.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga906444bfc525b6be78d8c3a53ae505fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5649cc845bc213c249dec3b1a185c1a6" id="r_ga5649cc845bc213c249dec3b1a185c1a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga5649cc845bc213c249dec3b1a185c1a6">TIM1_BRK_TIM9_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga5649cc845bc213c249dec3b1a185c1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 1 break - timer 9 IRQ routine.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga5649cc845bc213c249dec3b1a185c1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e2ca76b6eccea36d95e86e9429c0ea" id="r_ga10e2ca76b6eccea36d95e86e9429c0ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga10e2ca76b6eccea36d95e86e9429c0ea">TIM5_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga10e2ca76b6eccea36d95e86e9429c0ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 5 IRQ routine.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga10e2ca76b6eccea36d95e86e9429c0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7330d4ad4e12698ef1d8e67cfd438c7b" id="r_ga7330d4ad4e12698ef1d8e67cfd438c7b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga7330d4ad4e12698ef1d8e67cfd438c7b">TIM1_TRG_COM_TIM11_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga7330d4ad4e12698ef1d8e67cfd438c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 1 trigger comm - timer 11 IRQ routine.<br  />
Requires the device specific macro __STM32F401xC_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga7330d4ad4e12698ef1d8e67cfd438c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c74b79a0689a18b086782b496e9362" id="r_ga61c74b79a0689a18b086782b496e9362"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga61c74b79a0689a18b086782b496e9362">TIM1_BRK_UP_TRG_COM_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga61c74b79a0689a18b086782b496e9362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 1 break - update - trigger - comm IRQ routine.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga61c74b79a0689a18b086782b496e9362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad401087d16753c795fc4709f6ffacd80" id="r_gad401087d16753c795fc4709f6ffacd80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gad401087d16753c795fc4709f6ffacd80">TIM14_ISR</a> = NULL</td></tr>
<tr class="memdesc:gad401087d16753c795fc4709f6ffacd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 14 IRQ routine.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:gad401087d16753c795fc4709f6ffacd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271a89948ec569e73efb7f364f6928de" id="r_ga271a89948ec569e73efb7f364f6928de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga271a89948ec569e73efb7f364f6928de">TIM16_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga271a89948ec569e73efb7f364f6928de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 16 IRQ routine.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga271a89948ec569e73efb7f364f6928de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aa10037a719147b3973859877d8d8a" id="r_ga70aa10037a719147b3973859877d8d8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___t_i_m___public.html#gaa49fe4b8bb0e350f4bc65b5000ac897c">FUNC_POINTER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#ga70aa10037a719147b3973859877d8d8a">TIM17_ISR</a> = NULL</td></tr>
<tr class="memdesc:ga70aa10037a719147b3973859877d8d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the Timer 17 IRQ routine.<br  />
Requires the device specific macro __STM32F030x6_H to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga2ba013e0174c7d85cf93d78ee6602381">HIERODULE_TIM_HANDLE_IRQ</a> to be defined.<br  />
Requires <a class="el" href="group___t_i_m___public.html#ga0af79361cfa863ee37d4c22e5f5d2416">HIERODULE_TIM_CONVENIENT_IRQ</a> to be NOT defined.  <br /></td></tr>
<tr class="separator:ga70aa10037a719147b3973859877d8d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a6bc4bbce1e5b30c0c1765337bc730" id="r_gad3a6bc4bbce1e5b30c0c1765337bc730"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gad3a6bc4bbce1e5b30c0c1765337bc730">TimerChannel_EN</a> [7]</td></tr>
<tr class="memdesc:gad3a6bc4bbce1e5b30c0c1765337bc730"><td class="mdescLeft">&#160;</td><td class="mdescRight">The array the timer PWM output channel enable bitmasks are kept.  <br /></td></tr>
<tr class="separator:gad3a6bc4bbce1e5b30c0c1765337bc730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3ccbd77251a8e002f918cb53b9f593" id="r_gaec3ccbd77251a8e002f918cb53b9f593"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___private.html#gaec3ccbd77251a8e002f918cb53b9f593">TimerChannel_CCR</a> [4]</td></tr>
<tr class="memdesc:gaec3ccbd77251a8e002f918cb53b9f593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keeps the offsets to capture compare registers within a TIM_Typedef for all four channels.  <br /></td></tr>
<tr class="separator:gaec3ccbd77251a8e002f918cb53b9f593"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd>: <a href="https://github.com/ushumgigal">ushumgigal</a> </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>: Copyrighted (2024) by <a href="https://github.com/ushumgigal">ushumgigal</a> under MIT License, a copy of which may be found in the root folder of the <a href="https://github.com/ushumgigal/hierodule">repository</a>. </dd></dl>

<p class="definition">Definition in file <a class="el" href="hierodule__tim_8c_source.html">hierodule_tim.c</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li><li class="navelem"><a class="el" href="hierodule__tim_8c.html">hierodule_tim.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.0 </li>
  </ul>
</div>
</body>
</html>
