#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("inA_0_Addr_A", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("inA_0_EN_A", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("inA_0_WEN_A", 4, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("inA_0_Din_A", 32, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("inA_0_Dout_A", 32, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_0_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("inA_0_Rst_A", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("inA_0_Addr_B", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("inA_0_EN_B", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("inA_0_WEN_B", 4, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("inA_0_Din_B", 32, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("inA_0_Dout_B", 32, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_0_Clk_B", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("inA_0_Rst_B", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("inA_1_Addr_A", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("inA_1_EN_A", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("inA_1_WEN_A", 4, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("inA_1_Din_A", 32, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("inA_1_Dout_A", 32, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_1_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("inA_1_Rst_A", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("inA_1_Addr_B", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("inA_1_EN_B", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("inA_1_WEN_B", 4, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("inA_1_Din_B", 32, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("inA_1_Dout_B", 32, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_1_Clk_B", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("inA_1_Rst_B", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("inA_2_Addr_A", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("inA_2_EN_A", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("inA_2_WEN_A", 4, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("inA_2_Din_A", 32, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("inA_2_Dout_A", 32, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_2_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("inA_2_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("inA_2_Addr_B", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("inA_2_EN_B", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("inA_2_WEN_B", 4, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("inA_2_Din_B", 32, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("inA_2_Dout_B", 32, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_2_Clk_B", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("inA_2_Rst_B", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("inA_3_Addr_A", 32, hls_out, 3, "bram", "MemPortADDR2", 1),
	Port_Property("inA_3_EN_A", 1, hls_out, 3, "bram", "MemPortCE2", 1),
	Port_Property("inA_3_WEN_A", 4, hls_out, 3, "bram", "MemPortWE2", 1),
	Port_Property("inA_3_Din_A", 32, hls_out, 3, "bram", "MemPortDIN2", 1),
	Port_Property("inA_3_Dout_A", 32, hls_in, 3, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_3_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("inA_3_Rst_A", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("inA_3_Addr_B", 32, hls_out, 3, "bram", "MemPortADDR2", 1),
	Port_Property("inA_3_EN_B", 1, hls_out, 3, "bram", "MemPortCE2", 1),
	Port_Property("inA_3_WEN_B", 4, hls_out, 3, "bram", "MemPortWE2", 1),
	Port_Property("inA_3_Din_B", 32, hls_out, 3, "bram", "MemPortDIN2", 1),
	Port_Property("inA_3_Dout_B", 32, hls_in, 3, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_3_Clk_B", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("inA_3_Rst_B", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("inA_4_Addr_A", 32, hls_out, 4, "bram", "MemPortADDR2", 1),
	Port_Property("inA_4_EN_A", 1, hls_out, 4, "bram", "MemPortCE2", 1),
	Port_Property("inA_4_WEN_A", 4, hls_out, 4, "bram", "MemPortWE2", 1),
	Port_Property("inA_4_Din_A", 32, hls_out, 4, "bram", "MemPortDIN2", 1),
	Port_Property("inA_4_Dout_A", 32, hls_in, 4, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_4_Clk_A", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("inA_4_Rst_A", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("inA_4_Addr_B", 32, hls_out, 4, "bram", "MemPortADDR2", 1),
	Port_Property("inA_4_EN_B", 1, hls_out, 4, "bram", "MemPortCE2", 1),
	Port_Property("inA_4_WEN_B", 4, hls_out, 4, "bram", "MemPortWE2", 1),
	Port_Property("inA_4_Din_B", 32, hls_out, 4, "bram", "MemPortDIN2", 1),
	Port_Property("inA_4_Dout_B", 32, hls_in, 4, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_4_Clk_B", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("inA_4_Rst_B", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("inA_5_Addr_A", 32, hls_out, 5, "bram", "MemPortADDR2", 1),
	Port_Property("inA_5_EN_A", 1, hls_out, 5, "bram", "MemPortCE2", 1),
	Port_Property("inA_5_WEN_A", 4, hls_out, 5, "bram", "MemPortWE2", 1),
	Port_Property("inA_5_Din_A", 32, hls_out, 5, "bram", "MemPortDIN2", 1),
	Port_Property("inA_5_Dout_A", 32, hls_in, 5, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_5_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("inA_5_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("inA_5_Addr_B", 32, hls_out, 5, "bram", "MemPortADDR2", 1),
	Port_Property("inA_5_EN_B", 1, hls_out, 5, "bram", "MemPortCE2", 1),
	Port_Property("inA_5_WEN_B", 4, hls_out, 5, "bram", "MemPortWE2", 1),
	Port_Property("inA_5_Din_B", 32, hls_out, 5, "bram", "MemPortDIN2", 1),
	Port_Property("inA_5_Dout_B", 32, hls_in, 5, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_5_Clk_B", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("inA_5_Rst_B", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("inA_6_Addr_A", 32, hls_out, 6, "bram", "MemPortADDR2", 1),
	Port_Property("inA_6_EN_A", 1, hls_out, 6, "bram", "MemPortCE2", 1),
	Port_Property("inA_6_WEN_A", 4, hls_out, 6, "bram", "MemPortWE2", 1),
	Port_Property("inA_6_Din_A", 32, hls_out, 6, "bram", "MemPortDIN2", 1),
	Port_Property("inA_6_Dout_A", 32, hls_in, 6, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_6_Clk_A", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("inA_6_Rst_A", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("inA_6_Addr_B", 32, hls_out, 6, "bram", "MemPortADDR2", 1),
	Port_Property("inA_6_EN_B", 1, hls_out, 6, "bram", "MemPortCE2", 1),
	Port_Property("inA_6_WEN_B", 4, hls_out, 6, "bram", "MemPortWE2", 1),
	Port_Property("inA_6_Din_B", 32, hls_out, 6, "bram", "MemPortDIN2", 1),
	Port_Property("inA_6_Dout_B", 32, hls_in, 6, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_6_Clk_B", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("inA_6_Rst_B", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("inA_7_Addr_A", 32, hls_out, 7, "bram", "MemPortADDR2", 1),
	Port_Property("inA_7_EN_A", 1, hls_out, 7, "bram", "MemPortCE2", 1),
	Port_Property("inA_7_WEN_A", 4, hls_out, 7, "bram", "MemPortWE2", 1),
	Port_Property("inA_7_Din_A", 32, hls_out, 7, "bram", "MemPortDIN2", 1),
	Port_Property("inA_7_Dout_A", 32, hls_in, 7, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_7_Clk_A", 1, hls_out, 7, "bram", "mem_clk", 1),
	Port_Property("inA_7_Rst_A", 1, hls_out, 7, "bram", "mem_rst", 1),
	Port_Property("inA_7_Addr_B", 32, hls_out, 7, "bram", "MemPortADDR2", 1),
	Port_Property("inA_7_EN_B", 1, hls_out, 7, "bram", "MemPortCE2", 1),
	Port_Property("inA_7_WEN_B", 4, hls_out, 7, "bram", "MemPortWE2", 1),
	Port_Property("inA_7_Din_B", 32, hls_out, 7, "bram", "MemPortDIN2", 1),
	Port_Property("inA_7_Dout_B", 32, hls_in, 7, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_7_Clk_B", 1, hls_out, 7, "bram", "mem_clk", 1),
	Port_Property("inA_7_Rst_B", 1, hls_out, 7, "bram", "mem_rst", 1),
	Port_Property("inA_8_Addr_A", 32, hls_out, 8, "bram", "MemPortADDR2", 1),
	Port_Property("inA_8_EN_A", 1, hls_out, 8, "bram", "MemPortCE2", 1),
	Port_Property("inA_8_WEN_A", 4, hls_out, 8, "bram", "MemPortWE2", 1),
	Port_Property("inA_8_Din_A", 32, hls_out, 8, "bram", "MemPortDIN2", 1),
	Port_Property("inA_8_Dout_A", 32, hls_in, 8, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_8_Clk_A", 1, hls_out, 8, "bram", "mem_clk", 1),
	Port_Property("inA_8_Rst_A", 1, hls_out, 8, "bram", "mem_rst", 1),
	Port_Property("inA_8_Addr_B", 32, hls_out, 8, "bram", "MemPortADDR2", 1),
	Port_Property("inA_8_EN_B", 1, hls_out, 8, "bram", "MemPortCE2", 1),
	Port_Property("inA_8_WEN_B", 4, hls_out, 8, "bram", "MemPortWE2", 1),
	Port_Property("inA_8_Din_B", 32, hls_out, 8, "bram", "MemPortDIN2", 1),
	Port_Property("inA_8_Dout_B", 32, hls_in, 8, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_8_Clk_B", 1, hls_out, 8, "bram", "mem_clk", 1),
	Port_Property("inA_8_Rst_B", 1, hls_out, 8, "bram", "mem_rst", 1),
	Port_Property("inA_9_Addr_A", 32, hls_out, 9, "bram", "MemPortADDR2", 1),
	Port_Property("inA_9_EN_A", 1, hls_out, 9, "bram", "MemPortCE2", 1),
	Port_Property("inA_9_WEN_A", 4, hls_out, 9, "bram", "MemPortWE2", 1),
	Port_Property("inA_9_Din_A", 32, hls_out, 9, "bram", "MemPortDIN2", 1),
	Port_Property("inA_9_Dout_A", 32, hls_in, 9, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_9_Clk_A", 1, hls_out, 9, "bram", "mem_clk", 1),
	Port_Property("inA_9_Rst_A", 1, hls_out, 9, "bram", "mem_rst", 1),
	Port_Property("inA_9_Addr_B", 32, hls_out, 9, "bram", "MemPortADDR2", 1),
	Port_Property("inA_9_EN_B", 1, hls_out, 9, "bram", "MemPortCE2", 1),
	Port_Property("inA_9_WEN_B", 4, hls_out, 9, "bram", "MemPortWE2", 1),
	Port_Property("inA_9_Din_B", 32, hls_out, 9, "bram", "MemPortDIN2", 1),
	Port_Property("inA_9_Dout_B", 32, hls_in, 9, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_9_Clk_B", 1, hls_out, 9, "bram", "mem_clk", 1),
	Port_Property("inA_9_Rst_B", 1, hls_out, 9, "bram", "mem_rst", 1),
	Port_Property("inA_10_Addr_A", 32, hls_out, 10, "bram", "MemPortADDR2", 1),
	Port_Property("inA_10_EN_A", 1, hls_out, 10, "bram", "MemPortCE2", 1),
	Port_Property("inA_10_WEN_A", 4, hls_out, 10, "bram", "MemPortWE2", 1),
	Port_Property("inA_10_Din_A", 32, hls_out, 10, "bram", "MemPortDIN2", 1),
	Port_Property("inA_10_Dout_A", 32, hls_in, 10, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_10_Clk_A", 1, hls_out, 10, "bram", "mem_clk", 1),
	Port_Property("inA_10_Rst_A", 1, hls_out, 10, "bram", "mem_rst", 1),
	Port_Property("inA_10_Addr_B", 32, hls_out, 10, "bram", "MemPortADDR2", 1),
	Port_Property("inA_10_EN_B", 1, hls_out, 10, "bram", "MemPortCE2", 1),
	Port_Property("inA_10_WEN_B", 4, hls_out, 10, "bram", "MemPortWE2", 1),
	Port_Property("inA_10_Din_B", 32, hls_out, 10, "bram", "MemPortDIN2", 1),
	Port_Property("inA_10_Dout_B", 32, hls_in, 10, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_10_Clk_B", 1, hls_out, 10, "bram", "mem_clk", 1),
	Port_Property("inA_10_Rst_B", 1, hls_out, 10, "bram", "mem_rst", 1),
	Port_Property("inA_11_Addr_A", 32, hls_out, 11, "bram", "MemPortADDR2", 1),
	Port_Property("inA_11_EN_A", 1, hls_out, 11, "bram", "MemPortCE2", 1),
	Port_Property("inA_11_WEN_A", 4, hls_out, 11, "bram", "MemPortWE2", 1),
	Port_Property("inA_11_Din_A", 32, hls_out, 11, "bram", "MemPortDIN2", 1),
	Port_Property("inA_11_Dout_A", 32, hls_in, 11, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_11_Clk_A", 1, hls_out, 11, "bram", "mem_clk", 1),
	Port_Property("inA_11_Rst_A", 1, hls_out, 11, "bram", "mem_rst", 1),
	Port_Property("inA_11_Addr_B", 32, hls_out, 11, "bram", "MemPortADDR2", 1),
	Port_Property("inA_11_EN_B", 1, hls_out, 11, "bram", "MemPortCE2", 1),
	Port_Property("inA_11_WEN_B", 4, hls_out, 11, "bram", "MemPortWE2", 1),
	Port_Property("inA_11_Din_B", 32, hls_out, 11, "bram", "MemPortDIN2", 1),
	Port_Property("inA_11_Dout_B", 32, hls_in, 11, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_11_Clk_B", 1, hls_out, 11, "bram", "mem_clk", 1),
	Port_Property("inA_11_Rst_B", 1, hls_out, 11, "bram", "mem_rst", 1),
	Port_Property("inA_12_Addr_A", 32, hls_out, 12, "bram", "MemPortADDR2", 1),
	Port_Property("inA_12_EN_A", 1, hls_out, 12, "bram", "MemPortCE2", 1),
	Port_Property("inA_12_WEN_A", 4, hls_out, 12, "bram", "MemPortWE2", 1),
	Port_Property("inA_12_Din_A", 32, hls_out, 12, "bram", "MemPortDIN2", 1),
	Port_Property("inA_12_Dout_A", 32, hls_in, 12, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_12_Clk_A", 1, hls_out, 12, "bram", "mem_clk", 1),
	Port_Property("inA_12_Rst_A", 1, hls_out, 12, "bram", "mem_rst", 1),
	Port_Property("inA_12_Addr_B", 32, hls_out, 12, "bram", "MemPortADDR2", 1),
	Port_Property("inA_12_EN_B", 1, hls_out, 12, "bram", "MemPortCE2", 1),
	Port_Property("inA_12_WEN_B", 4, hls_out, 12, "bram", "MemPortWE2", 1),
	Port_Property("inA_12_Din_B", 32, hls_out, 12, "bram", "MemPortDIN2", 1),
	Port_Property("inA_12_Dout_B", 32, hls_in, 12, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_12_Clk_B", 1, hls_out, 12, "bram", "mem_clk", 1),
	Port_Property("inA_12_Rst_B", 1, hls_out, 12, "bram", "mem_rst", 1),
	Port_Property("inA_13_Addr_A", 32, hls_out, 13, "bram", "MemPortADDR2", 1),
	Port_Property("inA_13_EN_A", 1, hls_out, 13, "bram", "MemPortCE2", 1),
	Port_Property("inA_13_WEN_A", 4, hls_out, 13, "bram", "MemPortWE2", 1),
	Port_Property("inA_13_Din_A", 32, hls_out, 13, "bram", "MemPortDIN2", 1),
	Port_Property("inA_13_Dout_A", 32, hls_in, 13, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_13_Clk_A", 1, hls_out, 13, "bram", "mem_clk", 1),
	Port_Property("inA_13_Rst_A", 1, hls_out, 13, "bram", "mem_rst", 1),
	Port_Property("inA_13_Addr_B", 32, hls_out, 13, "bram", "MemPortADDR2", 1),
	Port_Property("inA_13_EN_B", 1, hls_out, 13, "bram", "MemPortCE2", 1),
	Port_Property("inA_13_WEN_B", 4, hls_out, 13, "bram", "MemPortWE2", 1),
	Port_Property("inA_13_Din_B", 32, hls_out, 13, "bram", "MemPortDIN2", 1),
	Port_Property("inA_13_Dout_B", 32, hls_in, 13, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_13_Clk_B", 1, hls_out, 13, "bram", "mem_clk", 1),
	Port_Property("inA_13_Rst_B", 1, hls_out, 13, "bram", "mem_rst", 1),
	Port_Property("inA_14_Addr_A", 32, hls_out, 14, "bram", "MemPortADDR2", 1),
	Port_Property("inA_14_EN_A", 1, hls_out, 14, "bram", "MemPortCE2", 1),
	Port_Property("inA_14_WEN_A", 4, hls_out, 14, "bram", "MemPortWE2", 1),
	Port_Property("inA_14_Din_A", 32, hls_out, 14, "bram", "MemPortDIN2", 1),
	Port_Property("inA_14_Dout_A", 32, hls_in, 14, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_14_Clk_A", 1, hls_out, 14, "bram", "mem_clk", 1),
	Port_Property("inA_14_Rst_A", 1, hls_out, 14, "bram", "mem_rst", 1),
	Port_Property("inA_14_Addr_B", 32, hls_out, 14, "bram", "MemPortADDR2", 1),
	Port_Property("inA_14_EN_B", 1, hls_out, 14, "bram", "MemPortCE2", 1),
	Port_Property("inA_14_WEN_B", 4, hls_out, 14, "bram", "MemPortWE2", 1),
	Port_Property("inA_14_Din_B", 32, hls_out, 14, "bram", "MemPortDIN2", 1),
	Port_Property("inA_14_Dout_B", 32, hls_in, 14, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_14_Clk_B", 1, hls_out, 14, "bram", "mem_clk", 1),
	Port_Property("inA_14_Rst_B", 1, hls_out, 14, "bram", "mem_rst", 1),
	Port_Property("inA_15_Addr_A", 32, hls_out, 15, "bram", "MemPortADDR2", 1),
	Port_Property("inA_15_EN_A", 1, hls_out, 15, "bram", "MemPortCE2", 1),
	Port_Property("inA_15_WEN_A", 4, hls_out, 15, "bram", "MemPortWE2", 1),
	Port_Property("inA_15_Din_A", 32, hls_out, 15, "bram", "MemPortDIN2", 1),
	Port_Property("inA_15_Dout_A", 32, hls_in, 15, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_15_Clk_A", 1, hls_out, 15, "bram", "mem_clk", 1),
	Port_Property("inA_15_Rst_A", 1, hls_out, 15, "bram", "mem_rst", 1),
	Port_Property("inA_15_Addr_B", 32, hls_out, 15, "bram", "MemPortADDR2", 1),
	Port_Property("inA_15_EN_B", 1, hls_out, 15, "bram", "MemPortCE2", 1),
	Port_Property("inA_15_WEN_B", 4, hls_out, 15, "bram", "MemPortWE2", 1),
	Port_Property("inA_15_Din_B", 32, hls_out, 15, "bram", "MemPortDIN2", 1),
	Port_Property("inA_15_Dout_B", 32, hls_in, 15, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_15_Clk_B", 1, hls_out, 15, "bram", "mem_clk", 1),
	Port_Property("inA_15_Rst_B", 1, hls_out, 15, "bram", "mem_rst", 1),
	Port_Property("inA_16_Addr_A", 32, hls_out, 16, "bram", "MemPortADDR2", 1),
	Port_Property("inA_16_EN_A", 1, hls_out, 16, "bram", "MemPortCE2", 1),
	Port_Property("inA_16_WEN_A", 4, hls_out, 16, "bram", "MemPortWE2", 1),
	Port_Property("inA_16_Din_A", 32, hls_out, 16, "bram", "MemPortDIN2", 1),
	Port_Property("inA_16_Dout_A", 32, hls_in, 16, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_16_Clk_A", 1, hls_out, 16, "bram", "mem_clk", 1),
	Port_Property("inA_16_Rst_A", 1, hls_out, 16, "bram", "mem_rst", 1),
	Port_Property("inA_16_Addr_B", 32, hls_out, 16, "bram", "MemPortADDR2", 1),
	Port_Property("inA_16_EN_B", 1, hls_out, 16, "bram", "MemPortCE2", 1),
	Port_Property("inA_16_WEN_B", 4, hls_out, 16, "bram", "MemPortWE2", 1),
	Port_Property("inA_16_Din_B", 32, hls_out, 16, "bram", "MemPortDIN2", 1),
	Port_Property("inA_16_Dout_B", 32, hls_in, 16, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_16_Clk_B", 1, hls_out, 16, "bram", "mem_clk", 1),
	Port_Property("inA_16_Rst_B", 1, hls_out, 16, "bram", "mem_rst", 1),
	Port_Property("inA_17_Addr_A", 32, hls_out, 17, "bram", "MemPortADDR2", 1),
	Port_Property("inA_17_EN_A", 1, hls_out, 17, "bram", "MemPortCE2", 1),
	Port_Property("inA_17_WEN_A", 4, hls_out, 17, "bram", "MemPortWE2", 1),
	Port_Property("inA_17_Din_A", 32, hls_out, 17, "bram", "MemPortDIN2", 1),
	Port_Property("inA_17_Dout_A", 32, hls_in, 17, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_17_Clk_A", 1, hls_out, 17, "bram", "mem_clk", 1),
	Port_Property("inA_17_Rst_A", 1, hls_out, 17, "bram", "mem_rst", 1),
	Port_Property("inA_17_Addr_B", 32, hls_out, 17, "bram", "MemPortADDR2", 1),
	Port_Property("inA_17_EN_B", 1, hls_out, 17, "bram", "MemPortCE2", 1),
	Port_Property("inA_17_WEN_B", 4, hls_out, 17, "bram", "MemPortWE2", 1),
	Port_Property("inA_17_Din_B", 32, hls_out, 17, "bram", "MemPortDIN2", 1),
	Port_Property("inA_17_Dout_B", 32, hls_in, 17, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_17_Clk_B", 1, hls_out, 17, "bram", "mem_clk", 1),
	Port_Property("inA_17_Rst_B", 1, hls_out, 17, "bram", "mem_rst", 1),
	Port_Property("inA_18_Addr_A", 32, hls_out, 18, "bram", "MemPortADDR2", 1),
	Port_Property("inA_18_EN_A", 1, hls_out, 18, "bram", "MemPortCE2", 1),
	Port_Property("inA_18_WEN_A", 4, hls_out, 18, "bram", "MemPortWE2", 1),
	Port_Property("inA_18_Din_A", 32, hls_out, 18, "bram", "MemPortDIN2", 1),
	Port_Property("inA_18_Dout_A", 32, hls_in, 18, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_18_Clk_A", 1, hls_out, 18, "bram", "mem_clk", 1),
	Port_Property("inA_18_Rst_A", 1, hls_out, 18, "bram", "mem_rst", 1),
	Port_Property("inA_18_Addr_B", 32, hls_out, 18, "bram", "MemPortADDR2", 1),
	Port_Property("inA_18_EN_B", 1, hls_out, 18, "bram", "MemPortCE2", 1),
	Port_Property("inA_18_WEN_B", 4, hls_out, 18, "bram", "MemPortWE2", 1),
	Port_Property("inA_18_Din_B", 32, hls_out, 18, "bram", "MemPortDIN2", 1),
	Port_Property("inA_18_Dout_B", 32, hls_in, 18, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_18_Clk_B", 1, hls_out, 18, "bram", "mem_clk", 1),
	Port_Property("inA_18_Rst_B", 1, hls_out, 18, "bram", "mem_rst", 1),
	Port_Property("inA_19_Addr_A", 32, hls_out, 19, "bram", "MemPortADDR2", 1),
	Port_Property("inA_19_EN_A", 1, hls_out, 19, "bram", "MemPortCE2", 1),
	Port_Property("inA_19_WEN_A", 4, hls_out, 19, "bram", "MemPortWE2", 1),
	Port_Property("inA_19_Din_A", 32, hls_out, 19, "bram", "MemPortDIN2", 1),
	Port_Property("inA_19_Dout_A", 32, hls_in, 19, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_19_Clk_A", 1, hls_out, 19, "bram", "mem_clk", 1),
	Port_Property("inA_19_Rst_A", 1, hls_out, 19, "bram", "mem_rst", 1),
	Port_Property("inA_19_Addr_B", 32, hls_out, 19, "bram", "MemPortADDR2", 1),
	Port_Property("inA_19_EN_B", 1, hls_out, 19, "bram", "MemPortCE2", 1),
	Port_Property("inA_19_WEN_B", 4, hls_out, 19, "bram", "MemPortWE2", 1),
	Port_Property("inA_19_Din_B", 32, hls_out, 19, "bram", "MemPortDIN2", 1),
	Port_Property("inA_19_Dout_B", 32, hls_in, 19, "bram", "MemPortDOUT2", 1),
	Port_Property("inA_19_Clk_B", 1, hls_out, 19, "bram", "mem_clk", 1),
	Port_Property("inA_19_Rst_B", 1, hls_out, 19, "bram", "mem_rst", 1),
	Port_Property("inB_0_Addr_A", 32, hls_out, 20, "bram", "MemPortADDR2", 1),
	Port_Property("inB_0_EN_A", 1, hls_out, 20, "bram", "MemPortCE2", 1),
	Port_Property("inB_0_WEN_A", 4, hls_out, 20, "bram", "MemPortWE2", 1),
	Port_Property("inB_0_Din_A", 32, hls_out, 20, "bram", "MemPortDIN2", 1),
	Port_Property("inB_0_Dout_A", 32, hls_in, 20, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_0_Clk_A", 1, hls_out, 20, "bram", "mem_clk", 1),
	Port_Property("inB_0_Rst_A", 1, hls_out, 20, "bram", "mem_rst", 1),
	Port_Property("inB_1_Addr_A", 32, hls_out, 21, "bram", "MemPortADDR2", 1),
	Port_Property("inB_1_EN_A", 1, hls_out, 21, "bram", "MemPortCE2", 1),
	Port_Property("inB_1_WEN_A", 4, hls_out, 21, "bram", "MemPortWE2", 1),
	Port_Property("inB_1_Din_A", 32, hls_out, 21, "bram", "MemPortDIN2", 1),
	Port_Property("inB_1_Dout_A", 32, hls_in, 21, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_1_Clk_A", 1, hls_out, 21, "bram", "mem_clk", 1),
	Port_Property("inB_1_Rst_A", 1, hls_out, 21, "bram", "mem_rst", 1),
	Port_Property("inB_2_Addr_A", 32, hls_out, 22, "bram", "MemPortADDR2", 1),
	Port_Property("inB_2_EN_A", 1, hls_out, 22, "bram", "MemPortCE2", 1),
	Port_Property("inB_2_WEN_A", 4, hls_out, 22, "bram", "MemPortWE2", 1),
	Port_Property("inB_2_Din_A", 32, hls_out, 22, "bram", "MemPortDIN2", 1),
	Port_Property("inB_2_Dout_A", 32, hls_in, 22, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_2_Clk_A", 1, hls_out, 22, "bram", "mem_clk", 1),
	Port_Property("inB_2_Rst_A", 1, hls_out, 22, "bram", "mem_rst", 1),
	Port_Property("inB_3_Addr_A", 32, hls_out, 23, "bram", "MemPortADDR2", 1),
	Port_Property("inB_3_EN_A", 1, hls_out, 23, "bram", "MemPortCE2", 1),
	Port_Property("inB_3_WEN_A", 4, hls_out, 23, "bram", "MemPortWE2", 1),
	Port_Property("inB_3_Din_A", 32, hls_out, 23, "bram", "MemPortDIN2", 1),
	Port_Property("inB_3_Dout_A", 32, hls_in, 23, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_3_Clk_A", 1, hls_out, 23, "bram", "mem_clk", 1),
	Port_Property("inB_3_Rst_A", 1, hls_out, 23, "bram", "mem_rst", 1),
	Port_Property("inB_4_Addr_A", 32, hls_out, 24, "bram", "MemPortADDR2", 1),
	Port_Property("inB_4_EN_A", 1, hls_out, 24, "bram", "MemPortCE2", 1),
	Port_Property("inB_4_WEN_A", 4, hls_out, 24, "bram", "MemPortWE2", 1),
	Port_Property("inB_4_Din_A", 32, hls_out, 24, "bram", "MemPortDIN2", 1),
	Port_Property("inB_4_Dout_A", 32, hls_in, 24, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_4_Clk_A", 1, hls_out, 24, "bram", "mem_clk", 1),
	Port_Property("inB_4_Rst_A", 1, hls_out, 24, "bram", "mem_rst", 1),
	Port_Property("inB_5_Addr_A", 32, hls_out, 25, "bram", "MemPortADDR2", 1),
	Port_Property("inB_5_EN_A", 1, hls_out, 25, "bram", "MemPortCE2", 1),
	Port_Property("inB_5_WEN_A", 4, hls_out, 25, "bram", "MemPortWE2", 1),
	Port_Property("inB_5_Din_A", 32, hls_out, 25, "bram", "MemPortDIN2", 1),
	Port_Property("inB_5_Dout_A", 32, hls_in, 25, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_5_Clk_A", 1, hls_out, 25, "bram", "mem_clk", 1),
	Port_Property("inB_5_Rst_A", 1, hls_out, 25, "bram", "mem_rst", 1),
	Port_Property("inB_6_Addr_A", 32, hls_out, 26, "bram", "MemPortADDR2", 1),
	Port_Property("inB_6_EN_A", 1, hls_out, 26, "bram", "MemPortCE2", 1),
	Port_Property("inB_6_WEN_A", 4, hls_out, 26, "bram", "MemPortWE2", 1),
	Port_Property("inB_6_Din_A", 32, hls_out, 26, "bram", "MemPortDIN2", 1),
	Port_Property("inB_6_Dout_A", 32, hls_in, 26, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_6_Clk_A", 1, hls_out, 26, "bram", "mem_clk", 1),
	Port_Property("inB_6_Rst_A", 1, hls_out, 26, "bram", "mem_rst", 1),
	Port_Property("inB_7_Addr_A", 32, hls_out, 27, "bram", "MemPortADDR2", 1),
	Port_Property("inB_7_EN_A", 1, hls_out, 27, "bram", "MemPortCE2", 1),
	Port_Property("inB_7_WEN_A", 4, hls_out, 27, "bram", "MemPortWE2", 1),
	Port_Property("inB_7_Din_A", 32, hls_out, 27, "bram", "MemPortDIN2", 1),
	Port_Property("inB_7_Dout_A", 32, hls_in, 27, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_7_Clk_A", 1, hls_out, 27, "bram", "mem_clk", 1),
	Port_Property("inB_7_Rst_A", 1, hls_out, 27, "bram", "mem_rst", 1),
	Port_Property("inB_8_Addr_A", 32, hls_out, 28, "bram", "MemPortADDR2", 1),
	Port_Property("inB_8_EN_A", 1, hls_out, 28, "bram", "MemPortCE2", 1),
	Port_Property("inB_8_WEN_A", 4, hls_out, 28, "bram", "MemPortWE2", 1),
	Port_Property("inB_8_Din_A", 32, hls_out, 28, "bram", "MemPortDIN2", 1),
	Port_Property("inB_8_Dout_A", 32, hls_in, 28, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_8_Clk_A", 1, hls_out, 28, "bram", "mem_clk", 1),
	Port_Property("inB_8_Rst_A", 1, hls_out, 28, "bram", "mem_rst", 1),
	Port_Property("inB_9_Addr_A", 32, hls_out, 29, "bram", "MemPortADDR2", 1),
	Port_Property("inB_9_EN_A", 1, hls_out, 29, "bram", "MemPortCE2", 1),
	Port_Property("inB_9_WEN_A", 4, hls_out, 29, "bram", "MemPortWE2", 1),
	Port_Property("inB_9_Din_A", 32, hls_out, 29, "bram", "MemPortDIN2", 1),
	Port_Property("inB_9_Dout_A", 32, hls_in, 29, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_9_Clk_A", 1, hls_out, 29, "bram", "mem_clk", 1),
	Port_Property("inB_9_Rst_A", 1, hls_out, 29, "bram", "mem_rst", 1),
	Port_Property("inB_10_Addr_A", 32, hls_out, 30, "bram", "MemPortADDR2", 1),
	Port_Property("inB_10_EN_A", 1, hls_out, 30, "bram", "MemPortCE2", 1),
	Port_Property("inB_10_WEN_A", 4, hls_out, 30, "bram", "MemPortWE2", 1),
	Port_Property("inB_10_Din_A", 32, hls_out, 30, "bram", "MemPortDIN2", 1),
	Port_Property("inB_10_Dout_A", 32, hls_in, 30, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_10_Clk_A", 1, hls_out, 30, "bram", "mem_clk", 1),
	Port_Property("inB_10_Rst_A", 1, hls_out, 30, "bram", "mem_rst", 1),
	Port_Property("inB_11_Addr_A", 32, hls_out, 31, "bram", "MemPortADDR2", 1),
	Port_Property("inB_11_EN_A", 1, hls_out, 31, "bram", "MemPortCE2", 1),
	Port_Property("inB_11_WEN_A", 4, hls_out, 31, "bram", "MemPortWE2", 1),
	Port_Property("inB_11_Din_A", 32, hls_out, 31, "bram", "MemPortDIN2", 1),
	Port_Property("inB_11_Dout_A", 32, hls_in, 31, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_11_Clk_A", 1, hls_out, 31, "bram", "mem_clk", 1),
	Port_Property("inB_11_Rst_A", 1, hls_out, 31, "bram", "mem_rst", 1),
	Port_Property("inB_12_Addr_A", 32, hls_out, 32, "bram", "MemPortADDR2", 1),
	Port_Property("inB_12_EN_A", 1, hls_out, 32, "bram", "MemPortCE2", 1),
	Port_Property("inB_12_WEN_A", 4, hls_out, 32, "bram", "MemPortWE2", 1),
	Port_Property("inB_12_Din_A", 32, hls_out, 32, "bram", "MemPortDIN2", 1),
	Port_Property("inB_12_Dout_A", 32, hls_in, 32, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_12_Clk_A", 1, hls_out, 32, "bram", "mem_clk", 1),
	Port_Property("inB_12_Rst_A", 1, hls_out, 32, "bram", "mem_rst", 1),
	Port_Property("inB_13_Addr_A", 32, hls_out, 33, "bram", "MemPortADDR2", 1),
	Port_Property("inB_13_EN_A", 1, hls_out, 33, "bram", "MemPortCE2", 1),
	Port_Property("inB_13_WEN_A", 4, hls_out, 33, "bram", "MemPortWE2", 1),
	Port_Property("inB_13_Din_A", 32, hls_out, 33, "bram", "MemPortDIN2", 1),
	Port_Property("inB_13_Dout_A", 32, hls_in, 33, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_13_Clk_A", 1, hls_out, 33, "bram", "mem_clk", 1),
	Port_Property("inB_13_Rst_A", 1, hls_out, 33, "bram", "mem_rst", 1),
	Port_Property("inB_14_Addr_A", 32, hls_out, 34, "bram", "MemPortADDR2", 1),
	Port_Property("inB_14_EN_A", 1, hls_out, 34, "bram", "MemPortCE2", 1),
	Port_Property("inB_14_WEN_A", 4, hls_out, 34, "bram", "MemPortWE2", 1),
	Port_Property("inB_14_Din_A", 32, hls_out, 34, "bram", "MemPortDIN2", 1),
	Port_Property("inB_14_Dout_A", 32, hls_in, 34, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_14_Clk_A", 1, hls_out, 34, "bram", "mem_clk", 1),
	Port_Property("inB_14_Rst_A", 1, hls_out, 34, "bram", "mem_rst", 1),
	Port_Property("inB_15_Addr_A", 32, hls_out, 35, "bram", "MemPortADDR2", 1),
	Port_Property("inB_15_EN_A", 1, hls_out, 35, "bram", "MemPortCE2", 1),
	Port_Property("inB_15_WEN_A", 4, hls_out, 35, "bram", "MemPortWE2", 1),
	Port_Property("inB_15_Din_A", 32, hls_out, 35, "bram", "MemPortDIN2", 1),
	Port_Property("inB_15_Dout_A", 32, hls_in, 35, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_15_Clk_A", 1, hls_out, 35, "bram", "mem_clk", 1),
	Port_Property("inB_15_Rst_A", 1, hls_out, 35, "bram", "mem_rst", 1),
	Port_Property("inB_16_Addr_A", 32, hls_out, 36, "bram", "MemPortADDR2", 1),
	Port_Property("inB_16_EN_A", 1, hls_out, 36, "bram", "MemPortCE2", 1),
	Port_Property("inB_16_WEN_A", 4, hls_out, 36, "bram", "MemPortWE2", 1),
	Port_Property("inB_16_Din_A", 32, hls_out, 36, "bram", "MemPortDIN2", 1),
	Port_Property("inB_16_Dout_A", 32, hls_in, 36, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_16_Clk_A", 1, hls_out, 36, "bram", "mem_clk", 1),
	Port_Property("inB_16_Rst_A", 1, hls_out, 36, "bram", "mem_rst", 1),
	Port_Property("inB_17_Addr_A", 32, hls_out, 37, "bram", "MemPortADDR2", 1),
	Port_Property("inB_17_EN_A", 1, hls_out, 37, "bram", "MemPortCE2", 1),
	Port_Property("inB_17_WEN_A", 4, hls_out, 37, "bram", "MemPortWE2", 1),
	Port_Property("inB_17_Din_A", 32, hls_out, 37, "bram", "MemPortDIN2", 1),
	Port_Property("inB_17_Dout_A", 32, hls_in, 37, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_17_Clk_A", 1, hls_out, 37, "bram", "mem_clk", 1),
	Port_Property("inB_17_Rst_A", 1, hls_out, 37, "bram", "mem_rst", 1),
	Port_Property("inB_18_Addr_A", 32, hls_out, 38, "bram", "MemPortADDR2", 1),
	Port_Property("inB_18_EN_A", 1, hls_out, 38, "bram", "MemPortCE2", 1),
	Port_Property("inB_18_WEN_A", 4, hls_out, 38, "bram", "MemPortWE2", 1),
	Port_Property("inB_18_Din_A", 32, hls_out, 38, "bram", "MemPortDIN2", 1),
	Port_Property("inB_18_Dout_A", 32, hls_in, 38, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_18_Clk_A", 1, hls_out, 38, "bram", "mem_clk", 1),
	Port_Property("inB_18_Rst_A", 1, hls_out, 38, "bram", "mem_rst", 1),
	Port_Property("inB_19_Addr_A", 32, hls_out, 39, "bram", "MemPortADDR2", 1),
	Port_Property("inB_19_EN_A", 1, hls_out, 39, "bram", "MemPortCE2", 1),
	Port_Property("inB_19_WEN_A", 4, hls_out, 39, "bram", "MemPortWE2", 1),
	Port_Property("inB_19_Din_A", 32, hls_out, 39, "bram", "MemPortDIN2", 1),
	Port_Property("inB_19_Dout_A", 32, hls_in, 39, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_19_Clk_A", 1, hls_out, 39, "bram", "mem_clk", 1),
	Port_Property("inB_19_Rst_A", 1, hls_out, 39, "bram", "mem_rst", 1),
	Port_Property("inB_20_Addr_A", 32, hls_out, 40, "bram", "MemPortADDR2", 1),
	Port_Property("inB_20_EN_A", 1, hls_out, 40, "bram", "MemPortCE2", 1),
	Port_Property("inB_20_WEN_A", 4, hls_out, 40, "bram", "MemPortWE2", 1),
	Port_Property("inB_20_Din_A", 32, hls_out, 40, "bram", "MemPortDIN2", 1),
	Port_Property("inB_20_Dout_A", 32, hls_in, 40, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_20_Clk_A", 1, hls_out, 40, "bram", "mem_clk", 1),
	Port_Property("inB_20_Rst_A", 1, hls_out, 40, "bram", "mem_rst", 1),
	Port_Property("inB_21_Addr_A", 32, hls_out, 41, "bram", "MemPortADDR2", 1),
	Port_Property("inB_21_EN_A", 1, hls_out, 41, "bram", "MemPortCE2", 1),
	Port_Property("inB_21_WEN_A", 4, hls_out, 41, "bram", "MemPortWE2", 1),
	Port_Property("inB_21_Din_A", 32, hls_out, 41, "bram", "MemPortDIN2", 1),
	Port_Property("inB_21_Dout_A", 32, hls_in, 41, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_21_Clk_A", 1, hls_out, 41, "bram", "mem_clk", 1),
	Port_Property("inB_21_Rst_A", 1, hls_out, 41, "bram", "mem_rst", 1),
	Port_Property("inB_22_Addr_A", 32, hls_out, 42, "bram", "MemPortADDR2", 1),
	Port_Property("inB_22_EN_A", 1, hls_out, 42, "bram", "MemPortCE2", 1),
	Port_Property("inB_22_WEN_A", 4, hls_out, 42, "bram", "MemPortWE2", 1),
	Port_Property("inB_22_Din_A", 32, hls_out, 42, "bram", "MemPortDIN2", 1),
	Port_Property("inB_22_Dout_A", 32, hls_in, 42, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_22_Clk_A", 1, hls_out, 42, "bram", "mem_clk", 1),
	Port_Property("inB_22_Rst_A", 1, hls_out, 42, "bram", "mem_rst", 1),
	Port_Property("inB_23_Addr_A", 32, hls_out, 43, "bram", "MemPortADDR2", 1),
	Port_Property("inB_23_EN_A", 1, hls_out, 43, "bram", "MemPortCE2", 1),
	Port_Property("inB_23_WEN_A", 4, hls_out, 43, "bram", "MemPortWE2", 1),
	Port_Property("inB_23_Din_A", 32, hls_out, 43, "bram", "MemPortDIN2", 1),
	Port_Property("inB_23_Dout_A", 32, hls_in, 43, "bram", "MemPortDOUT2", 1),
	Port_Property("inB_23_Clk_A", 1, hls_out, 43, "bram", "mem_clk", 1),
	Port_Property("inB_23_Rst_A", 1, hls_out, 43, "bram", "mem_rst", 1),
	Port_Property("out_0_Addr_A", 32, hls_out, 44, "bram", "MemPortADDR2", 1),
	Port_Property("out_0_EN_A", 1, hls_out, 44, "bram", "MemPortCE2", 1),
	Port_Property("out_0_WEN_A", 4, hls_out, 44, "bram", "MemPortWE2", 1),
	Port_Property("out_0_Din_A", 32, hls_out, 44, "bram", "MemPortDIN2", 1),
	Port_Property("out_0_Dout_A", 32, hls_in, 44, "bram", "MemPortDOUT2", 1),
	Port_Property("out_0_Clk_A", 1, hls_out, 44, "bram", "mem_clk", 1),
	Port_Property("out_0_Rst_A", 1, hls_out, 44, "bram", "mem_rst", 1),
	Port_Property("out_1_Addr_A", 32, hls_out, 45, "bram", "MemPortADDR2", 1),
	Port_Property("out_1_EN_A", 1, hls_out, 45, "bram", "MemPortCE2", 1),
	Port_Property("out_1_WEN_A", 4, hls_out, 45, "bram", "MemPortWE2", 1),
	Port_Property("out_1_Din_A", 32, hls_out, 45, "bram", "MemPortDIN2", 1),
	Port_Property("out_1_Dout_A", 32, hls_in, 45, "bram", "MemPortDOUT2", 1),
	Port_Property("out_1_Clk_A", 1, hls_out, 45, "bram", "mem_clk", 1),
	Port_Property("out_1_Rst_A", 1, hls_out, 45, "bram", "mem_rst", 1),
	Port_Property("out_2_Addr_A", 32, hls_out, 46, "bram", "MemPortADDR2", 1),
	Port_Property("out_2_EN_A", 1, hls_out, 46, "bram", "MemPortCE2", 1),
	Port_Property("out_2_WEN_A", 4, hls_out, 46, "bram", "MemPortWE2", 1),
	Port_Property("out_2_Din_A", 32, hls_out, 46, "bram", "MemPortDIN2", 1),
	Port_Property("out_2_Dout_A", 32, hls_in, 46, "bram", "MemPortDOUT2", 1),
	Port_Property("out_2_Clk_A", 1, hls_out, 46, "bram", "mem_clk", 1),
	Port_Property("out_2_Rst_A", 1, hls_out, 46, "bram", "mem_rst", 1),
	Port_Property("out_3_Addr_A", 32, hls_out, 47, "bram", "MemPortADDR2", 1),
	Port_Property("out_3_EN_A", 1, hls_out, 47, "bram", "MemPortCE2", 1),
	Port_Property("out_3_WEN_A", 4, hls_out, 47, "bram", "MemPortWE2", 1),
	Port_Property("out_3_Din_A", 32, hls_out, 47, "bram", "MemPortDIN2", 1),
	Port_Property("out_3_Dout_A", 32, hls_in, 47, "bram", "MemPortDOUT2", 1),
	Port_Property("out_3_Clk_A", 1, hls_out, 47, "bram", "mem_clk", 1),
	Port_Property("out_3_Rst_A", 1, hls_out, 47, "bram", "mem_rst", 1),
	Port_Property("out_4_Addr_A", 32, hls_out, 48, "bram", "MemPortADDR2", 1),
	Port_Property("out_4_EN_A", 1, hls_out, 48, "bram", "MemPortCE2", 1),
	Port_Property("out_4_WEN_A", 4, hls_out, 48, "bram", "MemPortWE2", 1),
	Port_Property("out_4_Din_A", 32, hls_out, 48, "bram", "MemPortDIN2", 1),
	Port_Property("out_4_Dout_A", 32, hls_in, 48, "bram", "MemPortDOUT2", 1),
	Port_Property("out_4_Clk_A", 1, hls_out, 48, "bram", "mem_clk", 1),
	Port_Property("out_4_Rst_A", 1, hls_out, 48, "bram", "mem_rst", 1),
	Port_Property("out_5_Addr_A", 32, hls_out, 49, "bram", "MemPortADDR2", 1),
	Port_Property("out_5_EN_A", 1, hls_out, 49, "bram", "MemPortCE2", 1),
	Port_Property("out_5_WEN_A", 4, hls_out, 49, "bram", "MemPortWE2", 1),
	Port_Property("out_5_Din_A", 32, hls_out, 49, "bram", "MemPortDIN2", 1),
	Port_Property("out_5_Dout_A", 32, hls_in, 49, "bram", "MemPortDOUT2", 1),
	Port_Property("out_5_Clk_A", 1, hls_out, 49, "bram", "mem_clk", 1),
	Port_Property("out_5_Rst_A", 1, hls_out, 49, "bram", "mem_rst", 1),
	Port_Property("out_6_Addr_A", 32, hls_out, 50, "bram", "MemPortADDR2", 1),
	Port_Property("out_6_EN_A", 1, hls_out, 50, "bram", "MemPortCE2", 1),
	Port_Property("out_6_WEN_A", 4, hls_out, 50, "bram", "MemPortWE2", 1),
	Port_Property("out_6_Din_A", 32, hls_out, 50, "bram", "MemPortDIN2", 1),
	Port_Property("out_6_Dout_A", 32, hls_in, 50, "bram", "MemPortDOUT2", 1),
	Port_Property("out_6_Clk_A", 1, hls_out, 50, "bram", "mem_clk", 1),
	Port_Property("out_6_Rst_A", 1, hls_out, 50, "bram", "mem_rst", 1),
	Port_Property("out_7_Addr_A", 32, hls_out, 51, "bram", "MemPortADDR2", 1),
	Port_Property("out_7_EN_A", 1, hls_out, 51, "bram", "MemPortCE2", 1),
	Port_Property("out_7_WEN_A", 4, hls_out, 51, "bram", "MemPortWE2", 1),
	Port_Property("out_7_Din_A", 32, hls_out, 51, "bram", "MemPortDIN2", 1),
	Port_Property("out_7_Dout_A", 32, hls_in, 51, "bram", "MemPortDOUT2", 1),
	Port_Property("out_7_Clk_A", 1, hls_out, 51, "bram", "mem_clk", 1),
	Port_Property("out_7_Rst_A", 1, hls_out, 51, "bram", "mem_rst", 1),
	Port_Property("out_8_Addr_A", 32, hls_out, 52, "bram", "MemPortADDR2", 1),
	Port_Property("out_8_EN_A", 1, hls_out, 52, "bram", "MemPortCE2", 1),
	Port_Property("out_8_WEN_A", 4, hls_out, 52, "bram", "MemPortWE2", 1),
	Port_Property("out_8_Din_A", 32, hls_out, 52, "bram", "MemPortDIN2", 1),
	Port_Property("out_8_Dout_A", 32, hls_in, 52, "bram", "MemPortDOUT2", 1),
	Port_Property("out_8_Clk_A", 1, hls_out, 52, "bram", "mem_clk", 1),
	Port_Property("out_8_Rst_A", 1, hls_out, 52, "bram", "mem_rst", 1),
	Port_Property("out_9_Addr_A", 32, hls_out, 53, "bram", "MemPortADDR2", 1),
	Port_Property("out_9_EN_A", 1, hls_out, 53, "bram", "MemPortCE2", 1),
	Port_Property("out_9_WEN_A", 4, hls_out, 53, "bram", "MemPortWE2", 1),
	Port_Property("out_9_Din_A", 32, hls_out, 53, "bram", "MemPortDIN2", 1),
	Port_Property("out_9_Dout_A", 32, hls_in, 53, "bram", "MemPortDOUT2", 1),
	Port_Property("out_9_Clk_A", 1, hls_out, 53, "bram", "mem_clk", 1),
	Port_Property("out_9_Rst_A", 1, hls_out, 53, "bram", "mem_rst", 1),
	Port_Property("out_10_Addr_A", 32, hls_out, 54, "bram", "MemPortADDR2", 1),
	Port_Property("out_10_EN_A", 1, hls_out, 54, "bram", "MemPortCE2", 1),
	Port_Property("out_10_WEN_A", 4, hls_out, 54, "bram", "MemPortWE2", 1),
	Port_Property("out_10_Din_A", 32, hls_out, 54, "bram", "MemPortDIN2", 1),
	Port_Property("out_10_Dout_A", 32, hls_in, 54, "bram", "MemPortDOUT2", 1),
	Port_Property("out_10_Clk_A", 1, hls_out, 54, "bram", "mem_clk", 1),
	Port_Property("out_10_Rst_A", 1, hls_out, 54, "bram", "mem_rst", 1),
	Port_Property("out_11_Addr_A", 32, hls_out, 55, "bram", "MemPortADDR2", 1),
	Port_Property("out_11_EN_A", 1, hls_out, 55, "bram", "MemPortCE2", 1),
	Port_Property("out_11_WEN_A", 4, hls_out, 55, "bram", "MemPortWE2", 1),
	Port_Property("out_11_Din_A", 32, hls_out, 55, "bram", "MemPortDIN2", 1),
	Port_Property("out_11_Dout_A", 32, hls_in, 55, "bram", "MemPortDOUT2", 1),
	Port_Property("out_11_Clk_A", 1, hls_out, 55, "bram", "mem_clk", 1),
	Port_Property("out_11_Rst_A", 1, hls_out, 55, "bram", "mem_rst", 1),
	Port_Property("out_12_Addr_A", 32, hls_out, 56, "bram", "MemPortADDR2", 1),
	Port_Property("out_12_EN_A", 1, hls_out, 56, "bram", "MemPortCE2", 1),
	Port_Property("out_12_WEN_A", 4, hls_out, 56, "bram", "MemPortWE2", 1),
	Port_Property("out_12_Din_A", 32, hls_out, 56, "bram", "MemPortDIN2", 1),
	Port_Property("out_12_Dout_A", 32, hls_in, 56, "bram", "MemPortDOUT2", 1),
	Port_Property("out_12_Clk_A", 1, hls_out, 56, "bram", "mem_clk", 1),
	Port_Property("out_12_Rst_A", 1, hls_out, 56, "bram", "mem_rst", 1),
	Port_Property("out_13_Addr_A", 32, hls_out, 57, "bram", "MemPortADDR2", 1),
	Port_Property("out_13_EN_A", 1, hls_out, 57, "bram", "MemPortCE2", 1),
	Port_Property("out_13_WEN_A", 4, hls_out, 57, "bram", "MemPortWE2", 1),
	Port_Property("out_13_Din_A", 32, hls_out, 57, "bram", "MemPortDIN2", 1),
	Port_Property("out_13_Dout_A", 32, hls_in, 57, "bram", "MemPortDOUT2", 1),
	Port_Property("out_13_Clk_A", 1, hls_out, 57, "bram", "mem_clk", 1),
	Port_Property("out_13_Rst_A", 1, hls_out, 57, "bram", "mem_rst", 1),
	Port_Property("out_14_Addr_A", 32, hls_out, 58, "bram", "MemPortADDR2", 1),
	Port_Property("out_14_EN_A", 1, hls_out, 58, "bram", "MemPortCE2", 1),
	Port_Property("out_14_WEN_A", 4, hls_out, 58, "bram", "MemPortWE2", 1),
	Port_Property("out_14_Din_A", 32, hls_out, 58, "bram", "MemPortDIN2", 1),
	Port_Property("out_14_Dout_A", 32, hls_in, 58, "bram", "MemPortDOUT2", 1),
	Port_Property("out_14_Clk_A", 1, hls_out, 58, "bram", "mem_clk", 1),
	Port_Property("out_14_Rst_A", 1, hls_out, 58, "bram", "mem_rst", 1),
	Port_Property("out_15_Addr_A", 32, hls_out, 59, "bram", "MemPortADDR2", 1),
	Port_Property("out_15_EN_A", 1, hls_out, 59, "bram", "MemPortCE2", 1),
	Port_Property("out_15_WEN_A", 4, hls_out, 59, "bram", "MemPortWE2", 1),
	Port_Property("out_15_Din_A", 32, hls_out, 59, "bram", "MemPortDIN2", 1),
	Port_Property("out_15_Dout_A", 32, hls_in, 59, "bram", "MemPortDOUT2", 1),
	Port_Property("out_15_Clk_A", 1, hls_out, 59, "bram", "mem_clk", 1),
	Port_Property("out_15_Rst_A", 1, hls_out, 59, "bram", "mem_rst", 1),
	Port_Property("out_16_Addr_A", 32, hls_out, 60, "bram", "MemPortADDR2", 1),
	Port_Property("out_16_EN_A", 1, hls_out, 60, "bram", "MemPortCE2", 1),
	Port_Property("out_16_WEN_A", 4, hls_out, 60, "bram", "MemPortWE2", 1),
	Port_Property("out_16_Din_A", 32, hls_out, 60, "bram", "MemPortDIN2", 1),
	Port_Property("out_16_Dout_A", 32, hls_in, 60, "bram", "MemPortDOUT2", 1),
	Port_Property("out_16_Clk_A", 1, hls_out, 60, "bram", "mem_clk", 1),
	Port_Property("out_16_Rst_A", 1, hls_out, 60, "bram", "mem_rst", 1),
	Port_Property("out_17_Addr_A", 32, hls_out, 61, "bram", "MemPortADDR2", 1),
	Port_Property("out_17_EN_A", 1, hls_out, 61, "bram", "MemPortCE2", 1),
	Port_Property("out_17_WEN_A", 4, hls_out, 61, "bram", "MemPortWE2", 1),
	Port_Property("out_17_Din_A", 32, hls_out, 61, "bram", "MemPortDIN2", 1),
	Port_Property("out_17_Dout_A", 32, hls_in, 61, "bram", "MemPortDOUT2", 1),
	Port_Property("out_17_Clk_A", 1, hls_out, 61, "bram", "mem_clk", 1),
	Port_Property("out_17_Rst_A", 1, hls_out, 61, "bram", "mem_rst", 1),
	Port_Property("out_18_Addr_A", 32, hls_out, 62, "bram", "MemPortADDR2", 1),
	Port_Property("out_18_EN_A", 1, hls_out, 62, "bram", "MemPortCE2", 1),
	Port_Property("out_18_WEN_A", 4, hls_out, 62, "bram", "MemPortWE2", 1),
	Port_Property("out_18_Din_A", 32, hls_out, 62, "bram", "MemPortDIN2", 1),
	Port_Property("out_18_Dout_A", 32, hls_in, 62, "bram", "MemPortDOUT2", 1),
	Port_Property("out_18_Clk_A", 1, hls_out, 62, "bram", "mem_clk", 1),
	Port_Property("out_18_Rst_A", 1, hls_out, 62, "bram", "mem_rst", 1),
	Port_Property("out_19_Addr_A", 32, hls_out, 63, "bram", "MemPortADDR2", 1),
	Port_Property("out_19_EN_A", 1, hls_out, 63, "bram", "MemPortCE2", 1),
	Port_Property("out_19_WEN_A", 4, hls_out, 63, "bram", "MemPortWE2", 1),
	Port_Property("out_19_Din_A", 32, hls_out, 63, "bram", "MemPortDIN2", 1),
	Port_Property("out_19_Dout_A", 32, hls_in, 63, "bram", "MemPortDOUT2", 1),
	Port_Property("out_19_Clk_A", 1, hls_out, 63, "bram", "mem_clk", 1),
	Port_Property("out_19_Rst_A", 1, hls_out, 63, "bram", "mem_rst", 1),
	Port_Property("s_axi_control_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_AWADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_ARADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "arr_mult_1d";
