// Seed: 4199675538
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    output wand id_3,
    output tri id_4
);
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  uwire id_5,
    output tri0  id_6,
    input  wor   id_7,
    output tri   id_8,
    input  tri   id_9,
    input  wand  id_10,
    input  wire  id_11,
    output tri1  id_12
);
  if (id_9) begin : LABEL_0
    assign id_8 = 1;
    wire id_14, id_15, id_16, id_17;
    wire id_18, id_19;
  end else begin : LABEL_0
    wire id_20;
  end
  module_0 modCall_1 (
      id_5,
      id_8,
      id_11,
      id_0,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_8 = 1;
  wire id_21;
  wire id_22;
endmodule
