<profile>

<section name = "Vitis HLS Report for 'cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2'" level="0">
<item name = "Date">Sat Dec 30 12:25:00 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">dummy_cyt_rdma_stack</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 0 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_128_2">?, ?, 1, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="recv_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="rx_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, return value</column>
<column name="rx_TVALID">in, 1, axis, rx_V_data_V, pointer</column>
<column name="rx_TDATA">in, 512, axis, rx_V_data_V, pointer</column>
<column name="recv_data_TREADY">in, 1, axis, recv_data_V_data_V, pointer</column>
<column name="recv_data_TDATA">out, 512, axis, recv_data_V_data_V, pointer</column>
<column name="rx_TREADY">out, 1, axis, rx_V_dest_V, pointer</column>
<column name="rx_TDEST">in, 8, axis, rx_V_dest_V, pointer</column>
<column name="rx_TKEEP">in, 64, axis, rx_V_keep_V, pointer</column>
<column name="rx_TSTRB">in, 64, axis, rx_V_strb_V, pointer</column>
<column name="rx_TLAST">in, 1, axis, rx_V_last_V, pointer</column>
<column name="recv_data_TVALID">out, 1, axis, recv_data_V_dest_V, pointer</column>
<column name="recv_data_TDEST">out, 8, axis, recv_data_V_dest_V, pointer</column>
<column name="recv_data_TKEEP">out, 64, axis, recv_data_V_keep_V, pointer</column>
<column name="recv_data_TSTRB">out, 64, axis, recv_data_V_strb_V, pointer</column>
<column name="recv_data_TLAST">out, 1, axis, recv_data_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
