<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=gbk" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title>Qi Xu</title>
</head>
<body>
<div id="layout-content">
<div id="toptitle">
<h1>Qi Xu</h1>
</div>
<table class="imgtable"><tr><td>
<img src="xuqi.jpg" alt="alt text" width="131px" height="160px" />&nbsp;</td>
<td align="left"><p>Research Professor<br /> 
<a href="http://sme.ustc.edu.cn/">School of Microelectronics</a><br />
<a href="http://www.ustc.edu.cn">University of Science and Technology of China </a><br />
Office: Room 214, Ronghe Building, North Campus<br />
Email: <a href="mailto:xuqi@ustc.edu.cn">xuqi[@]ustc.edu.cn </a> <br /></p>
</td></tr></table>
<h2>Biography</h2>
<p>I'm currently a research professor in the School of Microelectronics, University of Science and Technology of China (USTC). I received my PH.D. in Electronic Science and Technology from USTC in 2018.</p>
<p>My research interests include AI for EDA, especially for physical design, and reliability design for 3D-IC.[<a href="resume.pdf">My Resume</a>] [<a href="https://scholar.google.com.hk/citations?user=R9B0BNsAAAAJ&hl=zh-CN&oi=ao">Google Scholar</a>]</p>
<h2>Publications</h2>
<h3>Journal papers</h3>
<ul>
<li><p>[J30]Weiran Chen, <b>Qi Xu*</b>, Song Chen, Yi Kang, Bei Yu, 
&ldquo;Scalable High-Fidelity Solver for Large-Scale ReRAM Crossbar Arrays Under I–V Nonlinearity&rdquo;, 
accepted by ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), 2026.</p>
</li>

<li><p>[J29]Rong Sun, <b>Qi Xu*</b>, Song Chen, Yi Kang, Bei Yu, 
&ldquo;GoSteiner: Constructing Rectilinear Steiner Minimum Tree on Directed Graph&rdquo;, 
accepted by ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), 2026.</p>
</li>

<li><p>[J28] Donger Luo, Qi Sun, Peng Xu, Su Zheng, <b>Qi Xu</b>, Tinghuan Chen, Bei Yu, Hao Geng, 
&ldquo;Attention-Based EDA Tool Parameter Explorer: From Hybrid Parameters to Multi-QoR Metrics&rdquo;, 
accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2025.</p>
</li>
  
<li><p>[J27] Biao Liu, Chen Jiang, <b>Qi Xu</b>, Hailong Yao, Tsung-Yi Ho, Bo Yuan, 
&ldquo;Efficient Routing-based Synthesis for Digital Microfluidic Biochips via Reinforcement Learning&rdquo;, 
accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2025.</p>
</li>
  
<li><p>[J26] Weiran Chen, Zaitian Chen, Bei Yu, Song Chen, Yi Kang, <b>Qi Xu*</b>, 
&ldquo;Real-Time Compensation Framework for Large-Scale ReRAM-Based Sparse LU Factorization&rdquo;, 
accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2025.</p>
</li>
  
<li><p>[J25]
<b>Qi Xu</b>, Lijie Wang, Jing Wang, Lin Cheng, Song Chen, Yi Kang,
&ldquo;Graph Attention-Based Symmetry Constraint Extraction for Analog Circuits&rdquo;, 
IEEE Transactions on Circuits and Systems I: Regular Papers (<b>TCAS-I</b>), vol. 71, no. 8, pp. 3754-3763, 2024.</p>
</li>

<li><p>[J24]
Bo Yang, <b>Qi Xu*</b>, Hao Geng, Song Chen, Bei Yu, Yi Kang,
&ldquo;Floorplanning with Edge-Aware Graph Attention Network and Hindsight Experience Replay&rdquo;, 
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 29, no. 3, pp. 56:1-56:17, 2024.</p>
</li>

<li><p>[J23]
Junpeng Wang, Mengke Ge, Bo Ding, <b>Qi Xu</b>, Song Chen, Yi Kang,
&ldquo;NicePIM: Design Space Exploration for Processing-In-Memory DNN Accelerators with 3D-Stacked-DRAM&rdquo;, 
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 43, no. 5, pp. 1456-1469, 2024.</p>
</li>

<li><p>[J22]
Bo Ding, Jinglei Huang, Junpeng Wang, <b>Qi Xu</b>, Song Chen, Yi Kang,
&ldquo;Task modules Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems with Heterogeneous Resources&rdquo;,
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 28, no. 6, pp. 103:1-103:26, 2023.</p>
</li>

<li><p>[J21]
Yongtian Bi, <b>Qi Xu*</b>, Hao Geng, Song Chen, Yi Kang,
&ldquo;AD<sup>2</sup>VNCS: <u>A</u>dversarial <u>D</u>efense and <u>D</u>evice <u>V</u>ariation-Tolerance in Memristive Crossbar-Based <u>N</u>euromorphic <u>C</u>omputing <u>S</u>ystems&rdquo;,
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 29, no. 1, pp. 8:1-8:19, 2023.</p>
</li>

<li><p>[J20]
Xiaobing Ni, Mengke Ge, Yongjin Tao, Wendi Sun, Feixiang Duan, Xuefei Bai, <b>Qi Xu</b>, Song Chen, Yi Kang,
&ldquo;BusMap: Application Mapping with Bus Routing for Coarse-Grained Reconfigurable Array&rdquo;,
IEEE Transactions on Circuits and Systems II: Express Briefs (<b>TCAS-II</b>), vol. 70, no. 8, pp. 3054-3058, 2023.</p>
</li>

<li><p>[J19]
Yongtian Bi, <b>Qi Xu*</b>, Hao Geng, Song Chen, Yi Kang,
&ldquo;Resist: <u>R</u>obust N<u>e</u>twork Training for Memri<u>s</u>tive Crossbar-Based Neuromorph<u>i</u>c Computing <u>S</u>ys<u>t</u>ems&rdquo;,
IEEE Transactions on Circuits and Systems II: Express Briefs (<b>TCAS-II</b>), vol. 70, no. 6, pp. 2221-2225, 2023.</p>  
</li>

<li><p>[J18]
Chen Jiang, Rongquan Yang, <b>Qi Xu</b>, Hailong Yao, Tsung-Yi Ho, Bo Yuan,
&ldquo;A Cooperative Multi-agent Reinforcement Learning Framework for Droplet Routing in Digital Microfluidic Biochips&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 42, no. 9, pp. 3007-3020, 2023.</p>  
</li>  

<li><p>[J17]
Junpeng Wang, Haitao Du, Bo Ding, <b>Qi Xu</b>, Song Chen, Yi Kang,
&ldquo;DDAM: <u>D</u>ata <u>D</u>istribution-<u>A</u>ware <u>M</u>apping of CNNs on Processing-In-Memory Systems&rdquo;,
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 28, no. 3, pp. 36:1-36:30, 2023.</p>  
</li>  

<li><p>[J16]
Bo Ding, Jinglei Huang, <b>Qi Xu</b>, Junpeng Wang, Song Chen, Yi Kang,
&ldquo;Memory-aware Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems&rdquo;,
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 28, no. 1, pp. 7:1-7:21, 2023.</p>
</li>

<li><p>[J15]
<b>Qi Xu</b>, Junpeng Wang, Bo Yuan, Qi Sun, Song Chen, Bei Yu, Yi Kang, Feng Wu,
&ldquo;Reliability-Driven Memristive Crossbar Design in Neuromorphic Computing Systems&rdquo;,
IEEE Transactions on Automation Science and Engineering (<b>TASE</b>), vol. 20, no. 1, pp. 74-87, 2023.</p>
</li>  

<li><p>[J14]
<b>Qi Xu</b>, Hao Geng, Tianming Ni, Song Chen, Bei Yu, Yi Kang, Xiaoqing Wen,
&ldquo;Fortune: A New <u>F</u>ault-T<u>o</u>le<u>r</u>ance <u>T</u>SV Configuration in Ro<u>u</u>ter-based Redu<u>n</u>dancy Structur<u>e</u>&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 41, no. 10, pp. 3182-3187, 2022.</p>
</li>

<li><p>[J13]
<b>Qi Xu</b>, Hao Geng, Song Chen, Bo Yuan, Cheng Zhuo, Yi Kang, Xiaoqing Wen,
&ldquo;GoodFloorplan: <u>G</u>raph C<u>o</u>nvolutional Network and Reinf<u>o</u>rcement Learning Base<u>d</u> <u>Floorplan</u>ning&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 41, no. 10, pp. 3492-3502, 2022.</p>
</li>

<li><p>[J12]
<b>Qi Xu</b>, Wenhao Sun, Song Chen, Yi Kang, Xiaoqing Wen,
&ldquo;Cellular Structure-Based Fault-Tolerance TSV Configuration in 3D-IC&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 41, no. 5, pp. 1196-1208, 2022.</p>
</li>

<li><p>[J11]
Hao Geng, Yuzhe Ma, <b>Qi Xu</b>, Jin Miao, Subhendu Roy, Bei Yu,
&ldquo;High-Speed Adder Design Space Exploration via Graph Neural Processes&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 41, no. 8, pp. 2657-2670, 2022.</p>
</li>

<li><p>[J10]
Mengke Ge, Xiaobing Ni, <b>Qi Xu</b>, Jinglei Huang, Song Chen, Yi Kang, Feng Wu,
&ldquo;Synthesizing Brain-Network-Inspired Interconnections for Large-Scale Network-on-Chips&rdquo;,
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 27, no. 1, pp. 9:1-9:30, 2021.</p>
</li>

<li><p>[J9]
<b>Qi Xu</b>, Song Chen, Hao Geng, Bo Yuan, Bei Yu, Feng Wu, Zhengfeng Huang,
&ldquo;Fault Tolerance in Memristive Crossbar-Based Neuromorphic Computing Systems&rdquo;,
Integration, the VLSI Journal, vol. 70, pp. 70-79, 2020.</p>
</li>

<li><p>[J8]
Tianming Ni, Hao Chang, Tai Song, <b>Qi Xu*</b>, Zhengfeng Huang, Huaguo Liang, et.al,
&ldquo;Non-intrusive Online Distributed Pulse Shrinking Based Interconnect Testing in 2.5D IC&rdquo;,
IEEE Transactions on Circuits and Systems II: Express Briefs (<b>TCAS-II</b>), vol. 67, no. 11, pp. 2657-2661, 2020.</p>
</li>

<li><p>[J7]
Song Chen*, Mengke Ge, Zhigang Li, Jinglei Huang, <b>Qi Xu*</b>, Feng Wu,
&ldquo;Generalized Fault-Tolerance Topology Generation for Application Specific Network-on-Chips&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 39, no. 6, pp. 1191-1204, 2020.</p>
</li>

<li><p>[J6]
Song Chen , Jinglei Huang, Xiaodong Xu, Bo Ding, <b>Qi Xu</b>,
&ldquo;Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 39, no. 1, pp. 199-212, 2020.</p>
</li>

<li><p>[J5]
<b>Qi Xu</b>, Hao Geng, Song Chen, Bei Yu, Feng Wu,
&ldquo;Memristive Crossbar Mapping for Neuromorphic Computing Systems on 3D IC&rdquo;,
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 25, no. 1, pp. 8:1-8:19, 2019.</p>
</li>

<li><p>[J4]
Song Chen*, <b>Qi Xu*</b>, Bei Yu,
&ldquo;Adaptive 3D-IC TSV Fault Tolerance Structure Generation&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 38, no. 5, pp. 949-960, 2019.</p>
</li>

<li><p>[J3]
<b>Qi Xu</b>, Song Chen, Xiaodong Xu, Bei Yu,
&ldquo;Clustered Fault Tolerance TSV Planning for 3D Integrated Circuits&rdquo;,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 36, no. 8, pp. 1287-1300, 2017.</p>
</li>

<li><p>[J2]
<b>Qi Xu</b>, Song Chen,
&ldquo;Fast Thermal Analysis for Fixed-outline 3D Floorplanning&rdquo;,
Integration, the VLSI Journal, vol. 59, pp. 157-167, 2017.</p>
</li>

<li><p>[J1]
<b>Qi Xu</b>, Song Chen, Bin Li,
&ldquo;Combining the Ant System Algorithm and Simulated Annealing for 3D/2D Fixed-Outline Floorplanning&rdquo;,
Applied Soft Computing, vol. 40, pp. 150-160, 2016.</p>
</li>

</ul>

<h3>Conference papers</h3>
<ul>
<li><p>[C17]
Kai Ma, Zhen Wang, Hongquan He, <b>Qi Xu</b>, Tinghuan Chen, Hao Geng, 
&ldquo;LMM-IR: Large-Scale Netlist- Aware Multimodal Framework for Static IR-Drop Prediction&rdquo;, 
ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jun. 22–25, 2025.</p>
</li>
  
<li><p>[C16]
Weiran Chen, <b>Qi Xu*</b>, 
&ldquo;Robust and Efficient Adversarial Defense in SNNs via Image Purification and Joint Detection&rdquo;,
IEEE International Conference on Acoustics, Speech, and Signal Processing (<b>ICASSP</b>), Hyderabad, India, Apr. 06-11, 2025.</p>
</li>

<li><p>[C15]
Lijie Wang, Jing Wang, Song Chen, <b>Qi Xu*</b>, 
&ldquo;AIPlace: Analog IC Placement with Multi-Task Learning Framework&rdquo;,
IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), Tokyo, Japan, Jan. 20-23, 2025.</p>
</li>

<li><p>[C14]
Xinfei Liu, Siting Liu, Bei Yu, Song Chen, <b>Qi Xu*</b>, 
&ldquo;ThePlace: Thermal-Aware Placement With Operator Learning-Based Ultra-Fast Simulator&rdquo;,
IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), Tokyo, Japan, Jan. 20-23, 2025.</p>
</li>

<li><p>[C13]
Lin Chen, <b>Qi Xu</b>, Hu Ding,
&ldquo;OTPlace-Vias: A Novel Optimal Transport Based Method for High Density Vias Placement in 3D Circuits&rdquo;,
ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jun. 23-27, 2024.</p>
</li>

<li><p>[C12]
Bing Li, Wendi Sun, Xiaobing Ni, Kaixuan He, <b>Qi Xu*</b>, Song Chen*, Yi Kang,
&ldquo;Parallel Multi-objective Bayesian Optimization Framework for CGRA Microarchitecture&rdquo;,
IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Valencia, Spain, Mar. 25-27, 2024.</p>
</li>

<li><p>[C11]
Bo Yang, <b>Qi Xu*</b>, Hao Geng, Song Chen, Yi Kang,
&ldquo;Miracle: <u>M</u>ulti-Act<u>i</u>on <u>R</u>einforcement Le<u>a</u>rning-Based <u>C</u>hip F<u>l</u>oorplanning R<u>e</u>asoner&rdquo;,
IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Valencia, Spain, Mar. 25-27, 2024.</p>
</li>

<li><p>[C10]
Donger Luo, Qi Sun, <b>Qi Xu</b>, Tinghuan Chen, Hao Geng,
&ldquo;Attention-Based EDA Tool Parameter Explorer: From Hybrid Parameters to Multi-QoR metrics&rdquo;,
IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Valencia, Spain, Mar. 25-27, 2024.</p>
</li>

<li><p>[C9]
Yang Xiao, <b>Qi Xu</b>, Bo Yuan,
&ldquo;Tolerating Device-to-Device Variation for Memristive Crossbar-Based Neuromorphic Computing Systems: A New Bayesian Perspective&rdquo;,
International Joint Conference on Neural Networks (<b>IJCNN</b>), Queensland, Australia, Jun. 18-23, 2023.</p>
</li>

<li><p>[C8]
Hao Geng, Qi Sun, <b>Qi Xu</b>, Tsung-Yi Ho, Bei Yu,
&ldquo;Mixed-type Wafer Failure Pattern Recognition&rdquo;,
IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), Tokyo Odaiba Miraikan, Jan. 16-19, 2023.</p>
</li>

<li><p>[C7]
Hao Geng, <b>Qi Xu</b>, Tsung-Yi Ho, Bei Yu,
&ldquo;PPATuner: Pareto-driven Tool Parameter Auto-tuning in Physical Design via Gaussian Process Transfer Learning&rdquo;,
ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, CA, Jul. 10-14, 2022.</p>
</li>

<li><p>[C6]
<b>Qi Xu</b>, Junpeng Wang, Hao Geng, Song Chen and Xiaoqing Wen, 
&ldquo;Reliability-Driven Neuromorphic Computing Systems Design&rdquo;,
IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Virtual Event, France, Feb., 2021.</p>
</li>

<li><p>[C5]
Junpeng Wang, <b>Qi Xu*</b>, Bo Yuan, Song Chen, Bei Yu, Feng Wu,
&ldquo;Reliability-Driven Neural Network Training for Memristive Crossbar-Based Neuromorphic Computing Systems&rdquo;,
IEEE International Symposium on Circuits and Systems (<b>ISCAS</b>), Virtual Event, Spain, Oct., 2020.</p>
</li>

<li><p>[C4]
Mengke Ge, <b>Qi Xu</b>, Huajie Ruan, Xiaobing Ni, Song Chen, Yi Kang,
&ldquo;Synthesizing A Generalized Brain-inspired Interconnection Network for Large-scale Network-on-chip Systems&rdquo;,
ACM Great Lakes Symposium on VLSI (<b>GLSVLSI</b>), Virtual Event, China, Sep., 2020.</p>
</li>
  
<li><p>[C3]
<b>Qi Xu</b>, Song Chen, Bei Yu, Feng Wu,
&ldquo;Memristive Crossbar Mapping for Neuromorphic Computing Systems on 3D IC&rdquo;,
ACM Great Lakes Symposium on VLSI (<b>GLSVLSI</b>), Chicago, USA, May, 2018.</p>
</li>

<li><p>[C2]
Xiaodong Xu, <b>Qi Xu</b>, Jinglei Huang, Song Chen,
&ldquo;An Integrated Optimization Framework for Partitioning, Scheduling and Floorplanning on Partially Dynamically Reconfigurable FPGAs&rdquo;,
ACM Great Lakes Symposium on VLSI (<b>GLSVLSI</b>), Alberta, Canada, May, 2017.</p>
</li>

<li><p>[C1]
<b>Qi Xu</b>, Song Chen, Bin Li,
&ldquo;Ant system based 3D fixed-outline floorplanning&rdquo;,
IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Guilin, China, Oct. 2014.</p>
</li>

</ul>

<h2>Teching</h2>
 <ul>
  <li><p>Spring 2024: ELEC6414P - Neural Networks and Applications - USTC</p></li>
  <li><p>Spring 2025: ELEC6414P - Neural Networks and Applications - USTC</p></li>
 </ul> 

<h2>Project</h2>
 <ul>
  <li><p>Thermal-Driven Placement and Routing Design for Chiplet Integration, NSFC, 2025.01-2027.12.</p></li>
  <li><p>Machine Learning Based Layout Generation with Multiple Constraints for Analog Integrated Circuits, NSFC, 2022.01-2023.12.</p></li>
  <li><p>Key Technologies for Reliability Design of Through Silicon Via in Three-Dimensional Integrated Circuits, NSFC, 2020.01-2022.12.</p></li>
  <li><p>Automated Optimization for Convolution Computing Circuits, Huawei, 2024.12-2025.09.</p></li>
  <li><p>Pin Optimization for Hierarchical Chip Design with Module Reusability, Huawei, 2025.09-2026.09.</p></li>
 </ul> 
  
</body>
</html>























