0/0
runtime/order 0.028741292435013235
probability/role 0.025867450575697844
handling/subset 0.022993608716382452
power/subset 0.02103422313187172
platform/specification 0.02011976685706706
sources/sizes 0.02011976685706706
computed/routing 0.01724592499775167
failure/planning 0.0157826745227942
timing/quantity 0.0157826745227942
timing/operations 0.0157826745227942
0/1
timing/techniques 0.03154958213797322
runtime/desired 0.028741292435013235
sources/delay 0.02453934280057222
handling/pipeline 0.022993608716382452
power/board 0.02103422313187172
subset/platform 0.01724592499775167
depends/programming 0.014372083138436277
platform/extensions 0.012275803170101345
platform/analysis 0.012275803170101345
step/efficiency 0.010522367493754918
0/2
component/reduction 0.02011976685706706
computed/role 0.01724592499775167
probability/optimization 0.0157826745227942
probability/ordering 0.0157826745227942
ordering/optimization 0.014372083138436277
depends/optimization 0.014372083138436277
subset/soc 0.010522367493754918
subset/fpga 0.010522367493754918
methods/balance 0.01051886412577021
capacity/lack 0.008624399419805492
0/3
failure/wire 0.03154958213797322
soc/optimization 0.017529103463171214
supply/cores 0.01724592499775167
computed/optimization 0.01724592499775167
subset/safety 0.01724592499775167
sizes/faults 0.014372083138436277
ordering/plays 0.014372083138436277
defect/optimization 0.011498241279120885
benchmarks/performed 0.008624399419805492
segment/measured 0.0057505575604900995
0/4
failure/computed 0.025867450575697844
component/aware 0.02011976685706706
supply/verification 0.01724592499775167
platform/microprocessor 0.012275803170101345
platform/video 0.012275803170101345
times/component 0.008768931817408489
times/core 0.008768931817408489
methods/frequency 0.008624399419805492
curve/transition 0.0057505575604900995
inter/methodologies 0.0057505575604900995
0/5
timing/body 0.025867450575697844
runtime/designs 0.017536110199140628
runtime/complexity 0.017536110199140628
soc/faults 0.014372083138436277
handling/grammar 0.014029238846447774
handling/scales 0.014029238846447774
sizes/technologies 0.008768931817408489
sizes/test 0.008768931817408489
layout/achieved 0.008624399419805492
benchmarks/logic 0.008624399419805492
0/6
power/presence 0.01724592499775167
vlsi/fields 0.014372083138436277
designing/variations 0.008624399419805492
deriving/management 0.008624399419805492
represents/flows 0.0057505575604900995
switching/conducted 0.0057505575604900995
enabling/timing 0.0057505575604900995
values/policies 0.005262060464715632
values/management 0.005262060464715632
contours/procedure 0.0028767157011747074
0/7
runtime/performs 0.028741292435013235
probability/planning 0.025867450575697844
timing/sources 0.022699769476550162
component/chip 0.02011976685706706
sources/timing 0.0176559366854047
subset/verification 0.01724592499775167
role/optimization 0.01724592499775167
computed/ordering 0.01724592499775167
failure/optimization 0.0157826745227942
failure/ordering 0.0157826745227942
0/8
failure/routing 0.025867450575697844
timing/growing 0.025867450575697844
runtime/efficiency 0.025221685872122892
handling/expressed 0.022993608716382452
component/timing 0.02011976685706706
sources/channel 0.02011976685706706
step/power 0.01724592499775167
power/lack 0.01724592499775167
subset/components 0.01724592499775167
computed/depends 0.01724592499775167
0/9
failure/depends 0.025867450575697844
runtime/standards 0.017536110199140628
runtime/interoperability 0.017536110199140628
computed/planning 0.01724592499775167
role/cmos 0.01724592499775167
probability/track 0.0157826745227942
probability/yield 0.0157826745227942
vlsi/security 0.014372083138436277
times/aware 0.014372083138436277
sizes/traces 0.014372083138436277
1/0
analysis/fpga 0.05220111376758309
signal/bias 0.02610200683417673
chip/code 0.02291577645056593
chip/elements 0.02291577645056593
chip/parallel 0.02291577645056593
delay/decomposition 0.014673579974682757
design/maintaining 0.014502403752662797
synthesis/named 0.014004580675111148
synthesis/turn 0.014004580675111148
synthesis/node 0.014004580675111148
1/1
analysis/lack 0.05220111376758309
chip/involves 0.03184980235721931
chip/mapping 0.03184980235721931
delay/named 0.02610200683417673
estimation/soc 0.023003126517760583
estimation/extensions 0.023003126517760583
synthesis/expansion 0.021862603233272583
programming/processing 0.020302205293419764
body/timing 0.01781603404160722
reference/code 0.01740230452304128
1/2
analysis/complexity 0.06366778673006578
chip/partitioning 0.05220111376758309
synthesis/speed 0.0319018083749337
estimation/technology 0.023003126517760583
estimation/mapping 0.023003126517760583
programming/mapping 0.020302205293419764
reference/elements 0.01740230452304128
signal/portion 0.015925785846193603
signal/consumption 0.015925785846193603
body/analysis 0.01238711551041011
1/3
analysis/power 0.07152993051376147
chip/minimizing 0.04580866001756487
estimation/xilinx 0.037701609915690666
chip/focused 0.02291577645056593
signal/faults 0.022905602400872246
programming/elements 0.020302205293419764
components/challenges 0.014502403752662797
lack/partition 0.014502403752662797
processor/abstraction 0.011602502982284314
integrity/core 0.011602502982284314
1/4
signal/body 0.02610200683417673
chip/phase 0.02291577645056593
chip/loop 0.02291577645056593
chip/desired 0.02291577645056593
protection/processors 0.021224953511867383
body/failures 0.020302205293419764
design/care 0.014502403752662797
device/space 0.014502403752662797
map/address 0.014502403752662797
working/extensions 0.011602502982284314
1/5
chip/utilizing 0.05220111376758309
analysis/subset 0.05220111376758309
signal/design 0.02610200683417673
body/blocks 0.020302205293419764
synthesis/overhead 0.01946445618197709
synthesis/strategy 0.01946445618197709
protection/increase 0.01740230452304128
estimation/decoder 0.01655063661095537
estimation/simulator 0.01655063661095537
estimation/loss 0.01655063661095537
1/6
estimation/emulation 0.04598327288914977
chip/monitoring 0.03184980235721931
analysis/video 0.03184980235721931
chip/measurements 0.03184980235721931
analysis/designing 0.03184980235721931
contention/errors 0.01769512101408535
contention/simulations 0.01769512101408535
protection/impact 0.01740230452304128
delay/substrate 0.015925785846193603
delay/usage 0.015925785846193603
1/7
contention/decisions 0.029001907604555215
protection/embedded 0.01740230452304128
device/form 0.014502403752662797
map/store 0.00884844517462662
map/records 0.00884844517462662
integrity/memory 0.0070791100067348735
integrity/addresses 0.0070791100067348735
standards/runtime 0.007077342439134582
optimized/desired 0.005802701441527346
presentation/timing 0.005309774838843128
1/8
analysis/estimation 0.03577390426344331
chip/reference 0.03184980235721931
chip/compiler 0.03184980235721931
reference/parallel 0.021224953511867383
programming/involves 0.020302205293419764
analysis/hybrid 0.017895891138284235
analysis/requirement 0.017895891138284235
requires/partition 0.011602502982284314
opportunity/minimizing 0.00870260221190583
routing/partitioning 0.00870260221190583
1/9
chip/flow 0.05220111376758309
synthesis/degradation 0.0319018083749337
signal/evaluated 0.02610200683417673
delay/calibration 0.02610200683417673
contention/simulation 0.023980953559317984
analysis/loss 0.02291577645056593
analysis/chips 0.02291577645056593
analysis/platform 0.02291577645056593
contention/models 0.0179872136044772
protection/space 0.01740230452304128
2/0
flow/reference 0.0777958232904326
named/decomposition 0.03112066307418385
models/synthesis 0.028704854473014685
decomposition/enables 0.025515780539783414
contributions/synthesis 0.022326706606552147
expansion/scenarios 0.01945964832583818
expansion/circuit 0.01945964832583818
enables/improvement 0.01913763267332087
optimization/results 0.012759484806858325
refined/synthesis 0.0031922630071645037
2/1
schemes/presence 0.028704854473014685
size/applied 0.02404270476975927
accesses/flow 0.02140541858139644
accesses/applications 0.02140541858139644
applications/protection 0.018823733106713873
flow/stores 0.01793764690221821
flow/region 0.01793764690221821
flow/memory 0.01793764690221821
flow/space 0.01793764690221821
flow/address 0.01793764690221821
2/2
flow/levels 0.0389173508814208
flow/exploration 0.0389173508814208
size/decoding 0.03508300233947723
schemes/impact 0.028704854473014685
decomposition/improvement 0.022391164315647007
expansion/optimization 0.01945964832583818
expansion/enables 0.01945964832583818
enables/results 0.01913763267332087
overhead/synthesis 0.0159485587400896
contributions/circuit 0.013622337559163396
2/3
schemes/variations 0.03777827077496255
accesses/impact 0.03508300233947723
models/architects 0.035010259758871246
standards/defines 0.007783082966059477
lifetime/architecture 0.003893486281372082
lifetime/scheme 0.003893486281372082
flow/allowing 1.765013835913544E-4
flow/addresses 1.765013835913544E-4
flow/parameter 1.765013835913544E-4
flow/ic 1.765013835913544E-4
2/4
flow/applications 0.06378466773855869
expansion/decomposition 0.03889985644355864
accesses/domains 0.03508300233947723
models/moves 0.035010259758871246
decomposition/optimization 0.025515780539783414
named/scenarios 0.025515780539783414
applications/device 0.022326706606552147
software/core 0.01913763267332087
enables/optimization 0.01913763267332087
basis/maintaining 0.0159485587400896
2/5
flow/processor 0.06378466773855869
size/coding 0.030786801479369165
size/splitting 0.015401093593627454
splitting/coding 0.012759484806858325
instructions/patterns 0.00973079704804687
instructions/compression 0.00973079704804687
varying/compression 0.0063813369403957765
bus/software 0.0063813369403957765
instruction/account 0.0063813369403957765
evaluations/processors 0.0063813369403957765
2/6
size/patterns 0.04278945312824603
models/platforms 0.035010259758871246
expansion/node 0.03189392840624596
schemes/integrated 0.028704854473014685
flow/abstraction 0.0218670328610831
flow/jpeg 0.0218670328610831
flow/integrated 0.0218670328610831
flow/characterization 0.0218670328610831
accesses/level 0.02140541858139644
accesses/form 0.02140541858139644
2/7
flow/protection 0.0389173508814208
flow/identification 0.0389173508814208
models/transaction 0.028704854473014685
decomposition/scenarios 0.022391164315647007
applications/domains 0.022326706606552147
accesses/space 0.02140541858139644
accesses/models 0.02140541858139644
software/address 0.01913763267332087
basis/protocols 0.0159485587400896
named/power 0.015568107814721656
2/8
flow/addresses 0.0389173508814208
flow/maintaining 0.0389173508814208
software/map 0.01913763267332087
accesses/control 0.015401093593627454
accesses/attributes 0.015401093593627454
accesses/resource 0.015401093593627454
errors/applications 0.00957041087362705
parallel/specification 0.007783082966059477
transistor/models 0.0063813369403957765
load/solved 0.003893486281372082
2/9
flow/allowing 0.06378466773855869
size/varying 0.03508300233947723
models/speedups 0.028704854473014685
compression/applied 0.013995527151924847
compression/varying 0.007001260709183794
allowing/processor 0.0063813369403957765
improves/schemes 0.0031922630071645037
intuition/simulations 0.0031922630071645037
accesses/applications 9.707973205782159E-5
accesses/domains 9.707973205782159E-5
3/0
parameter/analysis 0.07415870854029609
sources/analysis 0.0427265549746905
reduction/flow 0.03987830785951881
power/analysis 0.039032747966501816
analysis/soc 0.03220440716235397
technologies/vlsi 0.025637072283660366
account/power 0.014244083822973616
cad/areas 0.014244083822973616
ability/formulas 0.012694862007645837
ability/sat 0.012694862007645837
3/1
technologies/si 0.025637072283660366
reduction/basis 0.024331209278809725
reduction/aware 0.024331209278809725
designs/computing 0.019940578053316994
developing/reduction 0.017092330938145304
performs/maintaining 0.012166473549099843
performs/basis 0.012166473549099843
infrastructure/chip 0.008690834769182733
infrastructure/minimizing 0.008690834769182733
maintaining/timing 0.008547589592630238
3/2
sources/circuit 0.056232138875068075
reduction/logic 0.03987830785951881
parameter/order 0.033020306228602504
parameter/extended 0.033020306228602504
developing/regression 0.017092330938145304
structures/reference 0.017092330938145304
desired/techniques 0.017092330938145304
order/extended 0.014244083822973616
regression/order 0.011395836707801926
technologies/test 0.01125442303616507
3/3
ability/efforts 0.03703006074434712
structures/mapped 0.017092330938145304
designs/platform 0.012166473549099843
designs/driven 0.012166473549099843
distribution/management 0.010425181992527984
computing/chips 0.008547589592630238
simulation/errors 0.006951279295917525
approaches/impact 0.005859692862693845
approaches/variations 0.005859692862693845
approaches/policies 0.005859692862693845
3/4
sources/lifetime 0.0427265549746905
parameter/finding 0.033020306228602504
parameter/circuit 0.033020306228602504
technologies/modalities 0.025637072283660366
structures/specification 0.02084689008235936
performs/path 0.019940578053316994
cad/fields 0.017372987385748898
desired/circuit 0.017092330938145304
account/lifetime 0.014244083822973616
maintaining/variation 0.008547589592630238
3/5
parameter/methods 0.05411954343537726
reduction/assignment 0.03987830785951881
sources/power 0.02928090182092095
technologies/faults 0.025637072283660366
ability/development 0.022593389888851168
ability/models 0.022593389888851168
performs/power 0.019940578053316994
topics/cache 0.017092330938145304
sources/impact 0.01464776747763212
sources/developing 0.01464776747763212
3/6
parameter/reduction 0.07830428598764545
ability/vlsi 0.03703006074434712
power/developing 0.034742500868801186
reduction/analysis 0.02850022254245997
analysis/reduction 0.02749651476725971
structures/parallel 0.02084689008235936
topics/impact 0.02084689008235936
reduction/variations 0.019003313997821528
sources/efficiency 0.01875653815859485
sources/policies 0.01875653815859485
3/7
reduction/setup 0.03987830785951881
ability/proofs 0.03703006074434712
function/caches 0.034742500868801186
analysis/generating 0.03133356651400374
approaches/management 0.02084689008235936
power/platform 0.01952125185727821
performs/voltage 0.01749869101768796
technologies/effects 0.01564211232901695
technologies/power 0.01564211232901695
topics/chip 0.014999235080295022
3/8
reduction/improved 0.04863811165524302
parameter/improved 0.04749216226640322
sources/inter 0.026069028668768278
sources/length 0.026069028668768278
parameter/flow 0.023757948240214707
function/cache 0.020803793866559346
cad/management 0.017372987385748898
ability/impacts 0.016255833117784925
ability/technologies 0.016255833117784925
ability/growing 0.016255833117784925
3/9
sources/threshold 0.0427265549746905
ability/hardware 0.03703006074434712
account/reduction 0.014244083822973616
logic/scales 0.006951279295917525
mapping/account 0.0028510953622868603
parameter/flow 1.497565893864815E-4
parameter/extended 1.497565893864815E-4
parameter/methods 1.497565893864815E-4
parameter/analysis 1.497565893864815E-4
parameter/improved 1.497565893864815E-4
4/0
memory/increase 0.04204551243467138
code/reduces 0.03153501020118966
generated/splitting 0.02565349978957533
generated/size 0.02565349978957533
reduces/patterns 0.02452800871220185
software/processor 0.023515886274903607
software/space 0.023515886274903607
speed/evaluated 0.014017506478720127
table/coding 0.014017506478720127
benefits/protection 0.010514005734226216
4/1
generated/models 0.04204551243467138
scheme/applied 0.028031509456695754
reduces/mapping 0.02452800871220185
software/interoperability 0.023515886274903607
software/defines 0.023515886274903607
table/domain 0.014017506478720127
abstraction/flow 0.010514005734226216
drivers/memory 0.010514005734226216
exploration/chain 0.007010504989732309
source/power 0.007010504989732309
4/2
clustering/circuit 0.04554901317916529
delay/expansion 0.033822226816255456
code/applied 0.03153501020118966
scheme/architectures 0.028031509456695754
generated/compression 0.02565349978957533
memory/control 0.02565349978957533
memory/records 0.02565349978957533
generated/creation 0.02565349978957533
resource/form 0.024012214407633892
software/extensions 0.023515886274903607
4/3
memory/region 0.04204551243467138
generated/decoding 0.04204551243467138
software/records 0.03854201169017748
code/varying 0.03153501020118966
clustering/optimization 0.02779111330424705
clustering/scenarios 0.02779111330424705
delay/results 0.023515886274903607
delay/driven 0.023515886274903607
resource/space 0.021378272760231888
resource/address 0.021378272760231888
4/4
delay/analog 0.03854201169017748
generated/coding 0.02565349978957533
generated/applied 0.02565349978957533
reduces/applied 0.02452800871220185
speed/assignment 0.017096639296778543
today/closure 0.014017506478720127
operation/usage 0.014017506478720127
guarantees/frames 0.014017506478720127
variability/evaluated 0.010514005734226216
kind/caches 0.010514005734226216
4/5
delay/sources 0.047008280155926195
memory/characterized 0.04204551243467138
code/elements 0.03153501020118966
scheme/instruction 0.028031509456695754
reduces/coding 0.02452800871220185
exploration/supply 0.007010504989732309
exploited/supply 0.003507004245238401
clustering/optimization 1.2604069492524057E-4
clustering/turn 1.2604069492524057E-4
clustering/decomposition 1.2604069492524057E-4
4/6
delay/scenarios 0.03854201169017748
resource/drivers 0.03503851094568357
clustering/expansion 0.03121515843552127
scheme/account 0.028031509456695754
reduces/technology 0.02452800871220185
software/memory 0.023515886274903607
software/working 0.023515886274903607
memory/domains 0.018457567169778602
memory/ownership 0.018457567169778602
memory/impact 0.018457567169778602
4/7
clustering/decomposition 0.055554463258539806
resource/attributes 0.04273518860461939
memory/flow 0.04204551243467138
generated/synthesis 0.04204551243467138
software/consists 0.03854201169017748
reduces/generated 0.02452800871220185
delay/inter 0.023515886274903607
delay/turn 0.023515886274903607
analysis/function 0.02003272024743287
scheme/patterns 0.017103045730888444
4/8
clustering/turn 0.04554901317916529
memory/issue 0.04204551243467138
generated/captures 0.04204551243467138
today/enabling 0.014017506478720127
industry/timing 0.014017506478720127
operation/verification 0.014017506478720127
usage/methodologies 0.007010504989732309
calibration/methodologies 0.003507004245238401
software/core 1.0665131027402288E-4
delay/optimization 1.0665131027402288E-4
4/9
memory/map 0.051281371707233
software/layout 0.03854201169017748
code/structures 0.03846209705331258
resource/memory 0.03503851094568357
generated/conflict 0.02565349978957533
generated/trace 0.02565349978957533
reduces/fpgas 0.02452800871220185
clustering/synthesis 0.019995569600390936
clustering/coupled 0.019995569600390936
clustering/node 0.019995569600390936
5/0
mapping/partitioning 0.05866101438505409
management/migrating 0.05084006719685942
trace/extension 0.03128769922637276
carlo/sources 0.011735331255886097
registers/generation 0.011735331255886097
mpeg/extension 0.007824857661788762
verification/flow 0.0039143840676914305
optimization/scheme 9.739842540474693E-5
optimization/improvement 9.739842540474693E-5
optimization/faults 9.739842540474693E-5
5/1
mapping/reduction 0.05866101438505409
optimization/clustered 0.035198172820470094
coupled/results 0.027377225632275428
constraint/situations 0.01564580484998343
instance/orders 0.014317920834210029
noise/operation 0.014317920834210029
instance/force 0.014317920834210029
noise/inter 0.014317920834210029
carlo/delay 0.014313153756317346
measurements/flow 0.007824857661788762
5/2
mapping/voltage 0.0715466909358602
management/power 0.044614284742279624
optimization/node 0.035198172820470094
trace/information 0.027456264304513447
management/presence 0.02231829036832679
noise/usage 0.014317920834210029
noise/calibration 0.014317920834210029
trace/times 0.013734992788014972
creation/supply 0.007824857661788762
measurements/integrity 0.007824857661788762
5/3
optimization/prediction 0.035198172820470094
management/sources 0.031019378231222222
management/state 0.031019378231222222
coupled/development 0.027377225632275428
trace/creation 0.01908976580478494
trace/filter 0.01908976580478494
cells/policies 0.01564580484998343
developing/order 0.01564580484998343
analysis/dimension 0.015444792525791373
instance/tests 0.014317920834210029
5/4
management/market 0.05084006719685942
optimization/expansion 0.035198172820470094
coupled/improvement 0.027377225632275428
mapping/speed 0.025751609400451517
mapping/path 0.025751609400451517
mapping/parallel 0.025751609400451517
instance/implementation 0.023466752038178097
named/circuit 0.011735331255886097
partition/specification 0.009543692324688772
designers/code 0.008585014239827882
5/5
trace/demonstrated 0.03128769922637276
costs/chip 0.03128769922637276
routing/role 0.027377225632275428
noise/verification 0.023466752038178097
instance/magnitude 0.023466752038178097
management/energy 0.02231829036832679
management/hybrid 0.02231829036832679
management/reducing 0.02231829036832679
optimization/scheme 0.021475688290072396
optimization/efficiency 0.021475688290072396
5/6
mapping/power 0.05866101438505409
coupled/efforts 0.027377225632275428
routing/planning 0.027377225632275428
planning/yield 0.013729847954300501
track/optimization 0.011735331255886097
planning/defects 0.006868354723765518
complexity/timing 0.0039143840676914305
management/variations 1.4068180520910063E-4
management/approaches 1.4068180520910063E-4
management/migrating 1.4068180520910063E-4
5/7
optimization/decomposition 0.035198172820470094
developing/parameter 0.01908261518794592
coupled/designs 0.016703843319497483
coupled/expansion 0.016703843319497483
named/expansion 0.014313153756317346
costs/driven 0.013734992788014972
costs/computing 0.013734992788014972
costs/designs 0.013734992788014972
methodology/routing 0.011735331255886097
configuration/chip 0.0039143840676914305
5/8
management/power 0.044614284742279624
mapping/assignment 0.04020093368028071
trace/scheme 0.03128769922637276
costs/platform 0.03128769922637276
coupled/computing 0.027377225632275428
management/consumption 0.02231829036832679
optimization/considers 0.021475688290072396
optimization/aimed 0.021475688290072396
mapping/link 0.020110512050955015
mapping/allocation 0.020110512050955015
5/9
mapping/code 0.025751609400451517
mapping/processing 0.025751609400451517
mapping/routing 0.025751609400451517
noise/methodologies 0.023466752038178097
exceptions/constraints 0.020099797873697863
designers/parallel 0.019556278444080765
test/exceptions 0.01908261518794592
constraint/resources 0.01564580484998343
maintained/power 0.011735331255886097
methodology/phase 0.011735331255886097
6/0
models/intervals 0.06295638932925232
power/designing 0.0432837472039938
hardware/challenges 0.02400839274426681
hardware/analysis 0.02400839274426681
level/designers 0.019676576653683574
patterns/compression 0.019207194315256353
patterns/coding 0.019207194315256353
bias/blocks 0.00787299137852846
extract/tested 0.00787299137852846
resource/form 1.3065978509889438E-4
6/1
models/confidence 0.06295638932925232
patterns/applied 0.03148016192883868
power/technologies 0.026408991958772048
power/force 0.026408991958772048
resource/rtl 0.022501047972632377
combined/leakage 0.021607793529761582
combined/offering 0.021607793529761582
parameters/power 0.01574204822863187
nature/performances 0.01574204822863187
tuning/step 0.01574204822863187
6/2
models/errors 0.06295638932925232
power/components 0.05696545591494765
resource/models 0.048530593323375004
combined/task 0.03541469035389039
hardware/attacks 0.02400839274426681
hardware/capacity 0.02400839274426681
tasks/energy 0.023998799940212846
timing/loss 0.02361110507873528
level/impacts 0.019676576653683574
patterns/timing 0.019207194315256353
6/3
models/engineers 0.07678560244817953
hardware/efforts 0.02400839274426681
hardware/models 0.02400839274426681
level/enabling 0.019676576653683574
resource/form 1.3065978509889438E-4
resource/impact 1.3065978509889438E-4
resource/attributes 1.3065978509889438E-4
resource/level 1.3065978509889438E-4
resource/rtl 1.3065978509889438E-4
resource/address 1.3065978509889438E-4
6/4
models/design 0.07678560244817953
hardware/bandwidth 0.03934921877894209
variation/design 0.03538511445929611
patterns/failures 0.03148016192883868
timing/dimension 0.02879760016820982
level/reference 0.023998799940212846
combined/processors 0.021607793529761582
combined/step 0.021607793529761582
constraints/test 0.019676576653683574
making/effects 0.01574204822863187
6/5
models/level 0.07678560244817953
combined/runtime 0.03541469035389039
patterns/yield 0.03148016192883868
requires/leakage 0.011807519803580165
achieves/performs 0.011807519803580165
tuning/reduction 0.009604797457235428
nature/optimization 0.009604797457235428
nature/chip 0.009604797457235428
tuning/achieves 0.009604797457235428
spread/routing 0.003938462953476755
6/6
power/approaches 0.0432837472039938
hardware/posed 0.03934921877894209
variation/tested 0.03148016192883868
patterns/loss 0.03148016192883868
timing/generation 0.02361110507873528
responses/timing 0.01919999971221588
making/power 0.01574204822863187
constraints/responses 0.01200539667174066
constraints/failures 0.01200539667174066
tasks/reduction 0.01200539667174066
6/7
power/loop 0.0432837472039938
models/flow 0.0384119880312982
models/interface 0.0384119880312982
variation/phase 0.03148016192883868
making/defect 0.01574204822863187
attack/observation 0.011807519803580165
potential/bandwidth 0.00787299137852846
observing/consumption 0.00787299137852846
combines/transmission 0.003938462953476755
loss/defect 0.003938462953476755
6/8
models/task 0.06295638932925232
power/video 0.05279160130819467
hardware/lack 0.03934921877894209
combined/optimized 0.03541469035389039
variation/methodology 0.03148016192883868
resource/emulation 0.028809591173277273
resource/estimation 0.028809591173277273
tasks/partition 0.019676576653683574
making/induced 0.01574204822863187
timing/resources 0.014405995886245892
6/9
models/development 0.08626762590102556
power/basis 0.0432837472039938
hardware/development 0.03934921877894209
combined/efficiency 0.021607793529761582
combined/power 0.021607793529761582
nature/minimization 0.01574204822863187
requires/optimization 0.011807519803580165
workload/reduction 0.00787299137852846
development/models 0.003938462953476755
resource/form 1.3065978509889438E-4
7/0
access/level 0.02441997720975192
attributes/models 0.021429551074691584
constrained/device 0.021367861572987524
form/transistor 0.018623932271475362
form/contention 0.018623932271475362
applications/address 0.018616490884836218
impact/values 0.016761725265028473
impact/enabling 0.016761725265028473
elements/making 0.015263630299458736
control/space 0.01489951825858158
7/1
years/chip 0.027472092846516312
timing/scalability 0.02441997720975192
constrained/address 0.021367861572987524
path/partitioning 0.018623932271475362
path/speed 0.018623932271475362
goal/multiprocessors 0.01831574593622313
delay/involved 0.01831574593622313
capability/delay 0.015263630299458736
code/minimizing 0.01489951825858158
code/chip 0.01489951825858158
7/2
form/memory 0.030524208483280704
timing/test 0.029784151883538206
impact/deriving 0.027472092846516312
years/multiprocessors 0.027472092846516312
consists/extensions 0.021367861572987524
variation/maintaining 0.021367861572987524
elements/memory 0.015263630299458736
multiprocessors/minimizing 0.015263630299458736
applications/form 0.015263630299458736
code/issue 0.01489951825858158
7/3
path/chips 0.030524208483280704
capability/involved 0.015263630299458736
variation/built 0.01303731125213469
variation/path 0.01303731125213469
limitations/variation 0.012211514662694344
approaches/goal 0.012211514662694344
goal/deriving 0.011175104245687798
goal/policies 0.011175104245687798
observation/research 0.009159399025929946
delay/vectors 0.008040432648019413
7/4
code/parallel 0.03213897190162391
path/tested 0.030524208483280704
access/simulation 0.029784151883538206
timing/profiles 0.02441997720975192
variables/verification 0.022339044551070213
consists/memory 0.021367861572987524
variation/usage 0.021367861572987524
form/rtl 0.018623932271475362
form/attributes 0.018623932271475362
impact/increase 0.016761725265028473
7/5
path/voltage 0.03722925921600619
years/cad 0.0335067055497722
timing/reduction 0.029784151883538206
applications/increase 0.015263630299458736
feasibility/speed 0.015263630299458736
consists/software 0.01303731125213469
consists/applications 0.01303731125213469
areas/compilers 0.006107283389165553
precision/tracing 0.003055167752401158
form/transistor 8.44648913499497E-5
7/6
form/access 0.030524208483280704
years/compiler 0.027472092846516312
goal/power 0.01831574593622313
multiprocessors/attention 0.015263630299458736
feasibility/development 0.015263630299458736
variation/operation 0.01303731125213469
variation/inter 0.01303731125213469
node/improvement 0.011175104245687798
node/coupled 0.011175104245687798
focused/test 0.009312897239240905
7/7
path/assignment 0.03722925921600619
years/management 0.027472092846516312
impact/abstraction 0.027472092846516312
attributes/contention 0.025098671375528857
code/processing 0.02441997720975192
timing/involved 0.02441997720975192
consists/working 0.021367861572987524
multiprocessors/making 0.015263630299458736
applications/impact 0.015263630299458736
capability/operations 0.015263630299458736
7/8
path/vectors 0.030524208483280704
form/models 0.030524208483280704
impact/test 0.027472092846516312
years/manufacturing 0.027472092846516312
timing/sources 0.02441997720975192
node/decomposition 0.01831574593622313
focused/logic 0.013394473806340785
limitations/delay 0.012211514662694344
capability/scalability 0.009312897239240905
capability/variation 0.009312897239240905
7/9
path/allocation 0.030524208483280704
attributes/level 0.02441997720975192
variation/verification 0.021367861572987524
impact/designers 0.016761725265028473
impact/models 0.016761725265028473
elements/shared 0.015263630299458736
feasibility/switching 0.015263630299458736
access/intervals 0.010720130247759259
access/confidence 0.010720130247759259
access/errors 0.010720130247759259
8/0
management/leakage 0.021910699479638047
variations/values 0.02172279494097944
variations/policies 0.02172279494097944
execution/variations 0.019172204356573675
circuit/decomposition 0.016831616799777842
circuit/scenarios 0.016831616799777842
circuit/improvement 0.016831616799777842
respect/schemes 0.010956718987380556
monte/delay 0.010023466675880575
monitoring/designs 0.009618581959504503
8/1
test/integrity 0.05010397321055798
design/bias 0.03560317509495991
circuit/results 0.023393650639847177
architectures/exploration 0.023393650639847177
circuit/scales 0.023393650639847177
architectures/design 0.023393650639847177
concepts/cache 0.01369521411044493
monitoring/mode 0.01336851644664076
monitoring/power 0.01336851644664076
partition/energy 0.010956718987380556
8/2
test/violations 0.04108016534108865
architectures/account 0.03834167021802429
design/loop 0.02172279494097944
design/body 0.02172279494097944
flow/domains 0.019172204356573675
execution/device 0.019172204356573675
circuit/inter 0.016831616799777842
circuit/methodology 0.016831616799777842
circuit/maintaining 0.016831616799777842
variations/resources 0.015629444326398952
8/3
design/task 0.04342388878811175
architectures/cad 0.023393650639847177
circuit/expansion 0.023393650639847177
architectures/science 0.023393650639847177
circuit/coupled 0.023393650639847177
analysis/parameter 0.023089128931654282
variations/techniques 0.02172279494097944
variations/growing 0.02172279494097944
architecture/specification 0.016433709233509303
optimization/coupled 0.01369521411044493
8/4
test/architecture 0.042221889115303106
circuit/characterization 0.03834167021802429
variations/management 0.03560317509495991
design/motion 0.03560317509495991
flow/architectures 0.019172204356573675
architecture/faults 0.016433709233509303
test/neglected 0.014083342553954818
management/approaches 0.01336851644664076
management/impact 0.01336851644664076
architectures/fields 0.01314451563881884
8/5
design/resources 0.04342388878811175
circuit/body 0.03834167021802429
variations/design 0.03560317509495991
architectures/depends 0.023393650639847177
architectures/programming 0.023393650639847177
monitoring/key 0.021910699479638047
flow/h 0.019172204356573675
partition/structures 0.013363508887103694
utilizing/circuit 0.006685093651169814
utilizing/body 0.006685093651169814
8/6
test/presence 0.05010397321055798
circuit/identification 0.03834167021802429
architectures/abstraction 0.03834167021802429
variations/maintained 0.03560317509495991
analysis/instruction 0.016433709233509303
design/vr 0.015629444326398952
design/situations 0.015629444326398952
design/allowing 0.015629444326398952
shared/models 0.010956718987380556
concepts/function 0.00835594935003755
8/7
test/optimization 0.042221889115303106
circuit/analysis 0.03834167021802429
architectures/manufacturing 0.03834167021802429
management/ic 0.021910699479638047
flow/ic 0.019172204356573675
architecture/optimization 0.01689044440910166
test/si 0.014083342553954818
growing/techniques 0.01369521411044493
shared/attributes 0.010956718987380556
impact/tests 0.010956718987380556
8/8
test/constraints 0.05010397321055798
architectures/allowing 0.03834167021802429
variations/achieving 0.02172279494097944
design/h 0.02172279494097944
design/jpeg 0.02172279494097944
variations/devices 0.02172279494097944
concepts/analysis 0.016703551098326812
multimedia/motion 0.008218223864316183
presence/boolean 0.0054797287412518105
similarity/path 0.0054797287412518105
8/9
variations/making 0.03560317509495991
management/variations 0.030023704441718157
flow/parameter 0.019172204356573675
shared/making 0.010956718987380556
impact/management 0.010956718987380556
respect/management 0.010956718987380556
emerging/changes 0.008218223864316183
metrics/approaches 0.008218223864316183
designed/induced 0.007211835069742967
designed/loss 0.00360771959261005
9/0
power/traces 0.028967804765653016
power/key 0.028967804765653016
key/power 0.0237402756660945
implementation/goals 0.02077311210327804
chip/issue 0.01780594854046158
attacks/consumption 0.01629518221958895
attacks/implementation 0.01629518221958895
minimizing/cores 0.01483878497764512
implementations/synthesis 0.014484807570151225
implementations/generated 0.014484807570151225
9/1
power/implementation 0.047477584168626186
key/variations 0.0237402756660945
runtime/techniques 0.01780594854046158
attacks/mode 0.01629518221958895
attacks/device 0.01629518221958895
scalability/involved 0.01483878497764512
implementations/models 0.014484807570151225
implementations/verified 0.014484807570151225
implementation/vulnerabilities 0.012674432920713503
implementation/consumption 0.012674432920713503
9/2
power/source 0.047477584168626186
strategy/memory 0.02077311210327804
characterization/equation 0.019915931518464394
characterization/times 0.019915931518464394
cache/function 0.01483878497764512
efficiency/minimizing 0.014484807570151225
efficiency/account 0.014484807570151225
view/flows 0.012674432920713503
view/enabling 0.012674432920713503
consideration/length 0.011871621414828658
9/3
key/implementation 0.0237402756660945
implementations/transformations 0.0237402756660945
implementation/tests 0.02077311210327804
view/closure 0.02077311210327804
characterization/reduction 0.019915931518464394
characterization/core 0.019915931518464394
introduces/strategies 0.011871621414828658
increases/curve 0.008904457852012196
observed/achieved 0.008904457852012196
matrix/tracing 0.008904457852012196
9/4
power/instance 0.020842193330687233
power/execution 0.020842193330687233
power/tests 0.020842193330687233
view/characterization 0.02077311210327804
implementation/orders 0.02077311210327804
characterization/industry 0.019915931518464394
characterization/represents 0.019915931518464394
cache/analysis 0.018098322604693257
attacks/execution 0.01629518221958895
attacks/variations 0.01629518221958895
9/5
characterization/component 0.032641766354543876
key/force 0.0237402756660945
efficiency/timing 0.0237402756660945
implementations/source 0.0237402756660945
implementation/force 0.02077311210327804
view/timing 0.02077311210327804
chip/requires 0.01780594854046158
attacks/operation 0.01629518221958895
attacks/power 0.01629518221958895
scalability/sources 0.01483878497764512
9/6
power/sources 0.05790667066540628
efficiency/policies 0.0237402756660945
strategy/requirements 0.02077311210327804
minimizing/requirements 0.018098322604693257
goal/parallelization 0.01780594854046158
implementations/supported 0.014484807570151225
implementations/reference 0.014484807570151225
policy/scheme 0.011871621414828658
difference/reduction 0.009119192269741973
difference/energy 0.009119192269741973
9/7
power/mapping 0.05790667066540628
efficiency/leakage 0.028955144803069533
attacks/hardware 0.02670743922891096
key/execution 0.0237402756660945
energy/respect 0.02171726333748535
implementation/power 0.02077311210327804
minimizing/issue 0.01483878497764512
difference/tasks 0.012674432920713503
difference/described 0.012674432920713503
introduces/attack 0.011871621414828658
9/8
power/policies 0.062484937248144246
chip/optimization 0.01780594854046158
minimizing/utilizing 0.01483878497764512
efficiency/yield 0.014484807570151225
efficiency/developing 0.014484807570151225
difference/partition 0.012674432920713503
view/industry 0.012674432920713503
view/today 0.012674432920713503
difference/workload 0.012674432920713503
runtime/power 0.012202580604742587
9/9
power/account 0.05790667066540628
key/consumption 0.0237402756660945
energy/variations 0.02171726333748535
goal/variations 0.01780594854046158
chip/role 0.01780594854046158
runtime/analysis 0.01780594854046158
policy/variations 0.011871621414828658
dimensions/devices 0.008904457852012196
chips/making 0.008904457852012196
observed/addressed 0.008904457852012196
