AArch64 RW+RW+FW+fri+po+dmb.sy
"Fri Rfe PodRW Iffe DMB.SYdRW Rfe"
Cycle=Rfe Fri Rfe PodRW Iffe DMB.SYdRW
Relax=Iffe
Safe=Rfe Fri PodRW DMB.SYdRW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Iff Rf
Orig=Fri Rfe PodRW Iffe DMB.SYdRW Rfe
{
0:X1=x; 0:X2=0x2;
1:X1=x; 1:X2=0x14000001; 1:X3=P2:Lself02;
2:X1=0x1; 2:X2=x;
}
 P0          | P1          | P2          ;
 LDR W0,[X1] | LDR W0,[X1] | Lself02:    ;
 STR W2,[X1] | STR W2,[X3] | B L00       ;
             |             | MOV W0,#2   ;
             |             | B L01       ;
             |             | L00:        ;
             |             | MOV W0,#1   ;
             |             | L01:        ;
             |             | DMB SY      ;
             |             | STR W1,[X2] ;
exists
(x=0x2 /\ 0:X0=0x1 /\ 1:X0=0x2 /\ 2:X0=0x2)
