devHSSTLP_LANE0 : device HSSTLP
{
    parameter
    (
        config string CP_GRSN_DIS = "FALSE",
        config string CP_HSST_EN = "TRUE",
        config string CP_CFG_RSTN_0 = "TRUE",
        config int CP_LANE0_PCS_SLAVE = 0,
        config int CP_LANE0_MUX_BIAS = 2,
        config int CP_LANE0_PD_CLK = 0,
        config int CP_LANE0_REG_SYNC = 0,
        config int CP_LANE0_REG_SYNC_OW = 0,
        config int CP_LANE0_PLL_LOCK_OW = 0,
        config int CP_LANE0_PLL_LOCK_OW_EN = 0,
        config string CP_LANE0_PCS_BYPASS_WORD_ALIGN = "FALSE",
        config string CP_LANE0_PCS_BYPASS_DENC = "FALSE",
        config string CP_LANE0_PCS_BYPASS_BONDING = "FALSE",
        config string CP_LANE0_PCS_BYPASS_CTC = "FALSE",
        config string CP_LANE0_PCS_BYPASS_GEAR = "FALSE",
        config string CP_LANE0_PCS_BYPASS_BRIDGE = "FALSE",
        config string CP_LANE0_PCS_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_LANE0_PCS_DATA_MODE = "X8",
        config string CP_LANE0_PCS_RX_POLARITY_INV = "DELAY",
        config string CP_LANE0_PCS_ALIGN_MODE = "1GB",
        config string CP_LANE0_PCS_SAMP_16B = "X20",
        config string CP_LANE0_PCS_FARLP_PWR_REDUCTION = "FALSE",
        config int CP_LANE0_PCS_COMMA_REG0 = 0,
        config int CP_LANE0_PCS_COMMA_MASK = 0,
        config string CP_LANE0_PCS_CEB_MODE = "10GB",
        config string CP_LANE0_PCS_CTC_MODE = "1SKIP",
        config int CP_LANE0_PCS_A_REG = 0,
        config string CP_LANE0_PCS_GE_AUTO_EN = "FALSE",
        config int CP_LANE0_PCS_SKIP_REG0 = 0,
        config int CP_LANE0_PCS_SKIP_REG1 = 0,
        config int CP_LANE0_PCS_SKIP_REG2 = 0,
        config int CP_LANE0_PCS_SKIP_REG3 = 0,
        config string CP_LANE0_PCS_DEC_DUAL = "FALSE",
        config string CP_LANE0_PCS_SPLIT = "FALSE",
        config string CP_LANE0_PCS_FIFOFLAG_CTC = "FALSE",
        config string CP_LANE0_PCS_COMMA_DET_MODE = "COMMA_PATTERN",
        config string CP_LANE0_PCS_ERRDETECT_SILENCE = "FALSE",
        config string CP_LANE0_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        config string CP_LANE0_PCS_PCS_RCLK_SEL = "PMA_RCLK",
        config string CP_LANE0_PCS_CB_RCLK_SEL = "PMA_RCLK",
        config string CP_LANE0_PCS_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        config string CP_LANE0_PCS_RCLK_POLINV = "RCLK",
        config string CP_LANE0_PCS_BRIDGE_RCLK_SEL = "PMA_RCLK",
        config string CP_LANE0_PCS_PCS_RCLK_EN = "FALSE",
        config string CP_LANE0_PCS_CB_RCLK_EN = "FALSE",
        config string CP_LANE0_PCS_AFTER_CTC_RCLK_EN = "FALSE",
        config string CP_LANE0_PCS_AFTER_CTC_RCLK_EN_GB = "FALSE",
        config string CP_LANE0_PCS_PCS_RX_RSTN = "FALSE",
        config string CP_LANE0_PCS_PCIE_SLAVE = "MASTER",
        config string CP_LANE0_PCS_RX_64B66B_67B = "NORMAL",
        config string CP_LANE0_PCS_RX_BRIDGE_CLK_POLINV = "RX_BRIDGE_CLK",
        config string CP_LANE0_PCS_PCS_CB_RSTN = "FALSE",
        config string CP_LANE0_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_GEAR = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_ENC = "FALSE",
        config string CP_LANE0_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        config string CP_LANE0_PCS_TX_GEAR_SPLIT = "FALSE",
        config string CP_LANE0_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        config int CP_LANE0_PCS_TX_BIT_SLIP_CYCLES = 0,
        config string CP_LANE0_PCS_INT_TX_MASK_0 = "FALSE",
        config string CP_LANE0_PCS_INT_TX_MASK_1 = "FALSE",
        config string CP_LANE0_PCS_INT_TX_MASK_2 = "FALSE",
        config string CP_LANE0_PCS_INT_TX_CLR_0 = "FALSE",
        config string CP_LANE0_PCS_INT_TX_CLR_1 = "FALSE",
        config string CP_LANE0_PCS_INT_TX_CLR_2 = "FALSE",
        config string CP_LANE0_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        config string CP_LANE0_PCS_TX_PCS_CLK_EN_SEL = "FALSE",
        config string CP_LANE0_PCS_TX_BRIDGE_TCLK_SEL = "TCLK",
        config string CP_LANE0_PCS_TX_TCLK_POLINV = "TCLK",
        config string CP_LANE0_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE0_PCS_TX_PCS_TX_RSTN = "FALSE",
        config string CP_LANE0_PCS_TX_SLAVE = "MASTER",
        config string CP_LANE0_PCS_TX_GEAR_CLK_EN_SEL = "FALSE",
        config string CP_LANE0_PCS_DATA_WIDTH_MODE = "X20",
        config string CP_LANE0_PCS_TX_64B66B_67B = "NORMAL",
        config string CP_LANE0_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        config string CP_LANE0_PCS_TX_TCLK2FABRIC_SEL = "FALSE",
        config string CP_LANE0_PCS_TX_OUTZZ = "FALSE",
        config string CP_LANE0_PCS_ENC_DUAL = "FALSE",
        config string CP_LANE0_PCS_TX_BITSLIP_DATA_MODE = "X10",
        config string CP_LANE0_PCS_TX_BRIDGE_CLK_POLINV = "TX_BRIDGE_CLK",
        config int CP_LANE0_PCS_COMMA_REG1 = 0,
        config int CP_LANE0_PCS_RAPID_IMAX = 0,
        config int CP_LANE0_PCS_RAPID_VMIN_1 = 0,
        config int CP_LANE0_PCS_RAPID_VMIN_2 = 0,
        config string CP_LANE0_PCS_RX_PRBS_MODE = "DISABLE",
        config string CP_LANE0_PCS_RX_ERRCNT_CLR = "FALSE",
        config string CP_LANE0_PCS_PRBS_ERR_LPBK = "FALSE",
        config string CP_LANE0_PCS_TX_PRBS_MODE = "DISABLE",
        config string CP_LANE0_PCS_TX_INSERT_ER = "FALSE",
        config string CP_LANE0_PCS_ENABLE_PRBS_GEN = "FALSE",
        config int CP_LANE0_PCS_DEFAULT_RADDR = 0,
        config int CP_LANE0_PCS_MASTER_CHECK_OFFSET = 0,
        config int CP_LANE0_PCS_DELAY_SET = 0,
        config string CP_LANE0_PCS_SEACH_OFFSET = "20BIT",
        config int CP_LANE0_PCS_CEB_RAPIDLS_MMAX = 0,
        config int CP_LANE0_PCS_CTC_AFULL = 0,
        config int CP_LANE0_PCS_CTC_AEMPTY = 0,
        config int CP_LANE0_PCS_CTC_CONTI_SKP_SET = 0,
        config string CP_LANE0_PCS_FAR_LOOP = "FALSE",
        config string CP_LANE0_PCS_NEAR_LOOP = "FALSE",
        config string CP_LANE0_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        config string CP_LANE0_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        config string CP_LANE0_PCS_PMA_RX2TX_PLOOP_EN = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_0 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_1 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_2 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_3 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_4 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_5 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_6 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_MASK_7 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_0 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_1 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_2 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_3 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_4 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_5 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_6 = "FALSE",
        config string CP_LANE0_PCS_INT_RX_CLR_7 = "FALSE",
        config string CP_LANE0_PCS_CA_RSTN_RX = "FALSE",
        config string CP_LANE0_PCS_CA_DYN_DLY_EN_RX = "FALSE",
        config string CP_LANE0_PCS_CA_DYN_DLY_SEL_RX = "FALSE",
        config int CP_LANE0_PCS_CA_RX = 0,
        config string CP_LANE0_PCS_CA_RSTN_TX = "FALSE",
        config string CP_LANE0_PCS_CA_DYN_DLY_EN_TX = "FALSE",
        config string CP_LANE0_PCS_CA_DYN_DLY_SEL_TX = "FALSE",
        config int CP_LANE0_PCS_CA_TX = 0,
        config string CP_LANE0_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXCB_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXCTC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_LANE0_PMA_REG_RX_PD = "ON",
        config string CP_LANE0_PMA_REG_RX_PD_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RESERVED_2 = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RESERVED_3 = "FALSE",
        config string CP_LANE0_PMA_REG_RX_DATAPATH_PD = "ON",
        config string CP_LANE0_PMA_REG_RX_DATAPATH_PD_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_PD = "ON",
        config string CP_LANE0_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_DCC_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_DCC_RST_N_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_CDR_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_CDR_RST_N_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RXPCLK_SLIP = "FALSE",
        config string CP_LANE0_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PCLKSWITCH = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PCLKSWITCH_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_HIGHZ = "FALSE",
        config string CP_LANE0_PMA_REG_RX_HIGHZ_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PD_BIAS_RX = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PD_BIAS_RX_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RESET_N = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RESET_N_OW = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RESERVED_29_28 = 0,
        config string CP_LANE0_PMA_REG_RX_BUSWIDTH = "8BIT",
        config string CP_LANE0_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RATE = "DIV8",
        config string CP_LANE0_PMA_REG_RX_RESERVED_36 = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RATE_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RES_TRIM = 4,
        config string CP_LANE0_PMA_REG_RX_RESERVED_44 = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RESERVED_45 = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RESERVED_48_47 = 0,
        config int CP_LANE0_PMA_REG_RX_ICTRL_SIGDET = 0,
        config int CP_LANE0_PMA_REG_CDR_READY_THD = 1367,
        config string CP_LANE0_PMA_REG_RX_RESERVED_65 = "FALSE",
        config string CP_LANE0_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        config int CP_LANE0_PMA_REG_RX_PIBUF_IC = 2,
        config string CP_LANE0_PMA_REG_RX_RESERVED_69 = "FALSE",
        config int CP_LANE0_PMA_REG_RX_DCC_IC_RX = 0,
        config int CP_LANE0_PMA_REG_CDR_READY_CHECK_CTRL = 3,
        config string CP_LANE0_PMA_REG_RX_ICTRL_TRX = "87_5PCT",
        config int CP_LANE0_PMA_REG_RX_RESERVED_77_76 = 0,
        config int CP_LANE0_PMA_REG_RX_RESERVED_79_78 = 1,
        config int CP_LANE0_PMA_REG_RX_RESERVED_81_80 = 1,
        config string CP_LANE0_PMA_REG_RX_ICTRL_PIBUF = "87_5PCT",
        config string CP_LANE0_PMA_REG_RX_ICTRL_PI = "87_5PCT",
        config string CP_LANE0_PMA_REG_RX_ICTRL_DCC = "87_5PCT",
        config int CP_LANE0_PMA_REG_RX_RESERVED_89_88 = 1,
        config string CP_LANE0_PMA_REG_TX_RATE = "DIV8",
        config string CP_LANE0_PMA_REG_RX_RESERVED_92 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RATE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TXCLK_SEL = "PLL",
        config string CP_LANE0_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        config string CP_LANE0_PMA_REG_RX_ERR_INSERT = "FALSE",
        config string CP_LANE0_PMA_REG_UDP_CHK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_PRBS_SEL = "PRBS7",
        config string CP_LANE0_PMA_REG_PRBS_CHK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_PRBS_CHK_WIDTH_SEL = "8BIT",
        config string CP_LANE0_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        config string CP_LANE0_PMA_REG_LOAD_ERR_CNT = "FALSE",
        config string CP_LANE0_PMA_REG_CHK_COUNTER_EN = "FALSE",
        config int CP_LANE0_PMA_REG_CDR_PROP_GAIN = 7,
        config int CP_LANE0_PMA_REG_CDR_PROP_TURBO_GAIN = 0,
        config int CP_LANE0_PMA_REG_CDR_INT_GAIN = 7,
        config int CP_LANE0_PMA_REG_CDR_INT_TURBO_GAIN = 0,
        config int CP_LANE0_PMA_REG_CDR_INT_SAT_MAX = 0,
        config int CP_LANE0_PMA_REG_CDR_INT_SAT_MIN = 0,
        config string CP_LANE0_PMA_REG_CDR_INT_RST = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_INT_RST_OW = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_PROP_RST = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_PROP_RST_OW = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_LOCK_RST = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_LOCK_RST_OW = "FALSE",
        config int CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_SEL = 0,
        config int CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_D = 0,
        config string CP_LANE0_PMA_REG_CDR_LOCK_TIMER = "0_8U",
        config int CP_LANE0_PMA_REG_CDR_TURBO_MODE_TIMER = 0,
        config string CP_LANE0_PMA_REG_CDR_LOCK_VAL = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_LOCK_OW = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_INT_SAT_DET_EN = "TRUE",
        config string CP_LANE0_PMA_REG_CDR_SAT_AUTO_DIS = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_GAIN_AUTO = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_TURBO_GAIN_AUTO = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RESERVED_171_167 = 0,
        config int CP_LANE0_PMA_REG_RX_RESERVED_175_172 = 0,
        config string CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_PI_CTRL_RST = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_PI_CTRL_RST_OW = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_SAT_DET_RST = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_SAT_DET_RST_OW = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST_OW = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        config int CP_LANE0_PMA_REG_CDR_SAT_DET_TIMER = 0,
        config string CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_OW = "FALSE",
        config string CP_LANE0_PMA_REG_CDR_TURBO_MODE_EN = "TRUE",
        config string CP_LANE0_PMA_REG_RX_RESERVED_190 = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RESERVED_193_191 = 0,
        config string CP_LANE0_PMA_REG_CDR_STATUS_FIFO_EN = "TRUE",
        config int CP_LANE0_PMA_REG_PMA_TEST_SEL = 0,
        config int CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MIN = 0,
        config int CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MAX = 0,
        config int CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MIN = 0,
        config int CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MAX = 0,
        config int CP_LANE0_PMA_REG_RX_RESERVED_227_226 = 1,
        config int CP_LANE0_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        config int CP_LANE0_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        config string CP_LANE0_PMA_REG_RX_SYNC_RST_N_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SYNC_RST_N = "TRUE",
        config int CP_LANE0_PMA_REG_RX_RESERVED_233_232 = 0,
        config int CP_LANE0_PMA_REG_RX_RESERVED_235_234 = 0,
        config string CP_LANE0_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SATA_COMINIT = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RESERVED_241_240 = 0,
        config string CP_LANE0_PMA_REG_RX_DCC_DISABLE = "FALSE",
        config string CP_LANE0_PMA_REG_RX_RESERVED_243 = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_SLIP_SEL = 0,
        config string CP_LANE0_PMA_REG_RX_SLIP_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_STATUS_SEL = 0,
        config string CP_LANE0_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        config string CP_LANE0_PMA_REG_RX_RESERVED_254 = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        config string CP_LANE0_PMA_REG_RX_SIGDET_VTH = "25MV",
        config int CP_LANE0_PMA_REG_RX_SIGDET_GRM = 0,
        config string CP_LANE0_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        config int CP_LANE0_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 0,
        config string CP_LANE0_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 0,
        config string CP_LANE0_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        config string CP_LANE0_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        config int CP_LANE0_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 0,
        config int CP_LANE0_PMA_REG_RX_RESERVED_285_283 = 0,
        config string CP_LANE0_PMA_REG_RX_RESERVED_286 = "FALSE",
        config int CP_LANE0_PMA_REG_RX_SIGDET_IC_I = 0,
        config string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        config string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        config string CP_LANE0_PMA_REG_RX_LS_MODE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = "FALSE",
        config string CP_LANE0_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = "FALSE",
        config int CP_LANE0_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        config int CP_LANE0_PMA_REG_RX_EQ1_R_SET_FB = 0,
        config int CP_LANE0_PMA_REG_RX_EQ1_C_SET_FB = 0,
        config string CP_LANE0_PMA_REG_RX_EQ1_OFF = "FALSE",
        config int CP_LANE0_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        config int CP_LANE0_PMA_REG_RX_EQ2_R_SET_FB = 0,
        config int CP_LANE0_PMA_REG_RX_EQ2_C_SET_FB = 0,
        config string CP_LANE0_PMA_REG_RX_EQ2_OFF = "FALSE",
        config int CP_LANE0_PMA_REG_EQ_DAC = 0,
        config int CP_LANE0_PMA_REG_RX_ICTRL_EQ = 2,
        config string CP_LANE0_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        config string CP_LANE0_PMA_REG_EQ_DC_CALIB_SEL = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RESERVED_337_330 = 0,
        config int CP_LANE0_PMA_REG_RX_RESERVED_345_338 = 0,
        config int CP_LANE0_PMA_REG_RX_RESERVED_353_346 = 0,
        config int CP_LANE0_PMA_REG_RX_RESERVED_361_354 = 0,
        config int CP_LANE0_PMA_CTLE_CTRL_REG_I = 0,
        config string CP_LANE0_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        config string CP_LANE0_PMA_CTLE_REG_HOLD_I = "FALSE",
        config int CP_LANE0_PMA_CTLE_REG_INIT_DAC_I = 0,
        config string CP_LANE0_PMA_CTLE_REG_POLARITY_I = "FALSE",
        config int CP_LANE0_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        config int CP_LANE0_PMA_CTLE_REG_THRESHOLD_I = 0,
        config string CP_LANE0_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_RESERVED_393_389 = 0,
        config string CP_LANE0_PMA_CFG_RX_LANE_POWERUP = "OFF",
        config string CP_LANE0_PMA_CFG_RX_PMA_RSTN = "FALSE",
        config string CP_LANE0_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        config string CP_LANE0_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        config string CP_LANE0_PMA_CFG_CTLE_ADP_RSTN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PD = "ON",
        config string CP_LANE0_PMA_REG_TX_PD_OW = "TRUE",
        config string CP_LANE0_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        config string CP_LANE0_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        config int CP_LANE0_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RXDET_REQ = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BEACON_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_EI_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_EI_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BIT_CONV = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RES_CAL = 0,
        config string CP_LANE0_PMA_REG_TX_RESERVED_19 = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RESERVED_25_20 = 32,
        config int CP_LANE0_PMA_REG_TX_RESERVED_33_26 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_41_34 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_49_42 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_57_50 = 0,
        config string CP_LANE0_PMA_REG_TX_SYNC_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SYNC = "TRUE",
        config string CP_LANE0_PMA_REG_TX_PD_POST = "ON",
        config string CP_LANE0_PMA_REG_TX_PD_POST_OW = "TRUE",
        config string CP_LANE0_PMA_REG_TX_RESET_N_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESET_N = "TRUE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_64 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_65 = "TRUE",
        config string CP_LANE0_PMA_REG_TX_BUSWIDTH_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BUSWIDTH = "8BIT",
        config string CP_LANE0_PMA_REG_PLL_READY_OW = "FALSE",
        config string CP_LANE0_PMA_REG_PLL_READY = "TRUE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_72 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_73 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_74 = "FALSE",
        config int CP_LANE0_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_RESERVED_77 = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RESERVED_83_78 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_89_84 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_95_90 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_101_96 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_107_102 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_113_108 = 0,
        config int CP_LANE0_PMA_REG_TX_AMP_DAC0 = 25,
        config int CP_LANE0_PMA_REG_TX_AMP_DAC1 = 19,
        config int CP_LANE0_PMA_REG_TX_AMP_DAC2 = 14,
        config int CP_LANE0_PMA_REG_TX_AMP_DAC3 = 9,
        config int CP_LANE0_PMA_REG_TX_RESERVED_143_138 = 5,
        config int CP_LANE0_PMA_REG_TX_MARGIN = 0,
        config string CP_LANE0_PMA_REG_TX_MARGIN_OW = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RESERVED_149_148 = 0,
        config string CP_LANE0_PMA_REG_TX_RESERVED_150 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SWING = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SWING_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_153 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RXDET_THRESHOLD = "50MV",
        config int CP_LANE0_PMA_REG_TX_RESERVED_157_156 = 0,
        config string CP_LANE0_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RESERVED_160_159 = 0,
        config int CP_LANE0_PMA_REG_TX_RESERVED_162_161 = 0,
        config string CP_LANE0_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RXDET_STATUS = "TRUE",
        config string CP_LANE0_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = "8BIT",
        config string CP_LANE0_PMA_REG_TX_PRBS_SEL = "PRBS7",
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_7_TO_0 = 0,
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_15_TO_8 = 0,
        config int CP_LANE0_PMA_REG_TX_UDP_DATA_19_TO_16 = 0,
        config string CP_LANE0_PMA_REG_TX_RESERVED_192 = "FALSE",
        config int CP_LANE0_PMA_REG_TX_FIFO_WP_CTRL = 6,
        config string CP_LANE0_PMA_REG_TX_FIFO_EN = "FALSE",
        config int CP_LANE0_PMA_REG_TX_DATA_MUX_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_ERR_INSERT = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RESERVED_203_200 = 0,
        config string CP_LANE0_PMA_REG_TX_RESERVED_204 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_SATA_EN = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RESERVED_207_206 = 0,
        config string CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        config int CP_LANE0_PMA_REG_TX_CFG_POST1 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_POST2 = 0,
        config int CP_LANE0_PMA_REG_TX_DEEMP = 0,
        config string CP_LANE0_PMA_REG_TX_DEEMP_OW = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RESERVED_224_223 = 0,
        config string CP_LANE0_PMA_REG_TX_RESERVED_225 = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RESERVED_229_226 = 0,
        config int CP_LANE0_PMA_REG_TX_OOB_DELAY_SEL = 0,
        config string CP_LANE0_PMA_REG_TX_POLARITY = "NORMAL",
        config string CP_LANE0_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_236 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_LS_MODE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        config string CP_LANE0_PMA_REG_RX_JTAG_OE = "TRUE",
        config int CP_LANE0_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        config string CP_LANE0_PMA_REG_TX_RES_CAL_EN = "FALSE",
        config int CP_LANE0_PMA_REG_RX_TERM_MODE_CTRL = 4,
        config int CP_LANE0_PMA_REG_TX_RESERVED_251_250 = 0,
        config string CP_LANE0_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_253 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_254 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_255 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_256 = "FALSE",
        config string CP_LANE0_PMA_REG_TX_RESERVED_257 = "FALSE",
        config int CP_LANE0_PMA_REG_TX_PH_SEL = 1,
        config int CP_LANE0_PMA_REG_TX_CFG_PRE = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_MAIN = 0,
        config int CP_LANE0_PMA_REG_CFG_POST = 0,
        config string CP_LANE0_PMA_REG_PD_MAIN = "TRUE",
        config string CP_LANE0_PMA_REG_PD_PRE = "TRUE",
        config string CP_LANE0_PMA_REG_TX_LS_DATA = "FALSE",
        config int CP_LANE0_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        config int CP_LANE0_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        config string CP_LANE0_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        config int CP_LANE0_PMA_REG_TX_DCC_CUR_SS = 0,
        config string CP_LANE0_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        config string CP_LANE0_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        config int CP_LANE0_PMA_REG_ATB_SEL_2_TO_0 = 0,
        config int CP_LANE0_PMA_REG_ATB_SEL_9_TO_3 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_7_TO_0 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_15_TO_8 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_23_TO_16 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG_31_TO_24 = 0,
        config string CP_LANE0_PMA_REG_TX_OOB_EI_EN = "FALSE",
        config string CP_LANE0_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        config string CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        config string CP_LANE0_PMA_REG_TX_JTAG_DATA = "FALSE",
        config int CP_LANE0_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        config int CP_LANE0_PMA_REG_TX_CFG1_7_0 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG1_15_8 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG1_23_16 = 0,
        config int CP_LANE0_PMA_REG_TX_CFG1_31_24 = 0,
        config string CP_LANE0_PMA_REG_CFG_LANE_POWERUP = "OFF",
        config string CP_LANE0_PMA_REG_CFG_PMA_POR_N = "FALSE",
        config string CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH = "FALSE",
        config string CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_PISO = "FALSE",
        config string CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER = "FALSE",
        config string CP_LANE0_PMA_REG_CFG_TX_PMA_RSTN = "FALSE"

    );
    port
    (
        output PAD_TX_SDN0            ,           
        output PAD_TX_SDP0            ,           
        output PCS_RX_MCB_STATUS[0:0]   ,           
        output PCS_LSM_SYNCED[0:0]      ,           
        output CFG_READY_0            ,           
        output CFG_RDATA_0[7:0]            ,           
        output CFG_INT_0              ,                  
        output RDATA_0[46:0],                     
        output RCLK2FABRIC[0:0]         ,           
        output TCLK2FABRIC[0:0]         ,           
        output RX_SIGDET_STATUS_0     ,           
        output RX_SATA_COMINIT_0      ,           
        output RX_SATA_COMWAKE_0      ,           
        output RX_LS_DATA_0           ,           
        output RX_READY_0             ,           
        output TEST_STATUS_0[19:0]          ,           
        output TX_RXDET_STATUS_0      ,           
        output CA_ALIGN_RX[0:0]         ,           
        output CA_ALIGN_TX[0:0]         ,           
        //PMA_RCLK
  logic output LANE_COUT_BUS_FORWARD0   ,
  logic output LANE_COUT_BUS_FORWARD1   ,
  logic output LANE_COUT_BUS_FORWARD2   ,
  logic output LANE_COUT_BUS_FORWARD3   ,
  logic output LANE_COUT_BUS_FORWARD4   ,
  logic output LANE_COUT_BUS_FORWARD5   ,
  logic output LANE_COUT_BUS_FORWARD6   ,
  logic output LANE_COUT_BUS_FORWARD7   ,
  logic output LANE_COUT_BUS_FORWARD8   ,
  logic output LANE_COUT_BUS_FORWARD9   ,
  logic output LANE_COUT_BUS_FORWARD10   ,
  logic output LANE_COUT_BUS_FORWARD11   ,
  logic output LANE_COUT_BUS_FORWARD12   ,
  logic output LANE_COUT_BUS_FORWARD13   ,
  logic output LANE_COUT_BUS_FORWARD14   ,
  logic output LANE_COUT_BUS_FORWARD15   ,
  logic output LANE_COUT_BUS_FORWARD16   ,
  logic output LANE_COUT_BUS_FORWARD17   ,
  logic output LANE_COUT_BUS_FORWARD18   ,
  logic output APATTERN_STATUS_COUT,            
        output TXPCLK_PLL_0,
                              
        input PAD_RX_SDN0                ,       
        input PAD_RX_SDP0                ,       
        input RX0_CLK_FR_CORE            , 
        input RCLK2_0_FR_CORE            , 
        input TX0_CLK_FR_CORE            , 
        input TCLK2_0_FR_CORE            , 
        input PCS_TX_RST_0               ,       
        input PCS_RX_RST_0               ,       
        input PCS_CB_RST_0               ,       
        input RXGEAR_SLIP_0              ,       
        input CFG_CLK_0                  ,       
        input CFG_RST_0                  ,       
        input CFG_PSEL_0                 ,       
        input CFG_ENABLE_0               ,       
        input CFG_WRITE_0                ,       
        input CFG_ADDR_0[11:0]                 ,       
        input CFG_WDATA_0[7:0]                ,       
        input TDATA_0[45:0]                    ,       
        input PCS_WORD_ALIGN_EN[0:0]       ,       
        input RX_POLARITY_INVERT[0:0]      ,       
        input CEB_ADETECT_EN[0:0]          ,       
        input PCS_MCB_EXT_EN[0:0]          ,       
        input PCS_NEAREND_LOOP[0:0]        ,       
        input PCS_FAREND_LOOP[0:0]         ,       
        input PMA_NEAREND_PLOOP[0:0]       ,       
        input PMA_NEAREND_SLOOP[0:0]       ,       
        input PMA_FAREND_PLOOP[0:0]        ,       
        input LANE_PD_0                  ,       
        input LANE_RST_0                 ,       
        input RX_LANE_PD_0               ,       
        input RX_PMA_RST_0               ,       
        input CTLE_ADP_RST_0             ,       
        input TX_DEEMP_0[1:0]                 ,       
        input TX_LS_DATA_0               ,       
        input TX_BEACON_EN_0             ,       
        input TX_SWING_0                 ,       
        input TX_RXDET_REQ_0             ,       
        input TX_RATE_0[2:0]                  ,       
        input TX_BUSWIDTH_0[2:0]              ,       
        input TX_MARGIN_0[2:0]                ,       
        input TX_PMA_RST_0               ,       
        input TX_LANE_PD_CLKPATH_0       ,       
        input TX_LANE_PD_PISO_0          ,       
        input TX_LANE_PD_DRIVER_0        ,       
        input RX_RATE_0[2:0]                  ,       
        input RX_BUSWIDTH_0[2:0]              ,       
        input RX_HIGHZ_0                 ,       
        input CIM_CLK_ALIGNER_RX0[7:0]        ,       
        input CIM_CLK_ALIGNER_TX0[7:0]        ,       
        input CIM_DYN_DLY_SEL_RX0        ,       
        input CIM_DYN_DLY_SEL_TX0        ,       
        input CIM_START_ALIGN_RX0        ,       
        input CIM_START_ALIGN_TX0        ,      
        //MCB_RCLK                        
        input SYNC_CH0,                            
        input RATE_CHANGE_CH0,                     
        input PLL_LOCK_SEL_0,                             
  logic input LANE_CIN_BUS_FORWARD0 ,
  logic input LANE_CIN_BUS_FORWARD1 , 
  logic input LANE_CIN_BUS_FORWARD2 ,
  logic input LANE_CIN_BUS_FORWARD3 ,
  logic input LANE_CIN_BUS_FORWARD4 ,
  logic input LANE_CIN_BUS_FORWARD5 , 
  logic input LANE_CIN_BUS_FORWARD6 ,
  logic input LANE_CIN_BUS_FORWARD7 , 
  logic input LANE_CIN_BUS_FORWARD8 ,
  logic input LANE_CIN_BUS_FORWARD9 , 
  logic input LANE_CIN_BUS_FORWARD10 ,
  logic input LANE_CIN_BUS_FORWARD11 , 
  logic input LANE_CIN_BUS_FORWARD12 ,
  logic input LANE_CIN_BUS_FORWARD13 , 
  logic input LANE_CIN_BUS_FORWARD14 ,
  logic input LANE_CIN_BUS_FORWARD15 , 
  logic input LANE_CIN_BUS_FORWARD16 ,
  logic input LANE_CIN_BUS_FORWARD17 , 
  logic input LANE_CIN_BUS_FORWARD18 ,           
  logic input APATTERN_STATUS_CIN,                                    
        input CLK_TXP_0,
        input CLK_TXN_0,
        input CLK_RX0_0,
        input CLK_RX180_0,
        input CLK_RX90_0,
        input CLK_RX270_0,                     
        input PLL_PD_I_0,                       
        input PLL_RESET_I_0,                    
        input PLL_REFCLK_I_0,                   
        //PLL_RES_TRIM_I
 //       input TEST_RSTN ,
 //       input TEST_SI0 £¬
        input HSST_RST,
        input TEST_SE_N,
        input TEST_MODE_N,
        input FOR_PMA_TEST_MODE_N,
        input FOR_PMA_TEST_SE_N[1:0]
    );
};


structure netlist of devHSSTLP_LANE0
{
///////////mux_2to1////////
    wire ntSIG_IN0_0;
    wire ntSIG_OUT_0;
    
///////////U0_HSSTLP_LANE////////////////////////
   // wire ntPMA_RCLK_0; 
   // wire ntMCB_RCLK_0;
    wire ntAPATTERN_STATUS_CIN_0;  
    wire ntAPATTERN_MATCH_LSB_COUT_0;
    wire ntAPATTERN_MATCH_MSB_COUT_0;  
    wire ntAPATTERN_SEACHING_PROC_COUT_0; 
    wire ntRFIFO_EN_CB_COUT_0;   
    wire ntRFIFO_EN_BRIDGE_COUT_0      ;
    wire ntRFIFO_EN_AFTER_CTC_COUT_0   ;
    wire ntRFIFO_EN_AFTER_CTC_GB_COUT_0;
    wire ntCB_RCLK_EN_COUT_0           ;
    wire ntAFTER_CTC_RCLK_EN_COUT_0    ;
    wire ntAFTER_CTC_RCLK_EN_GB_COUT_0 ;
    wire ntTFIFO_EN_PCS_TX_COUT_0      ;
    wire ntTFIFO_EN_BRIDGE_COUT_0      ;
    wire ntPCS_TCLK_EN_COUT_0          ;
    wire ntGEAR_TCLK_EN_COUT_0         ;
    wire ntSKIP_ADD_MCB_COUT_0         ;
    wire ntSKIP_DEL_MCB_COUT_0         ;
    wire ntSKIP_ADD_LSB_MCB_COUT_0     ;
    wire ntSKIP_DEL_LSB_MCB_COUT_0     ;
    wire ntCTC_RD_FIFO_COUT_0          ;
    
    
    ntAPATTERN_STATUS_CIN_0       <= APATTERN_STATUS_CIN      ;
    
    LANE_COUT_BUS_FORWARD0        <= ntAPATTERN_MATCH_LSB_COUT_0  ;
    LANE_COUT_BUS_FORWARD1        <= ntAPATTERN_MATCH_MSB_COUT_0  ;
    LANE_COUT_BUS_FORWARD2        <= ntAPATTERN_SEACHING_PROC_COUT_0;
    LANE_COUT_BUS_FORWARD3        <= ntRFIFO_EN_CB_COUT_0;          
    LANE_COUT_BUS_FORWARD4        <= ntRFIFO_EN_BRIDGE_COUT_0      ;
    LANE_COUT_BUS_FORWARD5        <= ntRFIFO_EN_AFTER_CTC_COUT_0   ;
    LANE_COUT_BUS_FORWARD6        <= ntRFIFO_EN_AFTER_CTC_GB_COUT_0;
    LANE_COUT_BUS_FORWARD7        <= ntCB_RCLK_EN_COUT_0           ;
    LANE_COUT_BUS_FORWARD8        <= ntAFTER_CTC_RCLK_EN_COUT_0    ;
    LANE_COUT_BUS_FORWARD9        <= ntAFTER_CTC_RCLK_EN_GB_COUT_0 ;
    LANE_COUT_BUS_FORWARD10       <= ntTFIFO_EN_PCS_TX_COUT_0      ;
    LANE_COUT_BUS_FORWARD11       <= ntTFIFO_EN_BRIDGE_COUT_0      ;
    LANE_COUT_BUS_FORWARD12       <= ntPCS_TCLK_EN_COUT_0          ;
    LANE_COUT_BUS_FORWARD13       <= ntGEAR_TCLK_EN_COUT_0         ;
    LANE_COUT_BUS_FORWARD14       <= ntSKIP_ADD_MCB_COUT_0         ;
    LANE_COUT_BUS_FORWARD15       <= ntSKIP_DEL_MCB_COUT_0         ;
    LANE_COUT_BUS_FORWARD16       <= ntSKIP_ADD_LSB_MCB_COUT_0     ;
    LANE_COUT_BUS_FORWARD17       <= ntSKIP_DEL_LSB_MCB_COUT_0     ;
    LANE_COUT_BUS_FORWARD18       <= ntCTC_RD_FIFO_COUT_0          ;

  
   device MUX_2TO1 u4_mux_2to1
   parameter map
   (
      CP_SIG_SELECT                =>  CP_LANE0_PCS_SLAVE
   )
   port map
   (
     SIG_IN0                =>  ntSIG_IN0_0,
     SIG_OUT                =>  ntSIG_OUT_0
   ); 


   device HSSTLP_LANE U0_HSSTLP_LANE
   parameter map
   (
     CP_MUX_BIAS                                     => CP_LANE0_MUX_BIAS ,
     CP_PD_CLK                                       => CP_LANE0_PD_CLK ,
     CP_REG_SYNC                                     => CP_LANE0_REG_SYNC ,
     CP_REG_SYNC_OW                                  => CP_LANE0_REG_SYNC_OW ,
     CP_PLL_LOCK_OW                                  => CP_LANE0_PLL_LOCK_OW ,
     CP_PLL_LOCK_OW_EN                               => CP_LANE0_PLL_LOCK_OW_EN ,

     CP_PMA_REG_CDR_READY_THD                        => CP_LANE0_PMA_REG_CDR_READY_THD ,
     CP_PMA_REG_RX_RESERVED_65                       => CP_LANE0_PMA_REG_RX_RESERVED_65 ,
     CP_PMA_REG_CDR_READY_CHECK_CTRL                 => CP_LANE0_PMA_REG_CDR_READY_CHECK_CTRL ,
     CP_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL            => CP_LANE0_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL ,
     CP_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL            => CP_LANE0_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL ,
     CP_PMA_CTLE_REG_FORCE_SEL_I                     => CP_LANE0_PMA_CTLE_REG_FORCE_SEL_I ,
     CP_PMA_CTLE_REG_HOLD_I                          => CP_LANE0_PMA_CTLE_REG_HOLD_I ,
     CP_PMA_CTLE_REG_INIT_DAC_I                      => CP_LANE0_PMA_CTLE_REG_INIT_DAC_I ,
     CP_PMA_CTLE_REG_POLARITY_I                      => CP_LANE0_PMA_CTLE_REG_POLARITY_I ,
     CP_PMA_CTLE_REG_SHIFTER_GAIN_I                  => CP_LANE0_PMA_CTLE_REG_SHIFTER_GAIN_I ,
     CP_PMA_CTLE_REG_THRESHOLD_I                     => CP_LANE0_PMA_CTLE_REG_THRESHOLD_I ,
     CP_PMA_REG_RX_RES_TRIM_EN                       => CP_LANE0_PMA_REG_RX_RES_TRIM_EN ,
     CP_PMA_REG_RX_RESERVED_393_389                  => CP_LANE0_PMA_REG_RX_RESERVED_393_389 ,

     CP_PCS_SLAVE                                    => CP_LANE0_PCS_SLAVE ,
     CP_PCS_BYPASS_WORD_ALIGN                        => CP_LANE0_PCS_BYPASS_WORD_ALIGN ,          
     CP_PCS_BYPASS_DENC                              => CP_LANE0_PCS_BYPASS_DENC ,           
     CP_PCS_BYPASS_BONDING                           => CP_LANE0_PCS_BYPASS_BONDING , 
     CP_PCS_BYPASS_CTC                               => CP_LANE0_PCS_BYPASS_CTC , 
     CP_PCS_BYPASS_GEAR                              => CP_LANE0_PCS_BYPASS_GEAR , 
     CP_PCS_BYPASS_BRIDGE                            => CP_LANE0_PCS_BYPASS_BRIDGE , 
     CP_PCS_BYPASS_BRIDGE_FIFO                       => CP_LANE0_PCS_BYPASS_BRIDGE_FIFO , 
     CP_PCS_DATA_MODE                                => CP_LANE0_PCS_DATA_MODE , 
     CP_PCS_RX_POLARITY_INV                          => CP_LANE0_PCS_RX_POLARITY_INV , 
     CP_PCS_ALIGN_MODE                               => CP_LANE0_PCS_ALIGN_MODE , 
     CP_PCS_SAMP_16B                                 => CP_LANE0_PCS_SAMP_16B ,          
     CP_PCS_FARLP_PWR_REDUCTION                      => CP_LANE0_PCS_FARLP_PWR_REDUCTION ,           
     CP_PCS_COMMA_REG0                               => CP_LANE0_PCS_COMMA_REG0 , 
     CP_PCS_COMMA_MASK                               => CP_LANE0_PCS_COMMA_MASK , 
     CP_PCS_CEB_MODE                                 => CP_LANE0_PCS_CEB_MODE , 
     CP_PCS_CTC_MODE                                 => CP_LANE0_PCS_CTC_MODE , 
     CP_PCS_A_REG                                    => CP_LANE0_PCS_A_REG , 
     CP_PCS_GE_AUTO_EN                               => CP_LANE0_PCS_GE_AUTO_EN , 
     CP_PCS_SKIP_REG0                                => CP_LANE0_PCS_SKIP_REG0 , 
     CP_PCS_SKIP_REG1                                => CP_LANE0_PCS_SKIP_REG1 , 
     CP_PCS_SKIP_REG2                                => CP_LANE0_PCS_SKIP_REG2 ,          
     CP_PCS_SKIP_REG3                                => CP_LANE0_PCS_SKIP_REG3 ,           
     CP_PCS_DEC_DUAL                                 => CP_LANE0_PCS_DEC_DUAL , 
     CP_PCS_SPLIT                                    => CP_LANE0_PCS_SPLIT , 
     CP_PCS_FIFOFLAG_CTC                             => CP_LANE0_PCS_FIFOFLAG_CTC , 
     CP_PCS_COMMA_DET_MODE                           => CP_LANE0_PCS_COMMA_DET_MODE , 
     CP_PCS_ERRDETECT_SILENCE                        => CP_LANE0_PCS_ERRDETECT_SILENCE , 
     CP_PCS_PMA_RCLK_POLINV                          => CP_LANE0_PCS_PMA_RCLK_POLINV , 
     CP_PCS_PCS_RCLK_SEL                             => CP_LANE0_PCS_PCS_RCLK_SEL , 
     CP_PCS_CB_RCLK_SEL                              => CP_LANE0_PCS_CB_RCLK_SEL , 
     CP_PCS_AFTER_CTC_RCLK_SEL                       => CP_LANE0_PCS_AFTER_CTC_RCLK_SEL ,           
     CP_PCS_RCLK_POLINV                              => CP_LANE0_PCS_RCLK_POLINV , 
     CP_PCS_BRIDGE_RCLK_SEL                          => CP_LANE0_PCS_BRIDGE_RCLK_SEL , 
     CP_PCS_PCS_RCLK_EN                              => CP_LANE0_PCS_PCS_RCLK_EN ,
     CP_PCS_CB_RCLK_EN                               => CP_LANE0_PCS_CB_RCLK_EN  ,
     CP_PCS_AFTER_CTC_RCLK_EN                        => CP_LANE0_PCS_AFTER_CTC_RCLK_EN ,
     CP_PCS_AFTER_CTC_RCLK_EN_GB                     => CP_LANE0_PCS_AFTER_CTC_RCLK_EN_GB ,
     CP_PCS_PCS_RX_RSTN                              => CP_LANE0_PCS_PCS_RX_RSTN ,
     CP_PCS_PCIE_SLAVE                               => CP_LANE0_PCS_PCIE_SLAVE ,
     CP_PCS_RX_64B66B_67B                            => CP_LANE0_PCS_RX_64B66B_67B ,
     CP_PCS_RX_BRIDGE_CLK_POLINV                     => CP_LANE0_PCS_RX_BRIDGE_CLK_POLINV ,
     CP_PCS_PCS_CB_RSTN                              => CP_LANE0_PCS_PCS_CB_RSTN ,
     CP_PCS_TX_BRIDGE_GEAR_SEL                       => CP_LANE0_PCS_TX_BRIDGE_GEAR_SEL ,
     CP_PCS_TX_BYPASS_BRIDGE_UINT                    => CP_LANE0_PCS_TX_BYPASS_BRIDGE_UINT ,
     CP_PCS_TX_BYPASS_BRIDGE_FIFO                    => CP_LANE0_PCS_TX_BYPASS_BRIDGE_FIFO ,
     CP_PCS_TX_BYPASS_GEAR                           => CP_LANE0_PCS_TX_BYPASS_GEAR ,
     CP_PCS_TX_BYPASS_ENC                            => CP_LANE0_PCS_TX_BYPASS_ENC ,
     CP_PCS_TX_BYPASS_BIT_SLIP                       => CP_LANE0_PCS_TX_BYPASS_BIT_SLIP ,
     CP_PCS_TX_GEAR_SPLIT                            => CP_LANE0_PCS_TX_GEAR_SPLIT ,
     CP_PCS_TX_DRIVE_REG_MODE                        => CP_LANE0_PCS_TX_DRIVE_REG_MODE ,
     CP_PCS_TX_BIT_SLIP_CYCLES                       => CP_LANE0_PCS_TX_BIT_SLIP_CYCLES ,
     CP_PCS_INT_TX_MASK_0                            => CP_LANE0_PCS_INT_TX_MASK_0 ,
     CP_PCS_INT_TX_MASK_1                            => CP_LANE0_PCS_INT_TX_MASK_1 ,
     CP_PCS_INT_TX_MASK_2                            => CP_LANE0_PCS_INT_TX_MASK_2 ,
     CP_PCS_INT_TX_CLR_0                             => CP_LANE0_PCS_INT_TX_CLR_0 ,
     CP_PCS_INT_TX_CLR_1                             => CP_LANE0_PCS_INT_TX_CLR_1 ,
     CP_PCS_INT_TX_CLR_2                             => CP_LANE0_PCS_INT_TX_CLR_2 ,
     CP_PCS_TX_PMA_TCLK_POLINV                       => CP_LANE0_PCS_TX_PMA_TCLK_POLINV ,
     CP_PCS_TX_PCS_CLK_EN_SEL                        => CP_LANE0_PCS_TX_PCS_CLK_EN_SEL ,
     CP_PCS_TX_BRIDGE_TCLK_SEL                       => CP_LANE0_PCS_TX_BRIDGE_TCLK_SEL ,
     CP_PCS_TX_TCLK_POLINV                           => CP_LANE0_PCS_TX_TCLK_POLINV ,
     CP_PCS_PCS_TCLK_SEL                             => CP_LANE0_PCS_PCS_TCLK_SEL ,
     CP_PCS_TX_PCS_TX_RSTN                           => CP_LANE0_PCS_TX_PCS_TX_RSTN ,
     CP_PCS_TX_SLAVE                                 => CP_LANE0_PCS_TX_SLAVE ,
     CP_PCS_TX_GEAR_CLK_EN_SEL                       => CP_LANE0_PCS_TX_GEAR_CLK_EN_SEL ,
     CP_PCS_DATA_WIDTH_MODE                          => CP_LANE0_PCS_DATA_WIDTH_MODE ,
     CP_PCS_TX_64B66B_67B                            => CP_LANE0_PCS_TX_64B66B_67B ,
     CP_PCS_GEAR_TCLK_SEL                            => CP_LANE0_PCS_GEAR_TCLK_SEL ,
     CP_PCS_TX_TCLK2FABRIC_SEL                       => CP_LANE0_PCS_TX_TCLK2FABRIC_SEL ,
     CP_PCS_TX_OUTZZ                                 => CP_LANE0_PCS_TX_OUTZZ ,
     CP_PCS_ENC_DUAL                                 => CP_LANE0_PCS_ENC_DUAL ,
     CP_PCS_TX_BITSLIP_DATA_MODE                     => CP_LANE0_PCS_TX_BITSLIP_DATA_MODE ,
     CP_PCS_TX_BRIDGE_CLK_POLINV                     => CP_LANE0_PCS_TX_BRIDGE_CLK_POLINV ,
     CP_PCS_COMMA_REG1                               => CP_LANE0_PCS_COMMA_REG1 ,
     CP_PCS_RAPID_IMAX                               => CP_LANE0_PCS_RAPID_IMAX ,
     CP_PCS_RAPID_VMIN_1                             => CP_LANE0_PCS_RAPID_VMIN_1 ,
     CP_PCS_RAPID_VMIN_2                             => CP_LANE0_PCS_RAPID_VMIN_2 ,
     CP_PCS_RX_PRBS_MODE                             => CP_LANE0_PCS_RX_PRBS_MODE ,
     CP_PCS_RX_ERRCNT_CLR                            => CP_LANE0_PCS_RX_ERRCNT_CLR ,
     CP_PCS_PRBS_ERR_LPBK                            => CP_LANE0_PCS_PRBS_ERR_LPBK ,
     CP_PCS_TX_PRBS_MODE                             => CP_LANE0_PCS_TX_PRBS_MODE ,
     CP_PCS_TX_INSERT_ER                             => CP_LANE0_PCS_TX_INSERT_ER ,
     CP_PCS_ENABLE_PRBS_GEN                          => CP_LANE0_PCS_ENABLE_PRBS_GEN ,
     CP_PCS_DEFAULT_RADDR                            => CP_LANE0_PCS_DEFAULT_RADDR ,
     CP_PCS_MASTER_CHECK_OFFSET                      => CP_LANE0_PCS_MASTER_CHECK_OFFSET ,
     CP_PCS_DELAY_SET                                => CP_LANE0_PCS_DELAY_SET ,
     CP_PCS_SEACH_OFFSET                             => CP_LANE0_PCS_SEACH_OFFSET ,
     CP_PCS_CEB_RAPIDLS_MMAX                         => CP_LANE0_PCS_CEB_RAPIDLS_MMAX ,
     CP_PCS_CTC_AFULL                                => CP_LANE0_PCS_CTC_AFULL ,
     CP_PCS_CTC_AEMPTY                               => CP_LANE0_PCS_CTC_AEMPTY ,
     CP_PCS_CTC_CONTI_SKP_SET                        => CP_LANE0_PCS_CTC_CONTI_SKP_SET ,
     CP_PCS_FAR_LOOP                                 => CP_LANE0_PCS_FAR_LOOP ,
     CP_PCS_NEAR_LOOP                                => CP_LANE0_PCS_NEAR_LOOP ,
     CP_PCS_PMA_TX2RX_PLOOP_EN                       => CP_LANE0_PCS_PMA_TX2RX_PLOOP_EN ,
     CP_PCS_PMA_TX2RX_SLOOP_EN                       => CP_LANE0_PCS_PMA_TX2RX_SLOOP_EN ,
     CP_PCS_PMA_RX2TX_PLOOP_EN                       => CP_LANE0_PCS_PMA_RX2TX_PLOOP_EN ,
     CP_PCS_INT_RX_MASK_0                            => CP_LANE0_PCS_INT_RX_MASK_0 ,
     CP_PCS_INT_RX_MASK_1                            => CP_LANE0_PCS_INT_RX_MASK_1 ,
     CP_PCS_INT_RX_MASK_2                            => CP_LANE0_PCS_INT_RX_MASK_2 ,
     CP_PCS_INT_RX_MASK_3                            => CP_LANE0_PCS_INT_RX_MASK_3 ,
     CP_PCS_INT_RX_MASK_4                            => CP_LANE0_PCS_INT_RX_MASK_4 ,
     CP_PCS_INT_RX_MASK_5                            => CP_LANE0_PCS_INT_RX_MASK_5 ,
     CP_PCS_INT_RX_MASK_6                            => CP_LANE0_PCS_INT_RX_MASK_6 ,
     CP_PCS_INT_RX_MASK_7                            => CP_LANE0_PCS_INT_RX_MASK_7 ,
     CP_PCS_INT_RX_CLR_0                             => CP_LANE0_PCS_INT_RX_CLR_0 ,
     CP_PCS_INT_RX_CLR_1                             => CP_LANE0_PCS_INT_RX_CLR_1 ,
     CP_PCS_INT_RX_CLR_2                             => CP_LANE0_PCS_INT_RX_CLR_2 ,
     CP_PCS_INT_RX_CLR_3                             => CP_LANE0_PCS_INT_RX_CLR_3 ,
     CP_PCS_INT_RX_CLR_4                             => CP_LANE0_PCS_INT_RX_CLR_4 ,
     CP_PCS_INT_RX_CLR_5                             => CP_LANE0_PCS_INT_RX_CLR_5 ,
     CP_PCS_INT_RX_CLR_6                             => CP_LANE0_PCS_INT_RX_CLR_6 ,
     CP_PCS_INT_RX_CLR_7                             => CP_LANE0_PCS_INT_RX_CLR_7 ,
     CP_PCS_CA_RSTN_RX                               => CP_LANE0_PCS_CA_RSTN_RX ,
     CP_PCS_CA_DYN_DLY_EN_RX                         => CP_LANE0_PCS_CA_DYN_DLY_EN_RX ,
     CP_PCS_CA_DYN_DLY_SEL_RX                        => CP_LANE0_PCS_CA_DYN_DLY_SEL_RX ,
     CP_PCS_CA_RX                                    => CP_LANE0_PCS_CA_RX ,
     CP_PCS_CA_RSTN_TX                               => CP_LANE0_PCS_CA_RSTN_TX ,
     CP_PCS_CA_DYN_DLY_EN_TX                         => CP_LANE0_PCS_CA_DYN_DLY_EN_TX ,
     CP_PCS_CA_DYN_DLY_SEL_TX                        => CP_LANE0_PCS_CA_DYN_DLY_SEL_TX ,
     CP_PCS_CA_TX                                    => CP_LANE0_PCS_CA_TX ,
     CP_PCS_RXPRBS_PWR_REDUCTION                     => CP_LANE0_PCS_RXPRBS_PWR_REDUCTION ,
     CP_PCS_WDALIGN_PWR_REDUCTION                    => CP_LANE0_PCS_WDALIGN_PWR_REDUCTION ,
     CP_PCS_RXDEC_PWR_REDUCTION                      => CP_LANE0_PCS_RXDEC_PWR_REDUCTION ,
     CP_PCS_RXCB_PWR_REDUCTION                       => CP_LANE0_PCS_RXCB_PWR_REDUCTION ,
     CP_PCS_RXCTC_PWR_REDUCTION                      => CP_LANE0_PCS_RXCTC_PWR_REDUCTION ,
     CP_PCS_RXGEAR_PWR_REDUCTION                     => CP_LANE0_PCS_RXGEAR_PWR_REDUCTION ,
     CP_PCS_RXBRG_PWR_REDUCTION                      => CP_LANE0_PCS_RXBRG_PWR_REDUCTION ,
     CP_PCS_RXTEST_PWR_REDUCTION                     => CP_LANE0_PCS_RXTEST_PWR_REDUCTION ,
     CP_PCS_TXBRG_PWR_REDUCTION                      => CP_LANE0_PCS_TXBRG_PWR_REDUCTION ,
     CP_PCS_TXGEAR_PWR_REDUCTION                     => CP_LANE0_PCS_TXGEAR_PWR_REDUCTION ,
     CP_PCS_TXENC_PWR_REDUCTION                      => CP_LANE0_PCS_TXENC_PWR_REDUCTION ,
     CP_PCS_TXBSLP_PWR_REDUCTION                     => CP_LANE0_PCS_TXBSLP_PWR_REDUCTION ,
     CP_PCS_TXPRBS_PWR_REDUCTION                     => CP_LANE0_PCS_TXPRBS_PWR_REDUCTION ,
 
     CP_PMA_REG_RX_PD                                => CP_LANE0_PMA_REG_RX_PD ,
     CP_PMA_REG_RX_PD_EN                             => CP_LANE0_PMA_REG_RX_PD_EN ,
     CP_PMA_REG_RX_RESERVED_2                        => CP_LANE0_PMA_REG_RX_RESERVED_2 ,
     CP_PMA_REG_RX_RESERVED_3                        => CP_LANE0_PMA_REG_RX_RESERVED_3 ,
     CP_PMA_REG_RX_DATAPATH_PD                       => CP_LANE0_PMA_REG_RX_DATAPATH_PD ,
     CP_PMA_REG_RX_DATAPATH_PD_EN                    => CP_LANE0_PMA_REG_RX_DATAPATH_PD_EN ,
     CP_PMA_REG_RX_SIGDET_PD                         => CP_LANE0_PMA_REG_RX_SIGDET_PD ,
     CP_PMA_REG_RX_SIGDET_PD_EN                      => CP_LANE0_PMA_REG_RX_SIGDET_PD_EN ,
     CP_PMA_REG_RX_DCC_RST_N                         => CP_LANE0_PMA_REG_RX_DCC_RST_N ,
     CP_PMA_REG_RX_DCC_RST_N_EN                      => CP_LANE0_PMA_REG_RX_DCC_RST_N_EN ,
     CP_PMA_REG_RX_CDR_RST_N                         => CP_LANE0_PMA_REG_RX_CDR_RST_N ,
     CP_PMA_REG_RX_CDR_RST_N_EN                      => CP_LANE0_PMA_REG_RX_CDR_RST_N_EN ,
     CP_PMA_REG_RX_SIGDET_RST_N                      => CP_LANE0_PMA_REG_RX_SIGDET_RST_N ,
     CP_PMA_REG_RX_SIGDET_RST_N_EN                   => CP_LANE0_PMA_REG_RX_SIGDET_RST_N_EN ,
     CP_PMA_REG_RXPCLK_SLIP                          => CP_LANE0_PMA_REG_RXPCLK_SLIP ,
     CP_PMA_REG_RXPCLK_SLIP_OW                       => CP_LANE0_PMA_REG_RXPCLK_SLIP_OW ,
     CP_PMA_REG_RX_PCLKSWITCH_RST_N                  => CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N ,
     CP_PMA_REG_RX_PCLKSWITCH_RST_N_EN               => CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N_EN ,
     CP_PMA_REG_RX_PCLKSWITCH                        => CP_LANE0_PMA_REG_RX_PCLKSWITCH ,
     CP_PMA_REG_RX_PCLKSWITCH_EN                     => CP_LANE0_PMA_REG_RX_PCLKSWITCH_EN ,
     CP_PMA_REG_RX_HIGHZ                             => CP_LANE0_PMA_REG_RX_HIGHZ ,
     CP_PMA_REG_RX_HIGHZ_EN                          => CP_LANE0_PMA_REG_RX_HIGHZ_EN ,
     CP_PMA_REG_RX_SIGDET_CLK_WINDOW                 => CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW ,
     CP_PMA_REG_RX_SIGDET_CLK_WINDOW_OW              => CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW_OW ,
     CP_PMA_REG_RX_PD_BIAS_RX                        => CP_LANE0_PMA_REG_RX_PD_BIAS_RX ,
     CP_PMA_REG_RX_PD_BIAS_RX_OW                     => CP_LANE0_PMA_REG_RX_PD_BIAS_RX_OW ,
     CP_PMA_REG_RX_RESET_N                           => CP_LANE0_PMA_REG_RX_RESET_N ,
     CP_PMA_REG_RX_RESET_N_OW                        => CP_LANE0_PMA_REG_RX_RESET_N_OW ,
     CP_PMA_REG_RX_RESERVED_29_28                    => CP_LANE0_PMA_REG_RX_RESERVED_29_28 ,
     CP_PMA_REG_RX_BUSWIDTH                          => CP_LANE0_PMA_REG_RX_BUSWIDTH ,
     CP_PMA_REG_RX_BUSWIDTH_EN                       => CP_LANE0_PMA_REG_RX_BUSWIDTH_EN ,
     CP_PMA_REG_RX_RATE                              => CP_LANE0_PMA_REG_RX_RATE ,
     CP_PMA_REG_RX_RESERVED_36                       => CP_LANE0_PMA_REG_RX_RESERVED_36 ,
     CP_PMA_REG_RX_RATE_EN                           => CP_LANE0_PMA_REG_RX_RATE_EN ,
     CP_PMA_REG_RX_RES_TRIM                          => CP_LANE0_PMA_REG_RX_RES_TRIM ,
     CP_PMA_REG_RX_RESERVED_44                       => CP_LANE0_PMA_REG_RX_RESERVED_44 ,
     CP_PMA_REG_RX_RESERVED_45                       => CP_LANE0_PMA_REG_RX_RESERVED_45 ,
     CP_PMA_REG_RX_SIGDET_STATUS_EN                  => CP_LANE0_PMA_REG_RX_SIGDET_STATUS_EN ,
     CP_PMA_REG_RX_RESERVED_48_47                    => CP_LANE0_PMA_REG_RX_RESERVED_48_47 ,
     CP_PMA_REG_RX_ICTRL_SIGDET                      => CP_LANE0_PMA_REG_RX_ICTRL_SIGDET ,
     CP_PMA_REG_RX_PCLK_EDGE_SEL                     => CP_LANE0_PMA_REG_RX_PCLK_EDGE_SEL ,
     CP_PMA_REG_RX_PIBUF_IC                          => CP_LANE0_PMA_REG_RX_PIBUF_IC ,
     CP_PMA_REG_RX_RESERVED_69                       => CP_LANE0_PMA_REG_RX_RESERVED_69 ,
     CP_PMA_REG_RX_DCC_IC_RX                         => CP_LANE0_PMA_REG_RX_DCC_IC_RX ,
     CP_PMA_REG_RX_ICTRL_TRX                         => CP_LANE0_PMA_REG_RX_ICTRL_TRX ,
     CP_PMA_REG_RX_RESERVED_77_76                    => CP_LANE0_PMA_REG_RX_RESERVED_77_76 ,
     CP_PMA_REG_RX_RESERVED_79_78                    => CP_LANE0_PMA_REG_RX_RESERVED_79_78 ,
     CP_PMA_REG_RX_RESERVED_81_80                    => CP_LANE0_PMA_REG_RX_RESERVED_81_80 ,
     CP_PMA_REG_RX_ICTRL_PIBUF                       => CP_LANE0_PMA_REG_RX_ICTRL_PIBUF ,
     CP_PMA_REG_RX_ICTRL_PI                          => CP_LANE0_PMA_REG_RX_ICTRL_PI ,
     CP_PMA_REG_RX_ICTRL_DCC                         => CP_LANE0_PMA_REG_RX_ICTRL_DCC ,
     CP_PMA_REG_RX_RESERVED_89_88                    => CP_LANE0_PMA_REG_RX_RESERVED_89_88 ,
     CP_PMA_REG_TX_RATE                              => CP_LANE0_PMA_REG_TX_RATE ,
     CP_PMA_REG_RX_RESERVED_92                       => CP_LANE0_PMA_REG_RX_RESERVED_92 ,
     CP_PMA_REG_TX_RATE_EN                           => CP_LANE0_PMA_REG_TX_RATE_EN ,
     CP_PMA_REG_RX_TX2RX_PLPBK_RST_N                 => CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N ,
     CP_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN              => CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN ,
     CP_PMA_REG_RX_TX2RX_PLPBK_EN                    => CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_EN ,
     CP_PMA_REG_TXCLK_SEL                            => CP_LANE0_PMA_REG_TXCLK_SEL ,
     CP_PMA_REG_RX_DATA_POLARITY                     => CP_LANE0_PMA_REG_RX_DATA_POLARITY ,
     CP_PMA_REG_RX_ERR_INSERT                        => CP_LANE0_PMA_REG_RX_ERR_INSERT ,
     CP_PMA_REG_UDP_CHK_EN                           => CP_LANE0_PMA_REG_UDP_CHK_EN ,
     CP_PMA_REG_PRBS_SEL                             => CP_LANE0_PMA_REG_PRBS_SEL ,
     CP_PMA_REG_PRBS_CHK_EN                          => CP_LANE0_PMA_REG_PRBS_CHK_EN ,
     CP_PMA_REG_PRBS_CHK_WIDTH_SEL                   => CP_LANE0_PMA_REG_PRBS_CHK_WIDTH_SEL ,
     CP_PMA_REG_BIST_CHK_PAT_SEL                     => CP_LANE0_PMA_REG_BIST_CHK_PAT_SEL ,
     CP_PMA_REG_LOAD_ERR_CNT                         => CP_LANE0_PMA_REG_LOAD_ERR_CNT ,
     CP_PMA_REG_CHK_COUNTER_EN                       => CP_LANE0_PMA_REG_CHK_COUNTER_EN ,
     CP_PMA_REG_CDR_PROP_GAIN                        => CP_LANE0_PMA_REG_CDR_PROP_GAIN ,
     CP_PMA_REG_CDR_PROP_TURBO_GAIN                  => CP_LANE0_PMA_REG_CDR_PROP_TURBO_GAIN ,
     CP_PMA_REG_CDR_INT_GAIN                         => CP_LANE0_PMA_REG_CDR_INT_GAIN ,
     CP_PMA_REG_CDR_INT_TURBO_GAIN                   => CP_LANE0_PMA_REG_CDR_INT_TURBO_GAIN ,
     CP_PMA_REG_CDR_INT_SAT_MAX                      => CP_LANE0_PMA_REG_CDR_INT_SAT_MAX ,
     CP_PMA_REG_CDR_INT_SAT_MIN                      => CP_LANE0_PMA_REG_CDR_INT_SAT_MIN ,
     CP_PMA_REG_CDR_INT_RST                          => CP_LANE0_PMA_REG_CDR_INT_RST ,
     CP_PMA_REG_CDR_INT_RST_OW                       => CP_LANE0_PMA_REG_CDR_INT_RST_OW ,
     CP_PMA_REG_CDR_PROP_RST                         => CP_LANE0_PMA_REG_CDR_PROP_RST ,
     CP_PMA_REG_CDR_PROP_RST_OW                      => CP_LANE0_PMA_REG_CDR_PROP_RST_OW ,
     CP_PMA_REG_CDR_LOCK_RST                         => CP_LANE0_PMA_REG_CDR_LOCK_RST ,
     CP_PMA_REG_CDR_LOCK_RST_OW                      => CP_LANE0_PMA_REG_CDR_LOCK_RST_OW ,
     CP_PMA_REG_CDR_RX_PI_FORCE_SEL                  => CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_SEL ,
     CP_PMA_REG_CDR_RX_PI_FORCE_D                    => CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_D ,
     CP_PMA_REG_CDR_LOCK_TIMER                       => CP_LANE0_PMA_REG_CDR_LOCK_TIMER ,
     CP_PMA_REG_CDR_TURBO_MODE_TIMER                 => CP_LANE0_PMA_REG_CDR_TURBO_MODE_TIMER ,
     CP_PMA_REG_CDR_LOCK_VAL                         => CP_LANE0_PMA_REG_CDR_LOCK_VAL ,
     CP_PMA_REG_CDR_LOCK_OW                          => CP_LANE0_PMA_REG_CDR_LOCK_OW ,
     CP_PMA_REG_CDR_INT_SAT_DET_EN                   => CP_LANE0_PMA_REG_CDR_INT_SAT_DET_EN ,
     CP_PMA_REG_CDR_SAT_AUTO_DIS                     => CP_LANE0_PMA_REG_CDR_SAT_AUTO_DIS ,
     CP_PMA_REG_CDR_GAIN_AUTO                        => CP_LANE0_PMA_REG_CDR_GAIN_AUTO ,
     CP_PMA_REG_CDR_TURBO_GAIN_AUTO                  => CP_LANE0_PMA_REG_CDR_TURBO_GAIN_AUTO ,
     CP_PMA_REG_RX_RESERVED_171_167                  => CP_LANE0_PMA_REG_RX_RESERVED_171_167 ,
     CP_PMA_REG_RX_RESERVED_175_172                  => CP_LANE0_PMA_REG_RX_RESERVED_175_172 ,
     CP_PMA_REG_CDR_SAT_DET_STATUS_EN                => CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_EN ,
     CP_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN          => CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN ,
     CP_PMA_REG_CDR_PI_CTRL_RST                      => CP_LANE0_PMA_REG_CDR_PI_CTRL_RST ,
     CP_PMA_REG_CDR_PI_CTRL_RST_OW                   => CP_LANE0_PMA_REG_CDR_PI_CTRL_RST_OW ,
     CP_PMA_REG_CDR_SAT_DET_RST                      => CP_LANE0_PMA_REG_CDR_SAT_DET_RST ,
     CP_PMA_REG_CDR_SAT_DET_RST_OW                   => CP_LANE0_PMA_REG_CDR_SAT_DET_RST_OW ,
     CP_PMA_REG_CDR_SAT_DET_STICKY_RST               => CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST ,
     CP_PMA_REG_CDR_SAT_DET_STICKY_RST_OW            => CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST_OW ,
     CP_PMA_REG_CDR_SIGDET_STATUS_DIS                => CP_LANE0_PMA_REG_CDR_SIGDET_STATUS_DIS ,
     CP_PMA_REG_CDR_SAT_DET_TIMER                    => CP_LANE0_PMA_REG_CDR_SAT_DET_TIMER ,
     CP_PMA_REG_CDR_SAT_DET_STATUS_VAL               => CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_VAL ,
     CP_PMA_REG_CDR_SAT_DET_STATUS_OW                => CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_OW ,
     CP_PMA_REG_CDR_TURBO_MODE_EN                    => CP_LANE0_PMA_REG_CDR_TURBO_MODE_EN ,
     CP_PMA_REG_RX_RESERVED_190                      => CP_LANE0_PMA_REG_RX_RESERVED_190 ,
     CP_PMA_REG_RX_RESERVED_193_191                  => CP_LANE0_PMA_REG_RX_RESERVED_193_191 ,
     CP_PMA_REG_CDR_STATUS_FIFO_EN                   => CP_LANE0_PMA_REG_CDR_STATUS_FIFO_EN ,
     CP_PMA_REG_PMA_TEST_SEL                         => CP_LANE0_PMA_REG_PMA_TEST_SEL ,
     CP_PMA_REG_OOB_COMWAKE_GAP_MIN                  => CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MIN ,
     CP_PMA_REG_OOB_COMWAKE_GAP_MAX                  => CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MAX ,
     CP_PMA_REG_OOB_COMINIT_GAP_MIN                  => CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MIN ,
     CP_PMA_REG_OOB_COMINIT_GAP_MAX                  => CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MAX ,
     CP_PMA_REG_RX_RESERVED_227_226                  => CP_LANE0_PMA_REG_RX_RESERVED_227_226 ,
     CP_PMA_REG_COMWAKE_STATUS_CLEAR                 => CP_LANE0_PMA_REG_COMWAKE_STATUS_CLEAR ,
     CP_PMA_REG_COMINIT_STATUS_CLEAR                 => CP_LANE0_PMA_REG_COMINIT_STATUS_CLEAR ,
     CP_PMA_REG_RX_SYNC_RST_N_EN                     => CP_LANE0_PMA_REG_RX_SYNC_RST_N_EN ,
     CP_PMA_REG_RX_SYNC_RST_N                        => CP_LANE0_PMA_REG_RX_SYNC_RST_N ,
     CP_PMA_REG_RX_RESERVED_233_232                  => CP_LANE0_PMA_REG_RX_RESERVED_233_232 ,
     CP_PMA_REG_RX_RESERVED_235_234                  => CP_LANE0_PMA_REG_RX_RESERVED_235_234 ,
     CP_PMA_REG_RX_SATA_COMINIT_OW                   => CP_LANE0_PMA_REG_RX_SATA_COMINIT_OW ,
     CP_PMA_REG_RX_SATA_COMINIT                      => CP_LANE0_PMA_REG_RX_SATA_COMINIT ,
     CP_PMA_REG_RX_SATA_COMWAKE_OW                   => CP_LANE0_PMA_REG_RX_SATA_COMWAKE_OW ,
     CP_PMA_REG_RX_SATA_COMWAKE                      => CP_LANE0_PMA_REG_RX_SATA_COMWAKE ,
     CP_PMA_REG_RX_RESERVED_241_240                  => CP_LANE0_PMA_REG_RX_RESERVED_241_240 ,
     CP_PMA_REG_RX_DCC_DISABLE                       => CP_LANE0_PMA_REG_RX_DCC_DISABLE ,
     CP_PMA_REG_RX_RESERVED_243                      => CP_LANE0_PMA_REG_RX_RESERVED_243 ,
     CP_PMA_REG_RX_SLIP_SEL_EN                       => CP_LANE0_PMA_REG_RX_SLIP_SEL_EN ,
     CP_PMA_REG_RX_SLIP_SEL                          => CP_LANE0_PMA_REG_RX_SLIP_SEL ,
     CP_PMA_REG_RX_SLIP_EN                           => CP_LANE0_PMA_REG_RX_SLIP_EN ,
     CP_PMA_REG_RX_SIGDET_STATUS_SEL                 => CP_LANE0_PMA_REG_RX_SIGDET_STATUS_SEL ,
     CP_PMA_REG_RX_SIGDET_FSM_RST_N                  => CP_LANE0_PMA_REG_RX_SIGDET_FSM_RST_N ,
     CP_PMA_REG_RX_RESERVED_254                      => CP_LANE0_PMA_REG_RX_RESERVED_254 ,
     CP_PMA_REG_RX_SIGDET_STATUS                     => CP_LANE0_PMA_REG_RX_SIGDET_STATUS ,
     CP_PMA_REG_RX_SIGDET_VTH                        => CP_LANE0_PMA_REG_RX_SIGDET_VTH ,
     CP_PMA_REG_RX_SIGDET_GRM                        => CP_LANE0_PMA_REG_RX_SIGDET_GRM ,
     CP_PMA_REG_RX_SIGDET_PULSE_EXT                  => CP_LANE0_PMA_REG_RX_SIGDET_PULSE_EXT ,
     CP_PMA_REG_RX_SIGDET_CH2_SEL                    => CP_LANE0_PMA_REG_RX_SIGDET_CH2_SEL ,
     CP_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW             => CP_LANE0_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW ,
     CP_PMA_REG_RX_SIGDET_CHK_WINDOW_EN              => CP_LANE0_PMA_REG_RX_SIGDET_CHK_WINDOW_EN ,
     CP_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING        => CP_LANE0_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING ,
     CP_PMA_REG_SLIP_FIFO_INV_EN                     => CP_LANE0_PMA_REG_SLIP_FIFO_INV_EN ,
     CP_PMA_REG_SLIP_FIFO_INV                        => CP_LANE0_PMA_REG_SLIP_FIFO_INV ,
     CP_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL          => CP_LANE0_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL ,
     CP_PMA_REG_RX_SIGDET_4OOB_DET_SEL               => CP_LANE0_PMA_REG_RX_SIGDET_4OOB_DET_SEL ,
     CP_PMA_REG_RX_RESERVED_285_283                  => CP_LANE0_PMA_REG_RX_RESERVED_285_283 ,
     CP_PMA_REG_RX_RESERVED_286                      => CP_LANE0_PMA_REG_RX_RESERVED_286 ,
     CP_PMA_REG_RX_SIGDET_IC_I                       => CP_LANE0_PMA_REG_RX_SIGDET_IC_I ,
     CP_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW           => CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW ,
     CP_PMA_REG_RX_OOB_DETECTOR_RESET_N              => CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N ,
     CP_PMA_REG_RX_OOB_DETECTOR_PD_OW                => CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD_OW ,
     CP_PMA_REG_RX_OOB_DETECTOR_PD                   => CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD ,
     CP_PMA_REG_RX_LS_MODE_EN                        => CP_LANE0_PMA_REG_RX_LS_MODE_EN ,
     CP_PMA_REG_RX_EQ1_R_SET_TOP                     => CP_LANE0_PMA_REG_RX_EQ1_R_SET_TOP ,
     CP_PMA_REG_RX_EQ1_R_SET_FB                      => CP_LANE0_PMA_REG_RX_EQ1_R_SET_FB ,
     CP_PMA_REG_RX_EQ1_C_SET_FB                      => CP_LANE0_PMA_REG_RX_EQ1_C_SET_FB ,
     CP_PMA_REG_RX_EQ1_OFF                           => CP_LANE0_PMA_REG_RX_EQ1_OFF ,
     CP_PMA_REG_RX_EQ2_R_SET_TOP                     => CP_LANE0_PMA_REG_RX_EQ2_R_SET_TOP ,
     CP_PMA_REG_RX_EQ2_R_SET_FB                      => CP_LANE0_PMA_REG_RX_EQ2_R_SET_FB ,
     CP_PMA_REG_RX_EQ2_C_SET_FB                      => CP_LANE0_PMA_REG_RX_EQ2_C_SET_FB ,
     CP_PMA_REG_RX_EQ2_OFF                           => CP_LANE0_PMA_REG_RX_EQ2_OFF ,
     CP_PMA_REG_EQ_DAC                               => CP_LANE0_PMA_REG_EQ_DAC ,
     CP_PMA_REG_RX_ICTRL_EQ                          => CP_LANE0_PMA_REG_RX_ICTRL_EQ ,
     CP_PMA_REG_EQ_DC_CALIB_EN                       => CP_LANE0_PMA_REG_EQ_DC_CALIB_EN ,
     CP_PMA_REG_EQ_DC_CALIB_SEL                      => CP_LANE0_PMA_REG_EQ_DC_CALIB_SEL ,
     CP_PMA_REG_RX_RESERVED_337_330                  => CP_LANE0_PMA_REG_RX_RESERVED_337_330 ,
     CP_PMA_REG_RX_RESERVED_345_338                  => CP_LANE0_PMA_REG_RX_RESERVED_345_338 ,
     CP_PMA_REG_RX_RESERVED_353_346                  => CP_LANE0_PMA_REG_RX_RESERVED_353_346 ,
     CP_PMA_REG_RX_RESERVED_361_354                  => CP_LANE0_PMA_REG_RX_RESERVED_361_354 ,
     CP_PMA_CTLE_CTRL_REG_I                          => CP_LANE0_PMA_CTLE_CTRL_REG_I ,
     CP_PMA_CFG_RX_LANE_POWERUP                      => CP_LANE0_PMA_CFG_RX_LANE_POWERUP ,
     CP_PMA_CFG_RX_PMA_RSTN                          => CP_LANE0_PMA_CFG_RX_PMA_RSTN ,
     CP_PMA_INT_PMA_RX_MASK_0                        => CP_LANE0_PMA_INT_PMA_RX_MASK_0 ,
     CP_PMA_INT_PMA_RX_CLR_0                         => CP_LANE0_PMA_INT_PMA_RX_CLR_0 ,
     CP_PMA_CFG_CTLE_ADP_RSTN                        => CP_LANE0_PMA_CFG_CTLE_ADP_RSTN ,
 
     CP_PMA_REG_TX_PD                                => CP_LANE0_PMA_REG_TX_PD ,
     CP_PMA_REG_TX_PD_OW                             => CP_LANE0_PMA_REG_TX_PD_OW ,
     CP_PMA_REG_TX_MAIN_PRE_Z                        => CP_LANE0_PMA_REG_TX_MAIN_PRE_Z ,
     CP_PMA_REG_TX_MAIN_PRE_Z_OW                     => CP_LANE0_PMA_REG_TX_MAIN_PRE_Z_OW ,
     CP_PMA_REG_TX_BEACON_TIMER_SEL                  => CP_LANE0_PMA_REG_TX_BEACON_TIMER_SEL ,
     CP_PMA_REG_TX_RXDET_REQ_OW                      => CP_LANE0_PMA_REG_TX_RXDET_REQ_OW ,
     CP_PMA_REG_TX_RXDET_REQ                         => CP_LANE0_PMA_REG_TX_RXDET_REQ ,
     CP_PMA_REG_TX_BEACON_EN_OW                      => CP_LANE0_PMA_REG_TX_BEACON_EN_OW ,
     CP_PMA_REG_TX_BEACON_EN                         => CP_LANE0_PMA_REG_TX_BEACON_EN ,
     CP_PMA_REG_TX_EI_EN_OW                          => CP_LANE0_PMA_REG_TX_EI_EN_OW ,
     CP_PMA_REG_TX_EI_EN                             => CP_LANE0_PMA_REG_TX_EI_EN ,
     CP_PMA_REG_TX_BIT_CONV                          => CP_LANE0_PMA_REG_TX_BIT_CONV ,
     CP_PMA_REG_TX_RES_CAL                           => CP_LANE0_PMA_REG_TX_RES_CAL ,
     CP_PMA_REG_TX_RESERVED_19                       => CP_LANE0_PMA_REG_TX_RESERVED_19 ,
     CP_PMA_REG_TX_RESERVED_25_20                    => CP_LANE0_PMA_REG_TX_RESERVED_25_20 ,
     CP_PMA_REG_TX_RESERVED_33_26                    => CP_LANE0_PMA_REG_TX_RESERVED_33_26 ,
     CP_PMA_REG_TX_RESERVED_41_34                    => CP_LANE0_PMA_REG_TX_RESERVED_41_34 ,
     CP_PMA_REG_TX_RESERVED_49_42                    => CP_LANE0_PMA_REG_TX_RESERVED_49_42 ,
     CP_PMA_REG_TX_RESERVED_57_50                    => CP_LANE0_PMA_REG_TX_RESERVED_57_50 ,
     CP_PMA_REG_TX_SYNC_OW                           => CP_LANE0_PMA_REG_TX_SYNC_OW ,
     CP_PMA_REG_TX_SYNC                              => CP_LANE0_PMA_REG_TX_SYNC ,
     CP_PMA_REG_TX_PD_POST                           => CP_LANE0_PMA_REG_TX_PD_POST ,
     CP_PMA_REG_TX_PD_POST_OW                        => CP_LANE0_PMA_REG_TX_PD_POST_OW ,
     CP_PMA_REG_TX_RESET_N_OW                        => CP_LANE0_PMA_REG_TX_RESET_N_OW ,
     CP_PMA_REG_TX_RESET_N                           => CP_LANE0_PMA_REG_TX_RESET_N ,
     CP_PMA_REG_TX_RESERVED_64                       => CP_LANE0_PMA_REG_TX_RESERVED_64 ,
     CP_PMA_REG_TX_RESERVED_65                       => CP_LANE0_PMA_REG_TX_RESERVED_65 ,
     CP_PMA_REG_TX_BUSWIDTH_OW                       => CP_LANE0_PMA_REG_TX_BUSWIDTH_OW ,
     CP_PMA_REG_TX_BUSWIDTH                          => CP_LANE0_PMA_REG_TX_BUSWIDTH ,
     CP_PMA_REG_PLL_READY_OW                         => CP_LANE0_PMA_REG_PLL_READY_OW ,
     CP_PMA_REG_PLL_READY                            => CP_LANE0_PMA_REG_PLL_READY ,
     CP_PMA_REG_TX_RESERVED_72                       => CP_LANE0_PMA_REG_TX_RESERVED_72 ,
     CP_PMA_REG_TX_RESERVED_73                       => CP_LANE0_PMA_REG_TX_RESERVED_73 ,
     CP_PMA_REG_TX_RESERVED_74                       => CP_LANE0_PMA_REG_TX_RESERVED_74 ,
     CP_PMA_REG_EI_PCLK_DELAY_SEL                    => CP_LANE0_PMA_REG_EI_PCLK_DELAY_SEL ,
     CP_PMA_REG_TX_RESERVED_77                       => CP_LANE0_PMA_REG_TX_RESERVED_77 ,
     CP_PMA_REG_TX_RESERVED_83_78                    => CP_LANE0_PMA_REG_TX_RESERVED_83_78 ,
     CP_PMA_REG_TX_RESERVED_89_84                    => CP_LANE0_PMA_REG_TX_RESERVED_89_84 ,
     CP_PMA_REG_TX_RESERVED_95_90                    => CP_LANE0_PMA_REG_TX_RESERVED_95_90 ,
     CP_PMA_REG_TX_RESERVED_101_96                   => CP_LANE0_PMA_REG_TX_RESERVED_101_96 ,
     CP_PMA_REG_TX_RESERVED_107_102                  => CP_LANE0_PMA_REG_TX_RESERVED_107_102 ,
     CP_PMA_REG_TX_RESERVED_113_108                  => CP_LANE0_PMA_REG_TX_RESERVED_113_108 ,
     CP_PMA_REG_TX_AMP_DAC0                          => CP_LANE0_PMA_REG_TX_AMP_DAC0 ,
     CP_PMA_REG_TX_AMP_DAC1                          => CP_LANE0_PMA_REG_TX_AMP_DAC1 ,
     CP_PMA_REG_TX_AMP_DAC2                          => CP_LANE0_PMA_REG_TX_AMP_DAC2 ,
     CP_PMA_REG_TX_AMP_DAC3                          => CP_LANE0_PMA_REG_TX_AMP_DAC3 ,
     CP_PMA_REG_TX_RESERVED_143_138                  => CP_LANE0_PMA_REG_TX_RESERVED_143_138 ,
     CP_PMA_REG_TX_MARGIN                            => CP_LANE0_PMA_REG_TX_MARGIN ,
     CP_PMA_REG_TX_MARGIN_OW                         => CP_LANE0_PMA_REG_TX_MARGIN_OW ,
     CP_PMA_REG_TX_RESERVED_149_148                  => CP_LANE0_PMA_REG_TX_RESERVED_149_148 ,
     CP_PMA_REG_TX_RESERVED_150                      => CP_LANE0_PMA_REG_TX_RESERVED_150 ,
     CP_PMA_REG_TX_SWING                             => CP_LANE0_PMA_REG_TX_SWING ,
     CP_PMA_REG_TX_SWING_OW                          => CP_LANE0_PMA_REG_TX_SWING_OW ,
     CP_PMA_REG_TX_RESERVED_153                      => CP_LANE0_PMA_REG_TX_RESERVED_153 ,
     CP_PMA_REG_TX_RXDET_THRESHOLD                   => CP_LANE0_PMA_REG_TX_RXDET_THRESHOLD ,
     CP_PMA_REG_TX_RESERVED_157_156                  => CP_LANE0_PMA_REG_TX_RESERVED_157_156 ,
     CP_PMA_REG_TX_BEACON_OSC_CTRL                   => CP_LANE0_PMA_REG_TX_BEACON_OSC_CTRL ,
     CP_PMA_REG_TX_RESERVED_160_159                  => CP_LANE0_PMA_REG_TX_RESERVED_160_159 ,
     CP_PMA_REG_TX_RESERVED_162_161                  => CP_LANE0_PMA_REG_TX_RESERVED_162_161 ,
     CP_PMA_REG_TX_TX2RX_SLPBACK_EN                  => CP_LANE0_PMA_REG_TX_TX2RX_SLPBACK_EN ,
     CP_PMA_REG_TX_PCLK_EDGE_SEL                     => CP_LANE0_PMA_REG_TX_PCLK_EDGE_SEL ,
     CP_PMA_REG_TX_RXDET_STATUS_OW                   => CP_LANE0_PMA_REG_TX_RXDET_STATUS_OW ,
     CP_PMA_REG_TX_RXDET_STATUS                      => CP_LANE0_PMA_REG_TX_RXDET_STATUS ,
     CP_PMA_REG_TX_PRBS_GEN_EN                       => CP_LANE0_PMA_REG_TX_PRBS_GEN_EN ,
     CP_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                => CP_LANE0_PMA_REG_TX_PRBS_GEN_WIDTH_SEL ,
     CP_PMA_REG_TX_PRBS_SEL                          => CP_LANE0_PMA_REG_TX_PRBS_SEL ,
     CP_PMA_REG_TX_UDP_DATA_7_TO_0                   => CP_LANE0_PMA_REG_TX_UDP_DATA_7_TO_0 ,
     CP_PMA_REG_TX_UDP_DATA_15_TO_8                  => CP_LANE0_PMA_REG_TX_UDP_DATA_15_TO_8 ,
     CP_PMA_REG_TX_UDP_DATA_19_TO_16                 => CP_LANE0_PMA_REG_TX_UDP_DATA_19_TO_16 ,
     CP_PMA_REG_TX_RESERVED_192                      => CP_LANE0_PMA_REG_TX_RESERVED_192 ,
     CP_PMA_REG_TX_FIFO_WP_CTRL                      => CP_LANE0_PMA_REG_TX_FIFO_WP_CTRL ,
     CP_PMA_REG_TX_FIFO_EN                           => CP_LANE0_PMA_REG_TX_FIFO_EN ,
     CP_PMA_REG_TX_DATA_MUX_SEL                      => CP_LANE0_PMA_REG_TX_DATA_MUX_SEL ,
     CP_PMA_REG_TX_ERR_INSERT                        => CP_LANE0_PMA_REG_TX_ERR_INSERT ,
     CP_PMA_REG_TX_RESERVED_203_200                  => CP_LANE0_PMA_REG_TX_RESERVED_203_200 ,
     CP_PMA_REG_TX_RESERVED_204                      => CP_LANE0_PMA_REG_TX_RESERVED_204 ,
     CP_PMA_REG_TX_SATA_EN                           => CP_LANE0_PMA_REG_TX_SATA_EN ,
     CP_PMA_REG_TX_RESERVED_207_206                  => CP_LANE0_PMA_REG_TX_RESERVED_207_206 ,
     CP_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW             => CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW ,
     CP_PMA_REG_RATE_CHANGE_TXPCLK_ON                => CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON ,
     CP_PMA_REG_TX_CFG_POST1                         => CP_LANE0_PMA_REG_TX_CFG_POST1 ,
     CP_PMA_REG_TX_CFG_POST2                         => CP_LANE0_PMA_REG_TX_CFG_POST2 ,
     CP_PMA_REG_TX_DEEMP                             => CP_LANE0_PMA_REG_TX_DEEMP ,
     CP_PMA_REG_TX_DEEMP_OW                          => CP_LANE0_PMA_REG_TX_DEEMP_OW ,
     CP_PMA_REG_TX_RESERVED_224_223                  => CP_LANE0_PMA_REG_TX_RESERVED_224_223 ,
     CP_PMA_REG_TX_RESERVED_225                      => CP_LANE0_PMA_REG_TX_RESERVED_225 ,
     CP_PMA_REG_TX_RESERVED_229_226                  => CP_LANE0_PMA_REG_TX_RESERVED_229_226 ,
     CP_PMA_REG_TX_OOB_DELAY_SEL                     => CP_LANE0_PMA_REG_TX_OOB_DELAY_SEL ,
     CP_PMA_REG_TX_POLARITY                          => CP_LANE0_PMA_REG_TX_POLARITY ,
     CP_PMA_REG_ANA_TX_JTAG_DATA_O_SEL               => CP_LANE0_PMA_REG_ANA_TX_JTAG_DATA_O_SEL ,
     CP_PMA_REG_TX_RESERVED_236                      => CP_LANE0_PMA_REG_TX_RESERVED_236 ,
     CP_PMA_REG_TX_LS_MODE_EN                        => CP_LANE0_PMA_REG_TX_LS_MODE_EN ,
     CP_PMA_REG_TX_JTAG_MODE_EN_OW                   => CP_LANE0_PMA_REG_TX_JTAG_MODE_EN_OW ,
     CP_PMA_REG_TX_JTAG_MODE_EN                      => CP_LANE0_PMA_REG_TX_JTAG_MODE_EN ,
     CP_PMA_REG_RX_JTAG_MODE_EN_OW                   => CP_LANE0_PMA_REG_RX_JTAG_MODE_EN_OW ,
     CP_PMA_REG_RX_JTAG_MODE_EN                      => CP_LANE0_PMA_REG_RX_JTAG_MODE_EN ,
     CP_PMA_REG_RX_JTAG_OE                           => CP_LANE0_PMA_REG_RX_JTAG_OE ,
     CP_PMA_REG_RX_ACJTAG_VHYSTSEL                   => CP_LANE0_PMA_REG_RX_ACJTAG_VHYSTSEL ,
     CP_PMA_REG_TX_RES_CAL_EN                        => CP_LANE0_PMA_REG_TX_RES_CAL_EN ,
     CP_PMA_REG_RX_TERM_MODE_CTRL                    => CP_LANE0_PMA_REG_RX_TERM_MODE_CTRL ,
     CP_PMA_REG_TX_RESERVED_251_250                  => CP_LANE0_PMA_REG_TX_RESERVED_251_250 ,
     CP_PMA_REG_PLPBK_TXPCLK_EN                      => CP_LANE0_PMA_REG_PLPBK_TXPCLK_EN ,
     CP_PMA_REG_TX_RESERVED_253                      => CP_LANE0_PMA_REG_TX_RESERVED_253 ,
     CP_PMA_REG_TX_RESERVED_254                      => CP_LANE0_PMA_REG_TX_RESERVED_254 ,
     CP_PMA_REG_TX_RESERVED_255                      => CP_LANE0_PMA_REG_TX_RESERVED_255 ,
     CP_PMA_REG_TX_RESERVED_256                      => CP_LANE0_PMA_REG_TX_RESERVED_256 ,
     CP_PMA_REG_TX_RESERVED_257                      => CP_LANE0_PMA_REG_TX_RESERVED_257 ,
     CP_PMA_REG_TX_PH_SEL                            => CP_LANE0_PMA_REG_TX_PH_SEL ,
     CP_PMA_REG_TX_CFG_PRE                           => CP_LANE0_PMA_REG_TX_CFG_PRE , 
     CP_PMA_REG_TX_CFG_MAIN                          => CP_LANE0_PMA_REG_TX_CFG_MAIN ,
     CP_PMA_REG_CFG_POST                             => CP_LANE0_PMA_REG_CFG_POST ,
     CP_PMA_REG_PD_MAIN                              => CP_LANE0_PMA_REG_PD_MAIN ,
     CP_PMA_REG_PD_PRE                               => CP_LANE0_PMA_REG_PD_PRE ,
     CP_PMA_REG_TX_LS_DATA                           => CP_LANE0_PMA_REG_TX_LS_DATA ,
     CP_PMA_REG_TX_DCC_BUF_SZ_SEL                    => CP_LANE0_PMA_REG_TX_DCC_BUF_SZ_SEL ,
     CP_PMA_REG_TX_DCC_CAL_CUR_TUNE                  => CP_LANE0_PMA_REG_TX_DCC_CAL_CUR_TUNE ,
     CP_PMA_REG_TX_DCC_CAL_EN                        => CP_LANE0_PMA_REG_TX_DCC_CAL_EN ,
     CP_PMA_REG_TX_DCC_CUR_SS                        => CP_LANE0_PMA_REG_TX_DCC_CUR_SS ,
     CP_PMA_REG_TX_DCC_FA_CTRL                       => CP_LANE0_PMA_REG_TX_DCC_FA_CTRL ,
     CP_PMA_REG_TX_DCC_RI_CTRL                       => CP_LANE0_PMA_REG_TX_DCC_RI_CTRL ,
     CP_PMA_REG_ATB_SEL_2_TO_0                       => CP_LANE0_PMA_REG_ATB_SEL_2_TO_0 ,
     CP_PMA_REG_ATB_SEL_9_TO_3                       => CP_LANE0_PMA_REG_ATB_SEL_9_TO_3 ,
     CP_PMA_REG_TX_CFG_7_TO_0                        => CP_LANE0_PMA_REG_TX_CFG_7_TO_0 ,
     CP_PMA_REG_TX_CFG_15_TO_8                       => CP_LANE0_PMA_REG_TX_CFG_15_TO_8 ,
     CP_PMA_REG_TX_CFG_23_TO_16                      => CP_LANE0_PMA_REG_TX_CFG_23_TO_16 ,
     CP_PMA_REG_TX_CFG_31_TO_24                      => CP_LANE0_PMA_REG_TX_CFG_31_TO_24 ,
     CP_PMA_REG_TX_OOB_EI_EN                         => CP_LANE0_PMA_REG_TX_OOB_EI_EN ,
     CP_PMA_REG_TX_OOB_EI_EN_OW                      => CP_LANE0_PMA_REG_TX_OOB_EI_EN_OW ,
     CP_PMA_REG_TX_BEACON_EN_DELAYED                 => CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED ,
     CP_PMA_REG_TX_BEACON_EN_DELAYED_OW              => CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED_OW ,
     CP_PMA_REG_TX_JTAG_DATA                         => CP_LANE0_PMA_REG_TX_JTAG_DATA ,
     CP_PMA_REG_TX_RXDET_TIMER_SEL                   => CP_LANE0_PMA_REG_TX_RXDET_TIMER_SEL ,
     CP_PMA_REG_TX_CFG1_7_0                          => CP_LANE0_PMA_REG_TX_CFG1_7_0 ,
     CP_PMA_REG_TX_CFG1_15_8                         => CP_LANE0_PMA_REG_TX_CFG1_15_8 ,
     CP_PMA_REG_TX_CFG1_23_16                        => CP_LANE0_PMA_REG_TX_CFG1_23_16 ,
     CP_PMA_REG_TX_CFG1_31_24                        => CP_LANE0_PMA_REG_TX_CFG1_31_24 ,
     CP_PMA_REG_CFG_LANE_POWERUP                     => CP_LANE0_PMA_REG_CFG_LANE_POWERUP ,
     CP_PMA_REG_CFG_PMA_POR_N                        => CP_LANE0_PMA_REG_CFG_PMA_POR_N ,
     CP_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH          => CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH ,
     CP_PMA_REG_CFG_TX_LANE_POWERUP_PISO             => CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_PISO ,
     CP_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER           => CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER ,
     CP_PMA_REG_CFG_TX_PMA_RSTN                      => CP_LANE0_PMA_REG_CFG_TX_PMA_RSTN ,
   
     CP_GRSN_DIS                                     => CP_GRSN_DIS ,
     CP_HSST_EN                                      => CP_HSST_EN ,
     CP_CFG_RSTN                                     => CP_CFG_RSTN_0      
   )
   port map
   (
//////////DFT related/////////////////////////////////////////////////////////
    //PCS
     TEST_SE_N                                       => TEST_SE_N ,
     TEST_MODE_N                                     => TEST_MODE_N ,
     //TEST_RSTN                                       => TEST_RSTN ,
     //TEST_SI0                                        => TEST_SI0 ,
     //TEST_SI1                                        => TEST_SI1 ,
     //TEST_SI2                                        => TEST_SI2 ,
    // TEST_SI3                                        => TEST_SI3 ,
    // TEST_SI4                                        => TEST_SI4 ,
    // TEST_SO0                                        => TEST_SO0 ,
    // TEST_SO1                                        => TEST_SO1 ,
    //TEST_SO2                                        => TEST_SO2 ,
    //TEST_SO3                                        => TEST_SO3 ,
    //TEST_SO4                                        => TEST_SO4 ,
    //PMA
     FOR_PMA_TEST_MODE_N                             => FOR_PMA_TEST_MODE_N ,
     FOR_PMA_TEST_SE_N                               => FOR_PMA_TEST_SE_N[1:0] ,
     //FOR_PMA_TEST_CLK                                => FOR_PMA_TEST_CLK[1:0] ,
    // FOR_PMA_TEST_RSTN                               => FOR_PMA_TEST_RSTN[1:0] ,
     //FOR_PMA_TEST_SI                                 => FOR_PMA_TEST_SI_CH0 ,
     //FOR_PMA_TEST_SO                                 => FOR_PMA_TEST_SO_CH0 ,
     CFG_READY                                       => CFG_READY_0 ,
     CFG_RDATA                                       => CFG_RDATA_0 , 
     CFG_INT                                         => CFG_INT_0 , 

//////////SRB related/////////////////////////////////////////////////////////
    //PAD
     PAD_RX_SDP                                      => PAD_RX_SDP0 ,
     PAD_RX_SDN                                      => PAD_RX_SDN0 ,
     PAD_TX_SDP                                      => PAD_TX_SDP0 ,
     PAD_TX_SDN                                      => PAD_TX_SDN0 ,  
    //if with user logic
     RX_CLK_FR_CORE                                  => RX0_CLK_FR_CORE ,
     RCLK2_FR_CORE                                   => RCLK2_0_FR_CORE ,
     TX_CLK_FR_CORE                                  => TX0_CLK_FR_CORE ,
     TCLK2_FR_CORE                                   => TCLK2_0_FR_CORE ,
     HSST_RST                                        => HSST_RST ,
     PCS_RX_RST                                      => PCS_RX_RST_0 ,
     PCS_TX_RST                                      => PCS_TX_RST_0 ,
     PCS_CB_RST                                      => PCS_CB_RST_0 ,
     RXGEAR_SLIP                                     => RXGEAR_SLIP_0 ,
     CFG_CLK                                         => CFG_CLK_0 ,
     CFG_RST                                         => CFG_RST_0 ,
     CFG_PSEL                                        => CFG_PSEL_0 ,
     CFG_ENABLE                                      => CFG_ENABLE_0 ,
     CFG_WRITE                                       => CFG_WRITE_0 ,
     CFG_ADDR                                        => CFG_ADDR_0 ,
     CFG_WDATA                                       => CFG_WDATA_0 ,
     TDATA                                           => TDATA_0 ,
     PCS_WORD_ALIGN_EN                               => PCS_WORD_ALIGN_EN[0] ,
     RX_POLARITY_INVERT                              => RX_POLARITY_INVERT[0] ,
     CEB_ADETECT_EN                                  => CEB_ADETECT_EN[0] ,
     PCS_MCB_EXT_EN                                  => PCS_MCB_EXT_EN[0] ,
     PCS_NEAREND_LOOP                                => PCS_NEAREND_LOOP[0] ,
     PCS_FAREND_LOOP                                 => PCS_FAREND_LOOP[0] ,
     PMA_NEAREND_PLOOP                               => PMA_NEAREND_PLOOP[0] ,
     PMA_NEAREND_SLOOP                               => PMA_NEAREND_SLOOP[0] ,
     PMA_FAREND_PLOOP                                => PMA_FAREND_PLOOP[0] ,
     PCS_RX_MCB_STATUS                               => PCS_RX_MCB_STATUS[0] , 
     PCS_LSM_SYNCED                                  => PCS_LSM_SYNCED[0] , 
     RDATA                                           => RDATA_0 , 
     RCLK2FABRIC                                     => RCLK2FABRIC[0] , 
     TCLK2FABRIC                                     => TCLK2FABRIC[0] , 
    //Lanes
     LANE_PD                                         => LANE_PD_0 ,
     LANE_RST                                        => LANE_RST_0 ,
     RX_LANE_PD                                      => RX_LANE_PD_0 , 
     RX_PMA_RST                                      => RX_PMA_RST_0 ,
     CTLE_ADP_RST                                    => CTLE_ADP_RST_0 ,
     RX_SIGDET_STATUS                                => RX_SIGDET_STATUS_0 , 
     RX_SATA_COMINIT                                 => RX_SATA_COMINIT_0 , 
     RX_SATA_COMWAKE                                 => RX_SATA_COMWAKE_0 , 
     RX_LS_DATA                                      => RX_LS_DATA_0 , 
     RX_READY                                        => RX_READY_0 , 
     TEST_STATUS                                     => TEST_STATUS_0 , 
     TX_DEEMP                                        => TX_DEEMP_0 ,
     TX_LS_DATA                                      => TX_LS_DATA_0 ,
     TX_BEACON_EN                                    => TX_BEACON_EN_0 ,
     TX_SWING                                        => TX_SWING_0 ,
     TX_RXDET_REQ                                    => TX_RXDET_REQ_0 ,
     TX_RATE                                         => TX_RATE_0 ,
     TX_BUSWIDTH                                     => TX_BUSWIDTH_0 ,
     TX_MARGIN                                       => TX_MARGIN_0 ,
     TX_RXDET_STATUS                                 => TX_RXDET_STATUS_0 , 
     TX_PMA_RST                                      => TX_PMA_RST_0 ,
     TX_LANE_PD_CLKPATH                              => TX_LANE_PD_CLKPATH_0 ,
     TX_LANE_PD_PISO                                 => TX_LANE_PD_PISO_0 ,
     TX_LANE_PD_DRIVER                               => TX_LANE_PD_DRIVER_0 ,
     RX_RATE                                         => RX_RATE_0 ,
     RX_BUSWIDTH                                     => RX_BUSWIDTH_0 ,
     RX_HIGHZ                                        => RX_HIGHZ_0 ,
     CA_ALIGN_RX                                     => CA_ALIGN_RX[0] , 
     CA_ALIGN_TX                                     => CA_ALIGN_TX[0] , 
     CIM_CLK_ALIGNER_RX                              => CIM_CLK_ALIGNER_RX0 ,
     CIM_CLK_ALIGNER_TX                              => CIM_CLK_ALIGNER_TX0 ,
     CIM_DYN_DLY_SEL_RX                              => CIM_DYN_DLY_SEL_RX0 ,
     CIM_DYN_DLY_SEL_TX                              => CIM_DYN_DLY_SEL_TX0 ,
     CIM_START_ALIGN_RX                              => CIM_START_ALIGN_RX0 ,
     CIM_START_ALIGN_TX                              => CIM_START_ALIGN_TX0 ,

//////////New added signal/////////////////////////////////////////////////////////
     PMA_RCLK                                        => ntSIG_IN0_0 ,
     MCB_RCLK                                        => ntSIG_OUT_0 ,

     SYNC                                            => SYNC_CH0 ,

     RATE_CHANGE                                     => RATE_CHANGE_CH0 ,

     PLL_LOCK_SEL                                    => PLL_LOCK_SEL_0 ,

//////////cin and cout/////////////////////////////////////////////////////////
     RFIFO_EN_CB_CIN                                 => 1'b0 ,//from 
     RFIFO_EN_AFTER_CTC_CIN                          => 1'b0 ,
     RFIFO_EN_AFTER_CTC_GB_CIN                       => 1'b0 ,
     RFIFO_EN_BRIDGE_CIN                             => 1'b0 ,
     TFIFO_EN_PCS_TX_CIN                             => 1'b0 ,
     TFIFO_EN_BRIDGE_CIN                             => 1'b0 ,
     PCS_TCLK_EN_CIN                                 => 1'b0 ,
     GEAR_TCLK_EN_CIN                                => 1'b0 ,
     APATTERN_MATCH_LSB_CIN                          => 1'b0 ,
     APATTERN_MATCH_MSB_CIN                          => 1'b0 ,
     APATTERN_STATUS_CIN                             => ntAPATTERN_STATUS_CIN_0 ,
     APATTERN_SEACHING_PROC_CIN                      => 1'b0 ,
     CB_RCLK_EN_CIN                                  => 1'b0 ,
     AFTER_CTC_RCLK_EN_CIN                           => 1'b0 ,
     AFTER_CTC_RCLK_EN_GB_CIN                        => 1'b0 ,
     SKIP_ADD_MCB_CIN                                => 1'b0 ,
     SKIP_DEL_MCB_CIN                                => 1'b0 ,
     SKIP_DEL_LSB_MCB_CIN                            => 1'b0 ,
     SKIP_ADD_LSB_MCB_CIN                            => 1'b0 ,
     CTC_RD_FIFO_CIN                                 => 1'b0 ,

     APATTERN_MATCH_LSB_COUT                         => ntAPATTERN_MATCH_LSB_COUT_0 , 
     APATTERN_MATCH_MSB_COUT                         => ntAPATTERN_MATCH_MSB_COUT_0 , 
     //APATTERN_STATUS_COUT                            =>  , 
     APATTERN_SEACHING_PROC_COUT                     => ntAPATTERN_SEACHING_PROC_COUT_0 , 
     RFIFO_EN_CB_COUT                                => ntRFIFO_EN_CB_COUT_0 ,
      
     RFIFO_EN_BRIDGE_COUT                            => ntRFIFO_EN_BRIDGE_COUT_0      ,
     RFIFO_EN_AFTER_CTC_COUT                         => ntRFIFO_EN_AFTER_CTC_COUT_0   ,
     RFIFO_EN_AFTER_CTC_GB_COUT                      => ntRFIFO_EN_AFTER_CTC_GB_COUT_0, 
     CB_RCLK_EN_COUT                                 => ntCB_RCLK_EN_COUT_0           ,
     AFTER_CTC_RCLK_EN_COUT                          => ntAFTER_CTC_RCLK_EN_COUT_0    ,
     AFTER_CTC_RCLK_EN_GB_COUT                       => ntAFTER_CTC_RCLK_EN_GB_COUT_0 ,
     TFIFO_EN_PCS_TX_COUT                            => ntTFIFO_EN_PCS_TX_COUT_0      ,
     TFIFO_EN_BRIDGE_COUT                            => ntTFIFO_EN_BRIDGE_COUT_0      ,
     PCS_TCLK_EN_COUT                                => ntPCS_TCLK_EN_COUT_0          ,
     GEAR_TCLK_EN_COUT                               => ntGEAR_TCLK_EN_COUT_0         ,
     SKIP_ADD_MCB_COUT                               => ntSKIP_ADD_MCB_COUT_0         ,
     SKIP_DEL_MCB_COUT                               => ntSKIP_DEL_MCB_COUT_0         ,
     SKIP_ADD_LSB_MCB_COUT                           => ntSKIP_ADD_LSB_MCB_COUT_0     ,
     SKIP_DEL_LSB_MCB_COUT                           => ntSKIP_DEL_LSB_MCB_COUT_0     ,
     CTC_RD_FIFO_COUT                                => ntCTC_RD_FIFO_COUT_0          ,

//////////from PLL/////////////////////////////////////////////////////////
    //clk
     CLK_TXP                                         => CLK_TXP_0 ,
     CLK_TXN                                         => CLK_TXN_0 ,
     CLK_RX0                                         => CLK_RX0_0 ,
     CLK_RX180                                       => CLK_RX180_0 ,
     CLK_RX90                                        => CLK_RX90_0 ,
     CLK_RX270                                       => CLK_RX270_0 ,

    //others
     PLL_PD_I                                        => PLL_PD_I_0 ,
     PLL_RESET_I                                     => PLL_RESET_I_0 ,
     PLL_REFCLK_I                                    => PLL_REFCLK_I_0 ,

     //PLL_RES_TRIM_I                                  => RESCAL_I_CODE_O_0 ,
    
//////////out////////////////////////////////////////////////////////
     TXPCLK_PLL                                      => TXPCLK_PLL_0 //being choosed in module pma_rate_change for PLL
   
   );   
   
};

