

================================================================
== Vitis HLS Report for 'Filter_HW'
================================================================
* Date:           Wed Oct 25 22:18:56 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ese532_hw7
* Solution:       P3 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   336746|   336746|  2.245 ms|  2.245 ms|  336747|  336747|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2    |   170370|   170370|       631|          -|          -|   270|        no|
        | + VITIS_LOOP_44_3   |        8|        8|         3|          1|          1|     6|       yes|
        | + VITIS_LOOP_45_4   |      478|      478|         6|          1|          1|   474|       yes|
        |- VITIS_LOOP_101_2   |   166374|   166374|       351|          -|          -|   474|        no|
        | + VITIS_LOOP_102_3  |       10|       10|         5|          1|          1|     6|       yes|
        | + VITIS_LOOP_103_4  |      336|      336|        74|          1|          1|   264|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|   1179|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     713|    973|    -|
|Memory           |       64|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|   1511|    -|
|Register         |        -|    -|    1642|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       66|    3|    2355|   3951|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       15|   ~0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  176|  296|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  537|  677|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  713|  973|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_10ns_10s_12_4_1_U2  |mac_muladd_3ns_10ns_10s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U1  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U3  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory | Module| BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    |Temp_U  |Temp   |       64|  0|   0|    0|  127980|    8|     1|      1023840|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    |Total   |       |       64|  0|   0|    0|  127980|    8|     1|      1023840|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Sum_1_fu_1716_p2                     |         +|   0|  0|  23|          16|          16|
    |Sum_fu_1436_p2                       |         +|   0|  0|  23|          16|          16|
    |add_ln101_fu_1456_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln102_1_fu_1496_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln102_2_fu_1490_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln103_fu_1527_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln112_1_fu_1555_p2               |         +|   0|  0|  64|          17|          17|
    |add_ln112_2_fu_1539_p2               |         +|   0|  0|  24|          17|           9|
    |add_ln112_fu_1549_p2                 |         +|   0|  0|  64|          17|          12|
    |add_ln116_1_fu_1679_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln119_1_fu_1570_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln119_fu_1565_p2                 |         +|   0|  0|  64|          64|          64|
    |add_ln43_1_fu_988_p2                 |         +|   0|  0|  24|          17|           9|
    |add_ln43_fu_982_p2                   |         +|   0|  0|  16|           9|           1|
    |add_ln44_1_fu_1062_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln44_fu_1108_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln45_fu_1270_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln58_1_fu_1399_p2                |         +|   0|  0|  22|          15|          15|
    |add_ln61_fu_1290_p2                  |         +|   0|  0|  24|          17|          17|
    |empty_45_fu_1034_p2                  |         +|   0|  0|  71|          64|          64|
    |empty_51_fu_1245_p2                  |         +|   0|  0|  71|          64|          64|
    |tmp16_fu_1343_p2                     |         +|   0|  0|  16|           9|           9|
    |tmp24_fu_1361_p2                     |         +|   0|  0|  16|           9|           9|
    |tmp26_fu_1367_p2                     |         +|   0|  0|  16|           9|           9|
    |tmp2821_fu_1623_p2                   |         +|   0|  0|  16|           9|           9|
    |tmp30_fu_1641_p2                     |         +|   0|  0|  16|           9|           9|
    |tmp32_fu_1647_p2                     |         +|   0|  0|  16|           9|           9|
    |empty_44_fu_1024_p2                  |         -|   0|  0|  26|          19|          19|
    |grp_fu_1746_p2                       |         -|   0|  0|  23|          16|          16|
    |grp_fu_1764_p2                       |         -|   0|  0|  23|          16|          16|
    |tmp27_fu_1389_p2                     |         -|   0|  0|  21|          14|          14|
    |tmp33_fu_1669_p2                     |         -|   0|  0|  21|          14|          14|
    |ap_block_pp0_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state148_pp1_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state165_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state166_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state234_pp3_stage0_iter73  |       and|   0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op358_read_state74      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op475_read_state148     |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_1462_p2                |      icmp|   0|  0|  11|           9|           7|
    |icmp_ln102_fu_1480_p2                |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln103_fu_1533_p2                |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln43_fu_994_p2                  |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln44_1_fu_1078_p2               |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln44_2_fu_1084_p2               |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln44_3_fu_1090_p2               |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln44_4_fu_1096_p2               |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln44_5_fu_1102_p2               |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln44_fu_1068_p2                 |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln45_fu_1276_p2                 |      icmp|   0|  0|  11|           9|           7|
    |ap_block_pp3_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                      |        or|   0|  0|   2|           1|           1|
    |empty_50_fu_1236_p2                  |        or|   0|  0|  19|          19|           3|
    |or_ln44_1_fu_1137_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln44_2_fu_1148_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_1133_p2                   |        or|   0|  0|   2|           1|           1|
    |Input_local_6_10_fu_1215_p3          |    select|   0|  0|   8|           1|           8|
    |Input_local_6_11_fu_1222_p3          |    select|   0|  0|   8|           1|           8|
    |Input_local_6_13_fu_1229_p3          |    select|   0|  0|   8|           1|           8|
    |Input_local_6_2_fu_1154_p3           |    select|   0|  0|   8|           1|           8|
    |Input_local_6_4_fu_1169_p3           |    select|   0|  0|   8|           1|           8|
    |Input_local_6_6_fu_1192_p3           |    select|   0|  0|   8|           1|           8|
    |Input_local_6_8_fu_1207_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln44_2_fu_1162_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln44_4_fu_1177_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln44_5_fu_1184_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln44_7_fu_1200_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln44_fu_1141_p3               |    select|   0|  0|   8|           1|           8|
    |shl_ln119_2_fu_1735_p2               |       shl|   0|  0|  35|          16|          16|
    |shl_ln119_fu_1509_p2                 |       shl|   0|  0|   5|           1|           2|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |xor_ln101_fu_1740_p2                 |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1179|         718|         724|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                     | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Input_local_1130_1_reg_722                    |    9|          2|    8|         16|
    |Input_local_1_2_reg_529                       |    9|          2|    8|         16|
    |Input_local_1_5_1_reg_379                     |    9|          2|    8|         16|
    |Input_local_1_6_1_reg_368                     |    9|          2|    8|         16|
    |Input_local_1_reg_969                         |    9|          2|    8|         16|
    |Input_local_2_1_reg_711                       |    9|          2|    8|         16|
    |Input_local_2_3_reg_956                       |    9|          2|    8|         16|
    |Input_local_2_reg_516                         |    9|          2|    8|         16|
    |Input_local_3_1_reg_700                       |    9|          2|    8|         16|
    |Input_local_3_3_reg_943                       |    9|          2|    8|         16|
    |Input_local_3_reg_503                         |    9|          2|    8|         16|
    |Input_local_4_1_reg_689                       |    9|          2|    8|         16|
    |Input_local_4_3_reg_930                       |    9|          2|    8|         16|
    |Input_local_4_reg_490                         |    9|          2|    8|         16|
    |Input_local_5_1_reg_678                       |    9|          2|    8|         16|
    |Input_local_5_3_reg_917                       |    9|          2|    8|         16|
    |Input_local_5_reg_477                         |    9|          2|    8|         16|
    |Input_local_6_12_reg_423                      |    9|          2|    8|         16|
    |Input_local_6_1_reg_667                       |    9|          2|    8|         16|
    |Input_local_6_3_reg_905                       |    9|          2|    8|         16|
    |Input_local_6_5_reg_390                       |    9|          2|    8|         16|
    |Input_local_6_7_reg_401                       |    9|          2|    8|         16|
    |Input_local_6_9_reg_412                       |    9|          2|    8|         16|
    |Input_local_6_reg_465                         |    9|          2|    8|         16|
    |Temp_address0                                 |   20|          4|   17|         68|
    |X_1_reg_454                                   |    9|          2|    9|         18|
    |X_reg_644                                     |    9|          2|    9|         18|
    |Y_1_reg_883                                   |    9|          2|    9|         18|
    |Y_reg_323                                     |    9|          2|    9|         18|
    |ap_NS_fsm                                     |  802|        152|    1|        152|
    |ap_done                                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5                       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4                       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter73                      |    9|          2|    1|          2|
    |ap_phi_mux_Input_local_1130_2_phi_fu_862_p12  |   14|          3|    8|         24|
    |ap_phi_mux_Input_local_1_2_phi_fu_533_p4      |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_1_phi_fu_973_p4        |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_2_2_phi_fu_837_p12     |   14|          3|    8|         24|
    |ap_phi_mux_Input_local_2_3_phi_fu_960_p4      |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_2_phi_fu_520_p4        |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_3_2_phi_fu_812_p12     |   14|          3|    8|         24|
    |ap_phi_mux_Input_local_3_3_phi_fu_947_p4      |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_3_phi_fu_507_p4        |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_4_2_phi_fu_787_p12     |   14|          3|    8|         24|
    |ap_phi_mux_Input_local_4_3_phi_fu_934_p4      |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_4_phi_fu_494_p4        |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_5_2_phi_fu_762_p12     |   14|          3|    8|         24|
    |ap_phi_mux_Input_local_5_3_phi_fu_921_p4      |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_5_phi_fu_481_p4        |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_6_2_57_phi_fu_737_p12  |   14|          3|    8|         24|
    |ap_phi_mux_Input_local_6_3_phi_fu_909_p4      |    9|          2|    8|         16|
    |ap_phi_mux_Input_local_6_phi_fu_469_p4        |    9|          2|    8|         16|
    |ap_phi_mux_empty_49_phi_fu_448_p4             |   14|          3|   16|         48|
    |ap_phi_mux_empty_54_phi_fu_556_p4             |   14|          3|   16|         48|
    |ap_phi_mux_i_1_phi_fu_659_p4                  |    9|          2|    3|          6|
    |gmem_ARADDR                                   |   14|          3|   64|        192|
    |gmem_ARLEN                                    |   14|          3|   32|         96|
    |gmem_blk_n_AR                                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                                 |    9|          2|    1|          2|
    |gmem_blk_n_B                                  |    9|          2|    1|          2|
    |gmem_blk_n_R                                  |    9|          2|    1|          2|
    |gmem_blk_n_W                                  |    9|          2|    1|          2|
    |i_1_reg_655                                   |    9|          2|    3|          6|
    |i_reg_357                                     |    9|          2|    3|          6|
    |indvar_reg_346                                |    9|          2|    3|          6|
    |indvars_iv1_reg_634                           |    9|          2|    1|          2|
    |phi_mul1_reg_894                              |    9|          2|   17|         34|
    |phi_mul_reg_334                               |    9|          2|   17|         34|
    |shiftreg170_reg_434                           |    9|          2|    8|         16|
    |shiftreg_reg_542                              |    9|          2|    8|         16|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                         | 1511|        308|  593|       1546|
    +----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Input_local_1130_0_reg_622          |    8|   0|    8|          0|
    |Input_local_1130_1_reg_722          |    8|   0|    8|          0|
    |Input_local_1_1_0_reg_311           |    8|   0|    8|          0|
    |Input_local_1_2_0_reg_299           |    8|   0|    8|          0|
    |Input_local_1_2_reg_529             |    8|   0|    8|          0|
    |Input_local_1_3_0_reg_287           |    8|   0|    8|          0|
    |Input_local_1_4_0_reg_275           |    8|   0|    8|          0|
    |Input_local_1_5_0_reg_263           |    8|   0|    8|          0|
    |Input_local_1_5_1_reg_379           |    8|   0|    8|          0|
    |Input_local_1_6_0_reg_251           |    8|   0|    8|          0|
    |Input_local_1_6_1_reg_368           |    8|   0|    8|          0|
    |Input_local_1_reg_969               |    8|   0|    8|          0|
    |Input_local_2_0_reg_610             |    8|   0|    8|          0|
    |Input_local_2_1_reg_711             |    8|   0|    8|          0|
    |Input_local_2_3_reg_956             |    8|   0|    8|          0|
    |Input_local_2_reg_516               |    8|   0|    8|          0|
    |Input_local_3_0_reg_598             |    8|   0|    8|          0|
    |Input_local_3_1_reg_700             |    8|   0|    8|          0|
    |Input_local_3_3_reg_943             |    8|   0|    8|          0|
    |Input_local_3_reg_503               |    8|   0|    8|          0|
    |Input_local_4_0_reg_586             |    8|   0|    8|          0|
    |Input_local_4_1_reg_689             |    8|   0|    8|          0|
    |Input_local_4_3_reg_930             |    8|   0|    8|          0|
    |Input_local_4_reg_490               |    8|   0|    8|          0|
    |Input_local_5_0_reg_574             |    8|   0|    8|          0|
    |Input_local_5_1_reg_678             |    8|   0|    8|          0|
    |Input_local_5_3_reg_917             |    8|   0|    8|          0|
    |Input_local_5_reg_477               |    8|   0|    8|          0|
    |Input_local_6_0_reg_562             |    8|   0|    8|          0|
    |Input_local_6_12_reg_423            |    8|   0|    8|          0|
    |Input_local_6_1_reg_667             |    8|   0|    8|          0|
    |Input_local_6_3_reg_905             |    8|   0|    8|          0|
    |Input_local_6_5_reg_390             |    8|   0|    8|          0|
    |Input_local_6_7_reg_401             |    8|   0|    8|          0|
    |Input_local_6_9_reg_412             |    8|   0|    8|          0|
    |Input_local_6_reg_465               |    8|   0|    8|          0|
    |Temp_load_reg_2041                  |    8|   0|    8|          0|
    |X_1_reg_454                         |    9|   0|    9|          0|
    |X_reg_644                           |    9|   0|    9|          0|
    |Y_1_reg_883                         |    9|   0|    9|          0|
    |Y_reg_323                           |    9|   0|    9|          0|
    |add_ln101_reg_1963                  |    9|   0|    9|          0|
    |add_ln102_2_reg_1996                |    3|   0|    3|          0|
    |add_ln116_1_reg_2057                |   15|   0|   15|          0|
    |add_ln43_1_reg_1790                 |   17|   0|   17|          0|
    |add_ln43_reg_1785                   |    9|   0|    9|          0|
    |add_ln58_1_reg_1953                 |   15|   0|   15|          0|
    |add_ln61_reg_1922                   |   17|   0|   17|          0|
    |ap_CS_fsm                           |  151|   0|  151|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9             |    1|   0|    1|          0|
    |ap_rst_n_inv                        |    1|   0|    1|          0|
    |ap_rst_reg_1                        |    1|   0|    1|          0|
    |ap_rst_reg_2                        |    1|   0|    1|          0|
    |empty_44_reg_1798                   |   14|   0|   19|          5|
    |empty_48_reg_1823                   |    1|   0|    1|          0|
    |empty_48_reg_1823_pp0_iter1_reg     |    1|   0|    1|          0|
    |gmem_addr_1_read_reg_1927           |   16|   0|   16|          0|
    |gmem_addr_1_reg_1903                |   64|   0|   64|          0|
    |gmem_addr_2_reg_2035                |   64|   0|   64|          0|
    |gmem_addr_read_reg_1863             |   16|   0|   16|          0|
    |gmem_addr_reg_1803                  |   64|   0|   64|          0|
    |i_1_reg_655                         |    3|   0|    3|          0|
    |i_reg_357                           |    3|   0|    3|          0|
    |icmp_ln102_reg_1987                 |    1|   0|    1|          0|
    |icmp_ln103_reg_2021                 |    1|   0|    1|          0|
    |icmp_ln44_1_reg_1827                |    1|   0|    1|          0|
    |icmp_ln44_1_reg_1827_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln44_2_reg_1833                |    1|   0|    1|          0|
    |icmp_ln44_2_reg_1833_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln44_3_reg_1838                |    1|   0|    1|          0|
    |icmp_ln44_3_reg_1838_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln44_4_reg_1845                |    1|   0|    1|          0|
    |icmp_ln44_4_reg_1845_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln44_5_reg_1851                |    1|   0|    1|          0|
    |icmp_ln44_5_reg_1851_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln44_reg_1819                  |    1|   0|    1|          0|
    |icmp_ln44_reg_1819_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln45_reg_1914                  |    1|   0|    1|          0|
    |indvar_reg_346                      |    3|   0|    3|          0|
    |indvars_iv1_reg_634                 |    1|   0|    1|          0|
    |phi_mul1_reg_894                    |   17|   0|   17|          0|
    |phi_mul_reg_334                     |   17|   0|   17|          0|
    |shiftreg170_reg_434                 |    8|   0|    8|          0|
    |shiftreg_reg_542                    |    8|   0|    8|          0|
    |shl_ln119_2_reg_2067                |   16|   0|   16|          0|
    |shl_ln119_reg_2006                  |    2|   0|    2|          0|
    |tmp24_reg_1947                      |    9|   0|    9|          0|
    |tmp24_reg_1947_pp1_iter3_reg        |    9|   0|    9|          0|
    |tmp30_reg_2051                      |    9|   0|    9|          0|
    |tmp30_reg_2051_pp3_iter2_reg        |    9|   0|    9|          0|
    |trunc_ln45_reg_1918                 |    1|   0|    1|          0|
    |trunc_ln54_reg_1932                 |    8|   0|    8|          0|
    |zext_ln101_1_reg_1977               |    9|   0|   17|          8|
    |zext_ln101_2_reg_1982               |    9|   0|   12|          3|
    |zext_ln101_reg_1972                 |    9|   0|   64|         55|
    |zext_ln103_reg_2011                 |    1|   0|   16|         15|
    |add_ln116_1_reg_2057                |   64|  32|   15|          0|
    |add_ln58_1_reg_1953                 |   64|  32|   15|          0|
    |add_ln61_reg_1922                   |   64|  32|   17|          0|
    |gmem_addr_2_reg_2035                |   64|  32|   64|          0|
    |i_1_reg_655                         |   64|  32|    3|          0|
    |icmp_ln102_reg_1987                 |   64|  32|    1|          0|
    |icmp_ln103_reg_2021                 |   64|  32|    1|          0|
    |icmp_ln45_reg_1914                  |   64|  32|    1|          0|
    |trunc_ln45_reg_1918                 |   64|  32|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1642| 288| 1270|         86|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     Filter_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     Filter_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     Filter_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

