
istflow -prj "/home/andy/Downloads/tmp/raw_colorbar/test.rvl" -design "raw_colorbar_raw_colorbar.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="11"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="6"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "/opt/lscc/diamond/3.11_x64/tcltk/bin/tclsh" "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/test_generate.tcl".
all messages logged in file /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_error.log

Analyzing Verilog file /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/test/top_la0_bb.v. VERI-1482
all messages logged in file /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_error.log

Analyzing Verilog file /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_reveal_coretop.v. VERI-1482
Analyzing Verilog file /home/andy/Downloads/tmp/raw_colorbar/top.v. VERI-1482
Analyzing Verilog file /home/andy/Downloads/tmp/raw_colorbar/clarity/pll_sensor_clk.v. VERI-1482
Analyzing Verilog file /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar_gen.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/raw_colorbar/top.v(1): " arg1="top" arg2="/home/andy/Downloads/tmp/raw_colorbar/top.v" arg3="1"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/raw_colorbar/top.v(67): " arg1="top" arg2="/home/andy/Downloads/tmp/raw_colorbar/top.v" arg3="67"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/raw_colorbar/clarity/pll_sensor_clk.v(99): " arg1="pll_sensor_clk_uniq_1" arg2="/home/andy/Downloads/tmp/raw_colorbar/clarity/pll_sensor_clk.v" arg3="99"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar_gen.v(533): " arg1="raw_colorbar_gen_uniq_1" arg2="/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar_gen.v" arg3="533"  />
(VERI-1491) Pretty printing all modules in library work to file /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v
Lpf file '/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar.lpf' is updated.

synpwrap -msg -prj "raw_colorbar_raw_colorbar_synplify.tcl" -log "raw_colorbar_raw_colorbar.srf"
Copyright (C) 1992-2019 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.11.0.396.4
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />
Running in Lattice mode

Starting:    /opt/lscc/diamond/3.11_x64/synpbase/linux_a_64/mbin/synbatch
Install:     /opt/lscc/diamond/3.11_x64/synpbase
Hostname:    debian-dell
Date:        Thu Apr 23 09:47:05 2020
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch raw_colorbar_raw_colorbar_synplify.tcl
ProductType: synplify_pro




log file: "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.srr"
Running: raw_colorbar in foreground

Running proj_1|raw_colorbar

Running Flow: compile (Compile) on proj_1|raw_colorbar
# Thu Apr 23 09:47:05 2020

Running Flow: compile_flow (Compile Process) on proj_1|raw_colorbar
# Thu Apr 23 09:47:05 2020

Running: compiler (Compile Input) on proj_1|raw_colorbar
# Thu Apr 23 09:47:05 2020
Copied /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/synwork/raw_colorbar_raw_colorbar_comp.srs to /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.srs

compiler completed
# Thu Apr 23 09:47:07 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|raw_colorbar
# Thu Apr 23 09:47:07 2020

multi_srs_gen completed
# Thu Apr 23 09:47:07 2020

Return Code: 0
Run Time:00h:00m:00s
Copied /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/synwork/raw_colorbar_raw_colorbar_mult.srs to /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.srs
Copied /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.srr to /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.srf
Complete: Compile Process on proj_1|raw_colorbar

Running: premap (Premap) on proj_1|raw_colorbar
# Thu Apr 23 09:47:07 2020

premap completed with warnings
# Thu Apr 23 09:47:08 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|raw_colorbar

Running Flow: map (Map) on proj_1|raw_colorbar
# Thu Apr 23 09:47:08 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|raw_colorbar
# Thu Apr 23 09:47:08 2020
Copied /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/synwork/raw_colorbar_raw_colorbar_m.srm to /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.srm

fpga_mapper completed with warnings
# Thu Apr 23 09:47:11 2020

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|raw_colorbar
Copied /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.srr to /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.srf
Complete: Logic Synthesis on proj_1|raw_colorbar
TCL script complete: "raw_colorbar_raw_colorbar_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/proj_1.prj
batch mode default:no
Child process exit with 0.

==contents of raw_colorbar_raw_colorbar.srf
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: /opt/lscc/diamond/3.11_x64/synpbase
#OS: Linux 
#Hostname: debian-dell

# Thu Apr 23 09:47:05 2020

#Implementation: raw_colorbar


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : raw_colorbar
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : raw_colorbar
Synopsys Verilog Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/machxo3lf.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v" (library work)
@I::"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v" (library work)
@I::"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_la0_gen.v" (library work)
@I::"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v" (library work)
Verilog syntax check successful!
File /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v changed - recompiling
File /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_la0_gen.v changed - recompiling
File /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v changed - recompiling
Selecting top level module top
@N: CG364 :"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/machxo3lf.v":1759:7:1759:10|Synthesizing module OSCH in library work.
Running optimization stage 1 on OSCH .......
@N: CG364 :"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/machxo3lf.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/machxo3lf.v":1696:7:1696:13|Synthesizing module EHXPLLJ in library work.
Running optimization stage 1 on EHXPLLJ .......
@N: CG364 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":730:7:730:27|Synthesizing module pll_sensor_clk_uniq_1 in library work.
Running optimization stage 1 on pll_sensor_clk_uniq_1 .......
@N: CG364 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":805:7:805:29|Synthesizing module raw_colorbar_gen_uniq_1 in library work.
Running optimization stage 1 on raw_colorbar_gen_uniq_1 .......
@W: CL169 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":924:4:924:9|Pruning unused register ative_line_cnt[11:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Pruning unused register fv_cnt[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Pruning unused register q_fv. Make sure that there are no unused intermediate registers.
@N: CG364 :"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/machxo3lf.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Running optimization stage 1 on rvl_jtag_int_37s_3s_0s_0s_6s_37s_37s .......
Running optimization stage 1 on rvl_decode_3s_3s .......
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ram_dp_Z2 .......
Running optimization stage 1 on rvl_te_Z1 .......
Running optimization stage 1 on pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4 .......
Running optimization stage 1 on rvl_te_Z3 .......
Running optimization stage 1 on rvl_tcnt_3s_3s_1_0s .......
@N: CG364 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v":11:7:11:18|Synthesizing module top_la0_trig in library work.
Running optimization stage 1 on top_la0_trig .......
Running optimization stage 1 on pmi_ram_dp_Z6 .......
Running optimization stage 1 on rvl_tm_Z5 .......
@N: CG364 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_la0_gen.v":12:7:12:13|Synthesizing module top_la0 in library work.
Running optimization stage 1 on top_la0 .......
@N: CG364 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:9:1164:12|*Output jtck has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:15:1164:18|*Output jtdi has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:21:1164:26|*Output jshift has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:29:1164:35|*Output jupdate has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:38:1164:42|*Output jrstn has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:45:1164:48|*Output jce2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:51:1164:59|*Output ip_enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.
@W: CG360 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
Running optimization stage 1 on reveal_coretop .......
@N: CG364 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":77:7:77:9|Synthesizing module top in library work.
@W: CS263 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":85:46:85:46|Port-width mismatch for port STDBY. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":82:11:82:14|Removing wire test, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":82:11:82:14|*Output test has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CL189 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":86:4:86:9|Register bit reset_n is always 1.
Running optimization stage 2 on top .......
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on top_la0 .......
@N: CL159 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_la0_gen.v":55:7:55:13|Input reset_n is unused.
@N: CL159 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_la0_gen.v":68:7:68:16|Input trigger_en is unused.
Running optimization stage 2 on pmi_ram_dp_Z6 .......
Running optimization stage 2 on rvl_tm_Z5 .......
Running optimization stage 2 on top_la0_trig .......
Running optimization stage 2 on rvl_tcnt_3s_3s_1_0s .......
Running optimization stage 2 on pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4 .......
Running optimization stage 2 on rvl_te_Z3 .......
Extracted state machine for register next_then_shift
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on pmi_ram_dp_Z2 .......
Running optimization stage 2 on rvl_te_Z1 .......
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_3s_3s .......
Running optimization stage 2 on rvl_jtag_int_37s_3s_0s_0s_6s_37s_37s .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on raw_colorbar_gen_uniq_1 .......
@W: CL190 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":1297:4:1297:9|Pruning register bits 9 to 1 of raw_data[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Pruning register bits 11 to 10 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":932:4:932:9|Pruning register bits 23 to 17 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":932:4:932:9|Pruning register bits 15 to 9 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":932:4:932:9|Pruning register bits 7 to 1 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Pruning register bit 11 of pixcnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on pll_sensor_clk_uniq_1 .......
Running optimization stage 2 on EHXPLLJ .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on OSCH .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 23 09:47:06 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : raw_colorbar
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 23 09:47:06 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/synwork/raw_colorbar_raw_colorbar_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 23 09:47:06 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Database state : /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/synwork/|raw_colorbar
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode
File /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/synwork/raw_colorbar_raw_colorbar_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Apr 23 09:47:07 2020

###########################################################]
# Thu Apr 23 09:47:07 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : raw_colorbar
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar_scck.rpt 
Printing clock  summary report in "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":82:11:82:14|Tristate driver test (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Removing sequential instance vsync (in view: work.raw_colorbar_gen_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Removing sequential instance hsync (in view: work.raw_colorbar_gen_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
syn_allowed_resources : blockrams=442  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)



Clock Summary
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                    100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                          
0 -       top|w_pixclk                              100.0 MHz     10.000        inferred     Inferred_clkgroup_1     289  
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     281  
==========================================================================================================================



Clock Load Summary
***********************

                                          Clock     Source                                                             Clock Pin                                                            Non-clock Pin     Non-clock Pin                                                              
Clock                                     Load      Pin                                                                Seq Example                                                          Seq Example       Comb Example                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    0         -                                                                  -                                                                    -                 -                                                                          
                                                                                                                                                                                                                                                                                         
top|w_pixclk                              289       u_pll_sensor_clk.PLLInst_0.CLKOP(EHXPLLJ)                          top_reveal_coretop_instance.top_la0_inst_0.tm_u.sample_en_d.C        -                 -                                                                          
                                                                                                                                                                                                                                                                                         
reveal_coretop|jtck_inferred_clock[0]     281       top_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_first_rd_d1.C     -                 top_reveal_coretop_instance.top_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
=========================================================================================================================================================================================================================================================================================

@W: MT529 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":857:4:857:9|Found inferred clock top|w_pixclk which controls 289 sequential elements including u_raw_colorbar_gen.linecnt[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 570 clock pin(s) of sequential element(s)
0 instances converted, 570 sequential instances remain driven by gated/generated clocks

============================================================================= Gated/Generated Clocks =============================================================================
Clock Tree ID     Driving Element                                        Drive Element Type     Unconverted Fanout     Sample Instance                     Explanation            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       u_pll_sensor_clk.PLLInst_0.CLKOP                       EHXPLLJ                289                    u_raw_colorbar_gen.linecnt[9:0]     Black box on clock path
@KP:ckid0_3       top_reveal_coretop_instance.jtagconn16_inst_0.jtck     jtagconn16             281                    ENCRYPTED                           Black box on clock path
==================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 59MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 23 09:47:08 2020

###########################################################]
# Thu Apr 23 09:47:08 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : raw_colorbar
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MO111 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":82:11:82:14|Tristate driver test (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MF237 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":1310:52:1310:68|Generating a type rem remainder 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@N: MO231 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":917:4:917:9|Found counter in view:work.raw_colorbar_gen_uniq_1(verilog) instance color_cntr[11:0] 
@N: MO231 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Found counter in view:work.raw_colorbar_gen_uniq_1(verilog) instance rstn_cnt[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 148MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 151MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 151MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 151MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 151MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   -14.52ns		 668 /       556
   2		0h:00m:01s		   -14.49ns		 665 /       556
   3		0h:00m:01s		   -14.49ns		 665 /       556
   4		0h:00m:01s		   -14.49ns		 665 /       556
   5		0h:00m:01s		   -14.49ns		 665 /       556
   6		0h:00m:01s		   -14.49ns		 665 /       556

   7		0h:00m:01s		   -14.05ns		 670 /       556
   8		0h:00m:01s		   -14.49ns		 671 /       556

   9		0h:00m:01s		   -14.05ns		 669 /       556
  10		0h:00m:01s		   -14.05ns		 670 /       556
  11		0h:00m:01s		   -14.07ns		 671 /       556

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MO111 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":82:11:82:14|Tristate driver test_obuft.un1[0] (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.
@W: MO161 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Register bit u_raw_colorbar_gen.rstn_cnt[7] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing sequential instance u_raw_colorbar_gen.rstn_cnt[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing sequential instance u_raw_colorbar_gen.rstn_cnt[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing sequential instance u_raw_colorbar_gen.rstn_cnt[4] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing sequential instance u_raw_colorbar_gen.rstn_cnt[3] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing sequential instance u_raw_colorbar_gen.rstn_cnt[2] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing sequential instance u_raw_colorbar_gen.rstn_cnt[1] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing sequential instance u_raw_colorbar_gen.rstn_cnt[0] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN114 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_s_0[7] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: BN114 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[5] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: BN114 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[3] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: BN114 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[1] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: BN114 :|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[0] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 160MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 160MB)

Writing Analyst data base /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/synwork/raw_colorbar_raw_colorbar_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 162MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 160MB peak: 165MB)

@W: MT246 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":786:12:786:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":68:15:68:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":1161:8:1161:21|Blackbox pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].
@W: MT420 |Found inferred clock top|w_pixclk with period 10.00ns. Please declare a user-defined clock on net w_pixclk.


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 23 09:47:11 2020
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -13.726

                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------
reveal_coretop|jtck_inferred_clock[0]     100.0 MHz     102.8 MHz     10.000        9.725         0.275       inferred     Inferred_clkgroup_0
top|w_pixclk                              100.0 MHz     42.1 MHz      10.000        23.726        -13.726     inferred     Inferred_clkgroup_1
System                                    100.0 MHz     202.7 MHz     10.000        4.933         5.067       system       system_clkgroup    
==============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  10.000      5.067    |  No paths    -      |  No paths    -      |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -      |  10.000      2.778  |  No paths    -    
System                                 top|w_pixclk                           |  10.000      7.767    |  No paths    -      |  No paths    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -        |  No paths    -      |  No paths    -      |  10.000      3.076
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  10.000      0.275  |  No paths    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  top|w_pixclk                           |  No paths    -        |  No paths    -      |  No paths    -      |  Diff grp    -    
top|w_pixclk                           System                                 |  10.000      4.423    |  No paths    -      |  No paths    -      |  No paths    -    
top|w_pixclk                           reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -      |  Diff grp    -      |  No paths    -    
top|w_pixclk                           top|w_pixclk                           |  10.000      -13.726  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                             Starting                                                                             Arrival          
Instance                                                                     Reference                                 Type        Pin     Net                    Time        Slack
                                                                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       tr_dout_bit_cnt[0]     1.044       0.275
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[1]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       tr_dout_bit_cnt[1]     1.044       0.275
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[3]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       tr_dout_bit_cnt[3]     1.044       0.275
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[5]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       tr_dout_bit_cnt[5]     1.044       0.275
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.374       0.787
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]                1.355       0.807
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]                1.341       1.198
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[24]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]                1.284       1.255
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[0]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[0]           1.044       1.275
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[1]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[1]           1.044       1.275
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                        Starting                                                                                Required          
Instance                                                                Reference                                 Type        Pin     Net                       Time         Slack
                                                                        Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[9]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[9]      9.894        0.275
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[10]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[10]     9.894        0.275
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[7]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[7]      9.894        0.417
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[8]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[8]      9.894        0.417
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[5]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[5]      9.894        0.560
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[6]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[6]      9.894        0.560
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[3]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[3]      9.894        0.703
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[4]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[4]      9.894        0.703
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5             10.089       0.787
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[1]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[1]      9.894        0.846
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      9.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.275

    Number of logic level(s):                10
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[0] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[10] / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[0]     FD1P3DX      Q        Out     1.044     1.044       -         
tr_dout_bit_cnt[0]                                                           Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_bit_0_3             ORCALUT4     A        In      0.000     1.044       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_bit_0_3             ORCALUT4     Z        Out     1.089     2.133       -         
tr_bit_0_3                                                                   Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_bit_0               ORCALUT4     A        In      0.000     2.133       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_bit_0               ORCALUT4     Z        Out     1.381     3.513       -         
tr_bit_0                                                                     Net          -        -       -         -           39        
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr19            ORCALUT4     C        In      0.000     3.513       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr19            ORCALUT4     Z        Out     1.153     4.666       -         
tm_rd_addr_cntr19                                                            Net          -        -       -         -           3         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.un1_capture_dr_0             ORCALUT4     C        In      0.000     4.666       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.un1_capture_dr_0             ORCALUT4     Z        Out     1.289     5.955       -         
tm_rd_addr_cntr                                                              Net          -        -       -         -           12        
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[0]     CCU2D        A1       In      0.000     5.955       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[0]     CCU2D        COUT     Out     1.544     7.500       -         
tm_rd_addr_cntr_cry[0]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[1]     CCU2D        CIN      In      0.000     7.500       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[1]     CCU2D        COUT     Out     0.143     7.642       -         
tm_rd_addr_cntr_cry[2]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[3]     CCU2D        CIN      In      0.000     7.642       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[3]     CCU2D        COUT     Out     0.143     7.785       -         
tm_rd_addr_cntr_cry[4]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[5]     CCU2D        CIN      In      0.000     7.785       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[5]     CCU2D        COUT     Out     0.143     7.928       -         
tm_rd_addr_cntr_cry[6]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[7]     CCU2D        CIN      In      0.000     7.928       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[7]     CCU2D        COUT     Out     0.143     8.071       -         
tm_rd_addr_cntr_cry[8]                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[9]     CCU2D        CIN      In      0.000     8.071       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr_cry_0[9]     CCU2D        S1       Out     1.549     9.620       -         
tm_rd_addr_cntr_s[10]                                                        Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[10]          FD1P3DX      D        In      0.000     9.620       -         
===========================================================================================================================================




====================================
Detailed Report for Clock: top|w_pixclk
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                Arrival            
Instance                              Reference        Type        Pin     Net                Time        Slack  
                                      Clock                                                                      
-----------------------------------------------------------------------------------------------------------------
u_raw_colorbar_gen.color_cntr[10]     top|w_pixclk     FD1S3AX     Q       color_cntr[10]     1.108       -13.726
u_raw_colorbar_gen.color_cntr[11]     top|w_pixclk     FD1S3AX     Q       color_cntr[11]     1.108       -13.583
u_raw_colorbar_gen.color_cntr[9]      top|w_pixclk     FD1S3AX     Q       color_cntr[9]      1.108       -10.281
u_raw_colorbar_gen.color_cntr[8]      top|w_pixclk     FD1S3AX     Q       color_cntr[8]      1.108       -6.837 
u_raw_colorbar_gen.color_cntr[7]      top|w_pixclk     FD1S3AX     Q       color_cntr[7]      1.108       -3.393 
u_raw_colorbar_gen.color_cntr[6]      top|w_pixclk     FD1S3AX     Q       color_cntr[6]      1.108       0.051  
u_raw_colorbar_gen.pixcnt[0]          top|w_pixclk     FD1S3AX     Q       pixcnt[0]          1.180       0.204  
u_raw_colorbar_gen.pixcnt[1]          top|w_pixclk     FD1S3AX     Q       pixcnt[1]          1.044       0.340  
u_raw_colorbar_gen.pixcnt[2]          top|w_pixclk     FD1S3AX     Q       pixcnt[2]          1.044       0.340  
u_raw_colorbar_gen.pixcnt[3]          top|w_pixclk     FD1S3AX     Q       pixcnt[3]          1.044       0.340  
=================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                 Required            
Instance                           Reference        Type        Pin     Net                 Time         Slack  
                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------
u_raw_colorbar_gen.raw_data[0]     top|w_pixclk     FD1S3AX     D       raw_data_8[0]       10.462       -13.726
u_raw_colorbar_gen.pix_rgb[0]      top|w_pixclk     FD1S3AX     D       N_14_i              10.089       -13.621
u_raw_colorbar_gen.pix_rgb[8]      top|w_pixclk     FD1S3AX     D       pix_rgb11           10.089       -13.621
u_raw_colorbar_gen.pix_rgb[16]     top|w_pixclk     FD1S3AX     D       N_12_i              10.089       -13.621
u_raw_colorbar_gen.linecnt[9]      top|w_pixclk     FD1S3AX     D       un65_linecnt[9]     10.089       0.204  
u_raw_colorbar_gen.linecnt[7]      top|w_pixclk     FD1S3AX     D       un65_linecnt[7]     10.089       0.347  
u_raw_colorbar_gen.linecnt[5]      top|w_pixclk     FD1S3AX     D       un65_linecnt[5]     10.089       0.490  
u_raw_colorbar_gen.linecnt[6]      top|w_pixclk     FD1S3AX     D       un65_linecnt[6]     10.089       0.490  
u_raw_colorbar_gen.linecnt[3]      top|w_pixclk     FD1S3AX     D       un65_linecnt[3]     10.089       0.633  
u_raw_colorbar_gen.linecnt[8]      top|w_pixclk     FD1S3AX     D       un2_linecnt[8]      9.894        0.769  
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.462

    - Propagation time:                      24.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.726

    Number of logic level(s):                22
    Starting point:                          u_raw_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_raw_colorbar_gen.raw_data[0] / D
    The start point is clocked by            top|w_pixclk [rising] on pin CK
    The end   point is clocked by            top|w_pixclk [rising] on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
u_raw_colorbar_gen.color_cntr[10]                                            FD1S3AX      Q        Out     1.108     1.108       -         
color_cntr[10]                                                               Net          -        -       -         -           3         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        A1       In      0.000     1.108       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        COUT     Out     1.544     2.652       -         
mult1_un54_sum_cry_5                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        CIN      In      0.000     2.652       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        COUT     Out     0.143     2.795       -         
mult1_un54_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        CIN      In      0.000     2.795       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        COUT     Out     0.143     2.938       -         
mult1_un54_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        CIN      In      0.000     2.938       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        S0       Out     1.757     4.695       -         
mult1_un54_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        A0       In      0.000     4.695       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        COUT     Out     1.544     6.239       -         
mult1_un61_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        CIN      In      0.000     6.239       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        COUT     Out     0.143     6.382       -         
mult1_un61_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        CIN      In      0.000     6.382       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        S0       Out     1.757     8.139       -         
mult1_un61_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        A0       In      0.000     8.139       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        COUT     Out     1.544     9.684       -         
mult1_un68_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        CIN      In      0.000     9.684       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        COUT     Out     0.143     9.826       -         
mult1_un68_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        CIN      In      0.000     9.826       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        S0       Out     1.757     11.584      -         
mult1_un68_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        A0       In      0.000     11.584      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        COUT     Out     1.544     13.128      -         
mult1_un75_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        CIN      In      0.000     13.128      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        COUT     Out     0.143     13.271      -         
mult1_un75_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        CIN      In      0.000     13.271      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        S0       Out     1.757     15.028      -         
mult1_un75_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        A0       In      0.000     15.028      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        COUT     Out     1.544     16.572      -         
mult1_un82_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        CIN      In      0.000     16.572      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        COUT     Out     0.143     16.715      -         
mult1_un82_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        CIN      In      0.000     16.715      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        S0       Out     1.757     18.472      -         
mult1_un82_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        A0       In      0.000     18.472      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        COUT     Out     1.544     20.017      -         
mult1_un89_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        CIN      In      0.000     20.017      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        COUT     Out     0.143     20.159      -         
mult1_un89_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        CIN      In      0.000     20.159      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        S0       Out     1.781     21.940      -         
mult1_un89_sum_s_10_0_S0                                                     Net          -        -       -         -           7         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     D        In      0.000     21.940      -         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     Z        Out     1.017     22.957      -         
raw_data_RNO_2[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     C        In      0.000     22.957      -         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     Z        Out     1.017     23.974      -         
raw_data_RNO_0[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        ALUT     In      0.000     23.974      -         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        Z        Out     0.214     24.188      -         
raw_data_8[0]                                                                Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data[0]                                               FD1S3AX      D        In      0.000     24.188      -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.462

    - Propagation time:                      24.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.726

    Number of logic level(s):                22
    Starting point:                          u_raw_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_raw_colorbar_gen.raw_data[0] / D
    The start point is clocked by            top|w_pixclk [rising] on pin CK
    The end   point is clocked by            top|w_pixclk [rising] on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
u_raw_colorbar_gen.color_cntr[10]                                            FD1S3AX      Q        Out     1.108     1.108       -         
color_cntr[10]                                                               Net          -        -       -         -           3         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        A1       In      0.000     1.108       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        COUT     Out     1.544     2.652       -         
mult1_un54_sum_cry_5                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        CIN      In      0.000     2.652       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        COUT     Out     0.143     2.795       -         
mult1_un54_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        CIN      In      0.000     2.795       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        COUT     Out     0.143     2.938       -         
mult1_un54_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        CIN      In      0.000     2.938       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        S0       Out     1.757     4.695       -         
mult1_un54_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        A1       In      0.000     4.695       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        COUT     Out     1.544     6.239       -         
mult1_un61_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        CIN      In      0.000     6.239       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        COUT     Out     0.143     6.382       -         
mult1_un61_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        CIN      In      0.000     6.382       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        S0       Out     1.757     8.139       -         
mult1_un61_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        A0       In      0.000     8.139       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        COUT     Out     1.544     9.684       -         
mult1_un68_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        CIN      In      0.000     9.684       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        COUT     Out     0.143     9.826       -         
mult1_un68_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        CIN      In      0.000     9.826       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        S0       Out     1.757     11.584      -         
mult1_un68_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        A0       In      0.000     11.584      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        COUT     Out     1.544     13.128      -         
mult1_un75_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        CIN      In      0.000     13.128      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        COUT     Out     0.143     13.271      -         
mult1_un75_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        CIN      In      0.000     13.271      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        S0       Out     1.757     15.028      -         
mult1_un75_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        A0       In      0.000     15.028      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        COUT     Out     1.544     16.572      -         
mult1_un82_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        CIN      In      0.000     16.572      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        COUT     Out     0.143     16.715      -         
mult1_un82_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        CIN      In      0.000     16.715      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        S0       Out     1.757     18.472      -         
mult1_un82_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        A0       In      0.000     18.472      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        COUT     Out     1.544     20.017      -         
mult1_un89_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        CIN      In      0.000     20.017      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        COUT     Out     0.143     20.159      -         
mult1_un89_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        CIN      In      0.000     20.159      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        S0       Out     1.781     21.940      -         
mult1_un89_sum_s_10_0_S0                                                     Net          -        -       -         -           7         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     D        In      0.000     21.940      -         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     Z        Out     1.017     22.957      -         
raw_data_RNO_2[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     C        In      0.000     22.957      -         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     Z        Out     1.017     23.974      -         
raw_data_RNO_0[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        ALUT     In      0.000     23.974      -         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        Z        Out     0.214     24.188      -         
raw_data_8[0]                                                                Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data[0]                                               FD1S3AX      D        In      0.000     24.188      -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.462

    - Propagation time:                      24.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.726

    Number of logic level(s):                22
    Starting point:                          u_raw_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_raw_colorbar_gen.raw_data[0] / D
    The start point is clocked by            top|w_pixclk [rising] on pin CK
    The end   point is clocked by            top|w_pixclk [rising] on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
u_raw_colorbar_gen.color_cntr[10]                                            FD1S3AX      Q        Out     1.108     1.108       -         
color_cntr[10]                                                               Net          -        -       -         -           3         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        A1       In      0.000     1.108       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        COUT     Out     1.544     2.652       -         
mult1_un54_sum_cry_5                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        CIN      In      0.000     2.652       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        COUT     Out     0.143     2.795       -         
mult1_un54_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        CIN      In      0.000     2.795       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        COUT     Out     0.143     2.938       -         
mult1_un54_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        CIN      In      0.000     2.938       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        S0       Out     1.757     4.695       -         
mult1_un54_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        A0       In      0.000     4.695       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        COUT     Out     1.544     6.239       -         
mult1_un61_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        CIN      In      0.000     6.239       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        COUT     Out     0.143     6.382       -         
mult1_un61_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        CIN      In      0.000     6.382       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        S0       Out     1.757     8.139       -         
mult1_un61_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        A1       In      0.000     8.139       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        COUT     Out     1.544     9.684       -         
mult1_un68_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        CIN      In      0.000     9.684       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        COUT     Out     0.143     9.826       -         
mult1_un68_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        CIN      In      0.000     9.826       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        S0       Out     1.757     11.584      -         
mult1_un68_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        A0       In      0.000     11.584      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        COUT     Out     1.544     13.128      -         
mult1_un75_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        CIN      In      0.000     13.128      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        COUT     Out     0.143     13.271      -         
mult1_un75_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        CIN      In      0.000     13.271      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        S0       Out     1.757     15.028      -         
mult1_un75_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        A0       In      0.000     15.028      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        COUT     Out     1.544     16.572      -         
mult1_un82_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        CIN      In      0.000     16.572      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        COUT     Out     0.143     16.715      -         
mult1_un82_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        CIN      In      0.000     16.715      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        S0       Out     1.757     18.472      -         
mult1_un82_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        A0       In      0.000     18.472      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        COUT     Out     1.544     20.017      -         
mult1_un89_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        CIN      In      0.000     20.017      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        COUT     Out     0.143     20.159      -         
mult1_un89_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        CIN      In      0.000     20.159      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        S0       Out     1.781     21.940      -         
mult1_un89_sum_s_10_0_S0                                                     Net          -        -       -         -           7         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     D        In      0.000     21.940      -         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     Z        Out     1.017     22.957      -         
raw_data_RNO_2[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     C        In      0.000     22.957      -         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     Z        Out     1.017     23.974      -         
raw_data_RNO_0[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        ALUT     In      0.000     23.974      -         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        Z        Out     0.214     24.188      -         
raw_data_8[0]                                                                Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data[0]                                               FD1S3AX      D        In      0.000     24.188      -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.462

    - Propagation time:                      24.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.726

    Number of logic level(s):                22
    Starting point:                          u_raw_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_raw_colorbar_gen.raw_data[0] / D
    The start point is clocked by            top|w_pixclk [rising] on pin CK
    The end   point is clocked by            top|w_pixclk [rising] on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
u_raw_colorbar_gen.color_cntr[10]                                            FD1S3AX      Q        Out     1.108     1.108       -         
color_cntr[10]                                                               Net          -        -       -         -           3         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        A1       In      0.000     1.108       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        COUT     Out     1.544     2.652       -         
mult1_un54_sum_cry_5                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        CIN      In      0.000     2.652       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        COUT     Out     0.143     2.795       -         
mult1_un54_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        CIN      In      0.000     2.795       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        COUT     Out     0.143     2.938       -         
mult1_un54_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        CIN      In      0.000     2.938       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        S0       Out     1.757     4.695       -         
mult1_un54_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        A0       In      0.000     4.695       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        COUT     Out     1.544     6.239       -         
mult1_un61_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        CIN      In      0.000     6.239       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        COUT     Out     0.143     6.382       -         
mult1_un61_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        CIN      In      0.000     6.382       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        S0       Out     1.757     8.139       -         
mult1_un61_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        A0       In      0.000     8.139       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        COUT     Out     1.544     9.684       -         
mult1_un68_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        CIN      In      0.000     9.684       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        COUT     Out     0.143     9.826       -         
mult1_un68_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        CIN      In      0.000     9.826       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        S0       Out     1.757     11.584      -         
mult1_un68_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        A1       In      0.000     11.584      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        COUT     Out     1.544     13.128      -         
mult1_un75_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        CIN      In      0.000     13.128      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        COUT     Out     0.143     13.271      -         
mult1_un75_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        CIN      In      0.000     13.271      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        S0       Out     1.757     15.028      -         
mult1_un75_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        A0       In      0.000     15.028      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        COUT     Out     1.544     16.572      -         
mult1_un82_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        CIN      In      0.000     16.572      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        COUT     Out     0.143     16.715      -         
mult1_un82_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        CIN      In      0.000     16.715      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        S0       Out     1.757     18.472      -         
mult1_un82_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        A0       In      0.000     18.472      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        COUT     Out     1.544     20.017      -         
mult1_un89_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        CIN      In      0.000     20.017      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        COUT     Out     0.143     20.159      -         
mult1_un89_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        CIN      In      0.000     20.159      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        S0       Out     1.781     21.940      -         
mult1_un89_sum_s_10_0_S0                                                     Net          -        -       -         -           7         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     D        In      0.000     21.940      -         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     Z        Out     1.017     22.957      -         
raw_data_RNO_2[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     C        In      0.000     22.957      -         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     Z        Out     1.017     23.974      -         
raw_data_RNO_0[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        ALUT     In      0.000     23.974      -         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        Z        Out     0.214     24.188      -         
raw_data_8[0]                                                                Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data[0]                                               FD1S3AX      D        In      0.000     24.188      -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.462

    - Propagation time:                      24.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.726

    Number of logic level(s):                22
    Starting point:                          u_raw_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_raw_colorbar_gen.raw_data[0] / D
    The start point is clocked by            top|w_pixclk [rising] on pin CK
    The end   point is clocked by            top|w_pixclk [rising] on pin CK

Instance / Net                                                                            Pin      Pin               Arrival     No. of    
Name                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
u_raw_colorbar_gen.color_cntr[10]                                            FD1S3AX      Q        Out     1.108     1.108       -         
color_cntr[10]                                                               Net          -        -       -         -           3         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        A1       In      0.000     1.108       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2D        COUT     Out     1.544     2.652       -         
mult1_un54_sum_cry_5                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        CIN      In      0.000     2.652       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2D        COUT     Out     0.143     2.795       -         
mult1_un54_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        CIN      In      0.000     2.795       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2D        COUT     Out     0.143     2.938       -         
mult1_un54_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        CIN      In      0.000     2.938       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2D        S0       Out     1.757     4.695       -         
mult1_un54_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        A0       In      0.000     4.695       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2D        COUT     Out     1.544     6.239       -         
mult1_un61_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        CIN      In      0.000     6.239       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2D        COUT     Out     0.143     6.382       -         
mult1_un61_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        CIN      In      0.000     6.382       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2D        S0       Out     1.757     8.139       -         
mult1_un61_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        A0       In      0.000     8.139       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2D        COUT     Out     1.544     9.684       -         
mult1_un68_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        CIN      In      0.000     9.684       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2D        COUT     Out     0.143     9.826       -         
mult1_un68_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        CIN      In      0.000     9.826       -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2D        S0       Out     1.757     11.584      -         
mult1_un68_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        A0       In      0.000     11.584      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2D        COUT     Out     1.544     13.128      -         
mult1_un75_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        CIN      In      0.000     13.128      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2D        COUT     Out     0.143     13.271      -         
mult1_un75_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        CIN      In      0.000     13.271      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2D        S0       Out     1.757     15.028      -         
mult1_un75_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        A1       In      0.000     15.028      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2D        COUT     Out     1.544     16.572      -         
mult1_un82_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        CIN      In      0.000     16.572      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2D        COUT     Out     0.143     16.715      -         
mult1_un82_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        CIN      In      0.000     16.715      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2D        S0       Out     1.757     18.472      -         
mult1_un82_sum_s_10_0_S0                                                     Net          -        -       -         -           5         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        A0       In      0.000     18.472      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2D        COUT     Out     1.544     20.017      -         
mult1_un89_sum_cry_7                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        CIN      In      0.000     20.017      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2D        COUT     Out     0.143     20.159      -         
mult1_un89_sum_cry_9                                                         Net          -        -       -         -           1         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        CIN      In      0.000     20.159      -         
u_raw_colorbar_gen.un4_raw_data.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2D        S0       Out     1.781     21.940      -         
mult1_un89_sum_s_10_0_S0                                                     Net          -        -       -         -           7         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     D        In      0.000     21.940      -         
u_raw_colorbar_gen.raw_data_RNO_2[0]                                         ORCALUT4     Z        Out     1.017     22.957      -         
raw_data_RNO_2[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     C        In      0.000     22.957      -         
u_raw_colorbar_gen.raw_data_RNO_0[0]                                         ORCALUT4     Z        Out     1.017     23.974      -         
raw_data_RNO_0[0]                                                            Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        ALUT     In      0.000     23.974      -         
u_raw_colorbar_gen.raw_data_RNO[0]                                           PFUMX        Z        Out     0.214     24.188      -         
raw_data_8[0]                                                                Net          -        -       -         -           1         
u_raw_colorbar_gen.raw_data[0]                                               FD1S3AX      D        In      0.000     24.188      -         
===========================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                                                       Arrival          
Instance                                                                           Reference     Type                                                                              Pin           Net              Time        Slack
                                                                                   Clock                                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                        jce2          jce2[0]          0.000       2.778
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                        jshift        jshift[0]        0.000       2.778
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                        ip_enable     ip_enable[0]     0.000       5.157
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                        jrstn         jrstn[0]         0.000       7.767
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_1.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4     Q[0]          tt_out[0]        0.000       8.279
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4     Q[0]          tt_out[0]        0.000       8.279
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4     Q[1]          tt_out[1]        0.000       8.279
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_1.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4     Q[1]          tt_out[1]        0.000       8.279
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.genblk1\.te_tt_ebr_ram      System        pmi_ram_dp_Z2                                                                     Q[0]          tt_out[0]        0.000       8.383
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                        jtdi          jtdi[0]          0.000       8.455
===================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                        Starting                                                    Required          
Instance                                                                Reference     Type        Pin     Net                       Time         Slack
                                                                        Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc       System        FD1P3DX     D       parity_calc_5             10.089       2.778
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[9]      System        FD1P3DX     D       tm_rd_addr_cntr_s[9]      9.894        3.579
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[10]     System        FD1P3DX     D       tm_rd_addr_cntr_s[10]     9.894        3.579
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[7]      System        FD1P3DX     D       tm_rd_addr_cntr_s[7]      9.894        3.722
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[8]      System        FD1P3DX     D       tm_rd_addr_cntr_s[8]      9.894        3.722
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         System        FD1P3BX     D       tm_crc_7[0]               10.089       3.795
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[5]      System        FD1P3DX     D       tm_rd_addr_cntr_s[5]      9.894        3.865
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[6]      System        FD1P3DX     D       tm_rd_addr_cntr_s[6]      9.894        3.865
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[3]      System        FD1P3DX     D       tm_rd_addr_cntr_s[3]      9.894        4.008
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[4]      System        FD1P3DX     D       tm_rd_addr_cntr_s[4]      9.894        4.008
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      7.310
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.778

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                             Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                          Net            -        -       -         -           14        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       A        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z        Out     1.362     1.362       -         
capture_dr                                                                       Net            -        -       -         -           31        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_m2_1             ORCALUT4       A        In      0.000     1.362       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_m2_1             ORCALUT4       Z        Out     1.017     2.378       -         
N_69                                                                             Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_5_1              ORCALUT4       A        In      0.000     2.378       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_5_1              ORCALUT4       Z        Out     1.017     3.395       -         
jtdo_iv_i_5_1                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_5_4              ORCALUT4       B        In      0.000     3.395       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_5_4              ORCALUT4       Z        Out     1.089     4.484       -         
jtdo_iv_i_5_4                                                                    Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_5                ORCALUT4       B        In      0.000     4.484       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_5                ORCALUT4       Z        Out     1.193     5.677       -         
N_911                                                                            Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_0     ORCALUT4       B        In      0.000     5.677       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_0     ORCALUT4       Z        Out     1.017     6.694       -         
parity_calc_5_iv_0_0_0                                                           Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0       ORCALUT4       C        In      0.000     6.694       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0       ORCALUT4       Z        Out     0.617     7.310       -         
parity_calc_5                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     7.310       -         
=================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 160MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 160MB peak: 165MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3lf_9400c-6

Register bits: 546 of 9400 (6%)
PIC Latch:       0
I/O cells:       14


Details:
CCU2D:          102
EHXPLLJ:        1
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        360
FD1S3AX:        39
FD1S3BX:        5
FD1S3DX:        91
GSR:            1
INV:            21
L6MUX21:        3
OB:             13
OBZ:            1
ORCALUT4:       643
OSCH:           1
PFUMX:          28
PUR:            1
VHI:            15
VLO:            16
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 35MB peak: 165MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Apr 23 09:47:11 2020

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "/opt/lscc/diamond/3.11_x64/module" -ic reveal -nopropwarn -l "MachXO3LF" -d LCMXO3LF-9400C -path "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar" -path "/home/andy/Downloads/tmp/raw_colorbar"   "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar.edi" "raw_colorbar_raw_colorbar.ngo"   
edif2ngd:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to raw_colorbar_raw_colorbar.ngo...

Generating edif netlist for IP cell pmi_ram_dpXbnonesadr138138p1306a860.edn

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Thu Apr 23 09:47:11 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lscc/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch xo3c00f -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 8 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr138138p1306a860 -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr138138p1306a860
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[2:0], RdAddress[2:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr138138p1306a860.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr138138p1306a860.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr138138p1306a860.ngo...

Generating edif netlist for IP cell pmi_distributed_dpramXbnoner238pb2cd402.edn

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Thu Apr 23 09:47:11 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lscc/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch xo3c00f -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner238pb2cd402 -pmi 
    Circuit name     : pmi_distributed_dpramXbnoner238pb2cd402
    Module type      : sdpram
    Module Version   : 3.9
    Address width    : 3
    Data width       : 2
    Ports            : 
	Inputs       : WrAddress[2:0], Data[1:0], WrClock, WE, WrClockEn, RdAddress[2:0], RdClock, RdClockEn, Reset
	Outputs      : Q[1:0]
    I/O buffer       : not inserted
    Clock edge       : rising edge
    EDIF output      : pmi_distributed_dpramXbnoner238pb2cd402.edn
    Bus notation     : big endian
    Report output    : pmi_distributed_dpramXbnoner238pb2cd402.srp
    Estimated Resource Usage:
            LUT : 1
           DRAM : 1
            Reg : 2

END   SCUBA Module Synthesis
Writing the design to pmi_distributed_dpramXbnoner238pb2cd402.ngo...

Generating edif netlist for IP cell pmi_distributed_dpramXbnoner238pb2cd402_0.edn

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Thu Apr 23 09:47:11 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lscc/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch xo3c00f -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner238pb2cd402_0 -pmi 
    Circuit name     : pmi_distributed_dpramXbnoner238pb2cd402_0
    Module type      : sdpram
    Module Version   : 3.9
    Address width    : 3
    Data width       : 2
    Ports            : 
	Inputs       : WrAddress[2:0], Data[1:0], WrClock, WE, WrClockEn, RdAddress[2:0], RdClock, RdClockEn, Reset
	Outputs      : Q[1:0]
    I/O buffer       : not inserted
    Clock edge       : rising edge
    EDIF output      : pmi_distributed_dpramXbnoner238pb2cd402_0.edn
    Bus notation     : big endian
    Report output    : pmi_distributed_dpramXbnoner238pb2cd402_0.srp
    Estimated Resource Usage:
            LUT : 1
           DRAM : 1
            Reg : 2

END   SCUBA Module Synthesis
Writing the design to pmi_distributed_dpramXbnoner238pb2cd402_0.ngo...

Generating edif netlist for IP cell pmi_ram_dpXbnonesadr3711204837112048p13a97a65.edn

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Thu Apr 23 09:47:11 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lscc/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch xo3c00f -type bram -wp 10 -rp 0011 -data_width 37 -num_rows 2048 -rdata_width 37 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr3711204837112048p13a97a65 -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr3711204837112048p13a97a65
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[10:0], RdAddress[10:0], Data[36:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[36:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr3711204837112048p13a97a65.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr3711204837112048p13a97a65.srp
    Estimated Resource Usage:
            EBR : 10

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr3711204837112048p13a97a65.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 45 MB


ngdbuild  -a "MachXO3LF" -d LCMXO3LF-9400C  -p "/opt/lscc/diamond/3.11_x64/ispfpga/xo3c00f/data"  -p "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar" -p "/home/andy/Downloads/tmp/raw_colorbar" -p "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/test"  "raw_colorbar_raw_colorbar.ngo" "raw_colorbar_raw_colorbar.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'raw_colorbar_raw_colorbar.ngo' ...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design '/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/pmi_ram_dpXbnonesadr138138p1306a860.ngo'...
Loading NGO design '/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/pmi_distributed_dpramXbnoner238pb2cd402.ngo'...
Loading NGO design '/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/pmi_distributed_dpramXbnoner238pb2cd402_0.ngo'...
Loading NGO design '/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/pmi_ram_dpXbnonesadr3711204837112048p13a97a65.ngo'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design '/opt/lscc/diamond/3.11_x64/ispfpga/xo3c00f/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_0[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_1[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/GND" arg2="top_reveal_coretop_instance/top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/VCC" arg2="top_reveal_coretop_instance/top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_OSCH_SEDSTDBY" arg2="u_OSCH_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="14"  />

Design Results:
   1505 blocks expanded
Complete the first expansion.
Writing 'raw_colorbar_raw_colorbar.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 84 MB


map -a "MachXO3LF" -p LCMXO3LF-9400C -t CABGA484 -s 6 -oc Commercial   "raw_colorbar_raw_colorbar.ngd" -o "raw_colorbar_raw_colorbar_map.ncd" -pr "raw_colorbar_raw_colorbar.prf" -mp "raw_colorbar_raw_colorbar.mrp" -lpf "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/raw_colorbar_raw_colorbar_synplify.lpf" -lpf "/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: raw_colorbar_raw_colorbar.ngd
   Picdevice="LCMXO3LF-9400C"

   Pictype="CABGA484"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3LF-9400CCABGA484, Performance used: 6.

Loading device for application map from file 'xo3c9400.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.

Running general design DRC...

Removing unused logic...

Optimizing...

5 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    601 out of 10552 (6%)
      PFU registers:          601 out of  9400 (6%)
      PIO registers:            0 out of  1152 (0%)
   Number of SLICEs:       459 out of  4700 (10%)
      SLICEs as Logic/ROM:    453 out of  4700 (10%)
      SLICEs as RAM:            6 out of  3525 (0%)
      SLICEs as Carry:        119 out of  4700 (3%)
   Number of LUT4s:        906 out of  9400 (10%)
      Number used as logic LUTs:        656
      Number used as distributed RAM:    12
      Number used as ripple logic:      238
      Number used as shift registers:     0
   Number of PIO sites used: 14 + 4(JTAG) out of 384 (5%)
   Number of block RAMs:  11 out of 48 (23%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       Yes
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net clk24M: 1 loads, 1 rising, 0 falling (Driver: u_OSCH )
     Net w_pixclk: 186 loads, 186 rising, 0 falling (Driver: u_pll_sensor_clk/PLLInst_0 )
     Net jtaghub16_jtck: 199 loads, 0 rising, 199 falling (Driver: xo2chub/genblk7.jtagf_u )
   Number of Clock Enables:  62
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_1/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_1/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_1/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_2/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_2/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_2/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net jtaghub16_ip_enable0: 30 loads, 30 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/N_92_i: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/tt_prog_active_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/num_then_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/N_92_i: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/tt_wr_bit_cntr_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/tt_prog_active_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/num_then_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1_RNIPDRT1: 10 loads, 10 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_66_i: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_90_i: 24 loads, 24 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_59_i: 4 loads, 4 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_910_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_64: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d: 10 loads, 10 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_529_i: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_19: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_49_i: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 19 loads, 19 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_596_i: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/un1_rd_dout_tm51_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_23: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr_6_i_0_a2_RNIB8A02[0]: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig_2_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 10 loads, 10 LSLICEs
   Number of LSRs:  2
     Net top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n: 155 loads, 135 LSLICEs
     Net jtaghub16_jrstn: 186 loads, 186 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 190 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n: 155 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/jshift_d1: 72 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[0]: 63 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[2]: 57 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[1]: 51 loads
     Net jtaghub16_ip_enable0: 48 loads
     Net jtaghub16_jshift: 45 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[9]: 42 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/tr_bit_0: 38 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 213 MB

Dumping design to file raw_colorbar_raw_colorbar_map.ncd.

mpartrce -p "raw_colorbar_raw_colorbar.p2t" -f "raw_colorbar_raw_colorbar.p3t" -tf "raw_colorbar_raw_colorbar.pt" "raw_colorbar_raw_colorbar_map.ncd" "raw_colorbar_raw_colorbar.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "raw_colorbar_raw_colorbar_map.ncd"
Thu Apr 23 09:47:12 2020

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/andy/Downloads/tmp/raw_colorbar/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF raw_colorbar_raw_colorbar_map.ncd raw_colorbar_raw_colorbar.dir/5_1.ncd raw_colorbar_raw_colorbar.prf
Preference file: raw_colorbar_raw_colorbar.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file raw_colorbar_raw_colorbar_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA484
Performance: 6
Loading device for application par from file 'xo3c9400.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   14+4(JTAG)/384     5% used
                  14+4(JTAG)/384     5% bonded

   SLICE            459/4700          9% used

   OSC                1/1           100% used
   JTAG               1/1           100% used
   EBR               11/48           22% used
   PLL                1/2            50% used


Number of Signals: 1579
Number of Connections: 4654

Pin Constraint Summary:
   13 out of 14 pins locked (92% locked).

The following 2 signals are selected to use the primary clock routing resources:
    w_pixclk (driver: u_pll_sensor_clk/PLLInst_0, clk load #: 186)
    jtaghub16_jtck (driver: xo2chub/genblk7.jtagf_u, clk load #: 199)


The following 8 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: xo2chub/genblk7.jtagf_u, clk load #: 0, sr load #: 186, ce load #: 0)
    top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n (driver: top_reveal_coretop_instance/top_la0_inst_0/SLICE_575, clk load #: 0, sr load #: 155, ce load #: 0)
    jtaghub16_ip_enable0 (driver: SLICE_552, clk load #: 0, sr load #: 0, ce load #: 30)
    top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_90_i (driver: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_500, clk load #: 0, sr load #: 0, ce load #: 24)
    top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (driver: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_524, clk load #: 0, sr load #: 0, ce load #: 19)
    top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1_RNIPDRT1 (driver: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141, clk load #: 0, sr load #: 0, ce load #: 10)
    top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d (driver: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_238, clk load #: 0, sr load #: 0, ce load #: 10)
    xo2chub/er1_shift_reg8 (driver: xo2chub/SLICE_602, clk load #: 0, sr load #: 0, ce load #: 10)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
.....................
Placer score = 257085.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  255367
Finished Placer Phase 2.  REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "w_pixclk" from CLKOP on comp "u_pll_sensor_clk/PLLInst_0" on PLL site "LPLL", clk load = 186
  PRIMARY "jtaghub16_jtck" from JTCK on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 199
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 186
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n" from F1 on comp "top_reveal_coretop_instance/top_la0_inst_0/SLICE_575" on site "R9C24B", clk load = 0, ce load = 0, sr load = 155
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_552" on site "R9C26B", clk load = 0, ce load = 30, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_90_i" from F0 on comp "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_500" on site "R9C24C", clk load = 0, ce load = 24, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i" from F0 on comp "top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_524" on site "R9C26A", clk load = 0, ce load = 19, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1_RNIPDRT1" from F1 on comp "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_141" on site "R23C24B", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" from Q0 on comp "top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_238" on site "R14C48C", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "xo2chub/er1_shift_reg8" from F0 on comp "xo2chub/SLICE_602" on site "R9C24A", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   14 + 4(JTAG) out of 384 (4.7%) PIO sites used.
   14 + 4(JTAG) out of 384 (4.7%) bonded PIO sites used.
   Number of PIO comps: 14; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 1 / 96 (  1%)  | 1.8V       | -         |
| 1        | 0 / 96 (  0%)  | -          | -         |
| 2        | 0 / 96 (  0%)  | -          | -         |
| 3        | 13 / 36 ( 36%) | 1.8V       | -         |
| 4        | 0 / 24 (  0%)  | -          | -         |
| 5        | 0 / 36 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 6 secs 

Dumping design to file raw_colorbar_raw_colorbar.dir/5_1.ncd.

0 connections routed; 4654 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=clk24M loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 9 secs 

Start NBR router at Thu Apr 23 09:47:21 CST 2020

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Thu Apr 23 09:47:21 CST 2020

Start NBR section for initial routing at Thu Apr 23 09:47:21 CST 2020
Level 1, iteration 1
0(0.00%) conflict; 3349(71.96%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.879ns/0.000ns; real time: 9 secs 
Level 2, iteration 1
0(0.00%) conflict; 3343(71.83%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.030ns/0.000ns; real time: 9 secs 
Level 3, iteration 1
0(0.00%) conflict; 3329(71.53%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.908ns/0.000ns; real time: 9 secs 
Level 4, iteration 1
162(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Thu Apr 23 09:47:22 CST 2020
Level 4, iteration 1
116(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 
Level 4, iteration 2
65(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 
Level 4, iteration 3
32(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 
Level 4, iteration 4
25(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 
Level 4, iteration 5
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 
Level 4, iteration 6
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Thu Apr 23 09:47:22 CST 2020

Start NBR section for re-routing at Thu Apr 23 09:47:22 CST 2020
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.024ns/0.000ns; real time: 10 secs 

Start NBR section for post-routing at Thu Apr 23 09:47:22 CST 2020

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 8.023ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=clk24M loads=1 clock_loads=1"  />

Total CPU time 10 secs 
Total REAL time: 11 secs 
Completely routed.
End of route.  4654 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file raw_colorbar_raw_colorbar.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 8.024
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.289
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 10 secs 
Total REAL time to completion: 11 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "raw_colorbar_raw_colorbar.pt" -o "raw_colorbar_raw_colorbar.twr" "raw_colorbar_raw_colorbar.ncd" "raw_colorbar_raw_colorbar.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file raw_colorbar_raw_colorbar.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA484
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Apr 23 09:47:25 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o raw_colorbar_raw_colorbar.twr -gui -msgset /home/andy/Downloads/tmp/raw_colorbar/promote.xml raw_colorbar_raw_colorbar.ncd raw_colorbar_raw_colorbar.prf 
Design file:     raw_colorbar_raw_colorbar.ncd
Preference file: raw_colorbar_raw_colorbar.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1090642 paths, 4 nets, and 4443 connections (95.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Apr 23 09:47:25 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o raw_colorbar_raw_colorbar.twr -gui -msgset /home/andy/Downloads/tmp/raw_colorbar/promote.xml raw_colorbar_raw_colorbar.ncd raw_colorbar_raw_colorbar.prf 
Design file:     raw_colorbar_raw_colorbar.ncd
Preference file: raw_colorbar_raw_colorbar.prf
Device,speed:    LCMXO3LF-9400C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1090642 paths, 4 nets, and 4443 connections (95.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 186 MB


tmcheck -par "raw_colorbar_raw_colorbar.par" 

bitgen -f "raw_colorbar_raw_colorbar.t2b" -w "raw_colorbar_raw_colorbar.ncd"  "raw_colorbar_raw_colorbar.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file raw_colorbar_raw_colorbar.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA484
Performance: 6
Loading device for application Bitgen from file 'xo3c9400.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from raw_colorbar_raw_colorbar.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "raw_colorbar_raw_colorbar.bit".
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 463 MB
