
*** Running vivado
    with args -log SABER_ADC_8_bits_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SABER_ADC_8_bits_0_1.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug 21 19:09:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source SABER_ADC_8_bits_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 445.277 ; gain = 118.543
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/encryptor_system'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/reg_v3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/ADC_8_bits'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: SABER_ADC_8_bits_0_1
Command: synth_design -top SABER_ADC_8_bits_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49412

*** Running vivado
    with args -log SABER_ADC_8_bits_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SABER_ADC_8_bits_0_1.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug 21 19:11:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source SABER_ADC_8_bits_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 449.191 ; gain = 127.238
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/encryptor_system'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/reg_v3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/ADC_8_bits'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: SABER_ADC_8_bits_0_1
Command: synth_design -top SABER_ADC_8_bits_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39932
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1162.969 ; gain = 467.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SABER_ADC_8_bits_0_1' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/synth/SABER_ADC_8_bits_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADC_8_bits' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:13]
INFO: [Synth 8-6157] synthesizing module 'ADC_8_bits_clk_wiz_0_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'ADC_8_bits_clk_wiz_0_0_clk_wiz' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Programas/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Programas/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Programas/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [D:/Programas/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Programas/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Programas/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'ADC_8_bits_clk_wiz_0_0_clk_wiz' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'ADC_8_bits_clk_wiz_0_0' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.v:65]
WARNING: [Synth 8-7071] port 'locked' of module 'ADC_8_bits_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:38]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'ADC_8_bits_clk_wiz_0_0' has 4 connections declared, but only 3 given [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:38]
INFO: [Synth 8-6157] synthesizing module 'ADC_8_bits_xadc_wiz_0_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xadc_wiz_0_0/ADC_8_bits_xadc_wiz_0_0.v:50]
INFO: [Synth 8-6157] synthesizing module 'XADC' [D:/Programas/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [D:/Programas/Vivado/2024.2/scripts/rt/data/unisim_comp.v:154822]
INFO: [Synth 8-6155] done synthesizing module 'ADC_8_bits_xadc_wiz_0_0' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xadc_wiz_0_0/ADC_8_bits_xadc_wiz_0_0.v:50]
WARNING: [Synth 8-7071] port 'busy_out' of module 'ADC_8_bits_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:42]
WARNING: [Synth 8-7071] port 'channel_out' of module 'ADC_8_bits_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:42]
WARNING: [Synth 8-7071] port 'drdy_out' of module 'ADC_8_bits_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:42]
WARNING: [Synth 8-7071] port 'eos_out' of module 'ADC_8_bits_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:42]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'ADC_8_bits_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:42]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'ADC_8_bits_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:42]
WARNING: [Synth 8-7023] instance 'xadc_wiz_0' of module 'ADC_8_bits_xadc_wiz_0_0' has 18 connections declared, but only 12 given [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:42]
INFO: [Synth 8-6157] synthesizing module 'ADC_8_bits_xlconstant_0_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_0_0/synth/ADC_8_bits_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_2_0/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_2_0/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ADC_8_bits_xlconstant_0_0' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_0_0/synth/ADC_8_bits_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADC_8_bits_xlconstant_1_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_1_0/synth/ADC_8_bits_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_2_0/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_2_0/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ADC_8_bits_xlconstant_1_0' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_1_0/synth/ADC_8_bits_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADC_8_bits_xlconstant_2_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_2_0/synth/ADC_8_bits_xlconstant_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_2_0/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_2_0/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ADC_8_bits_xlconstant_2_0' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlconstant_2_0/synth/ADC_8_bits_xlconstant_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADC_8_bits_xlslice_0_0' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlslice_0_0/synth/ADC_8_bits_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice' [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlslice_0_0/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlslice_0_0/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ADC_8_bits_xlslice_0_0' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xlslice_0_0/synth/ADC_8_bits_xlslice_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ADC_8_bits' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ipshared/b3ae/src/ADC_8_bits.v:13]
INFO: [Synth 8-6155] done synthesizing module 'SABER_ADC_8_bits_0_1' (0#1) [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/synth/SABER_ADC_8_bits_0_1.v:53]
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1272.758 ; gain = 576.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1272.758 ; gain = 576.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1272.758 ; gain = 576.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1272.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0_board.xdc] for cell 'inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0_board.xdc] for cell 'inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc] for cell 'inst/clk_wiz_0/inst'
WARNING: [Constraints 18-619] A clock with name 'clock_i' already exists, overwriting the previous clock with the same name. [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc:53]
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc] for cell 'inst/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SABER_ADC_8_bits_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SABER_ADC_8_bits_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xadc_wiz_0_0/ADC_8_bits_xadc_wiz_0_0.xdc] for cell 'inst/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xadc_wiz_0_0/ADC_8_bits_xadc_wiz_0_0.xdc] for cell 'inst/xadc_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/SABER_ADC_8_bits_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/SABER_ADC_8_bits_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/SABER_ADC_8_bits_0_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SABER_ADC_8_bits_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SABER_ADC_8_bits_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1272.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1272.758 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:28 . Memory (MB): peak = 1272.758 ; gain = 576.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:28 . Memory (MB): peak = 1272.758 ; gain = 576.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst/clk_wiz_0/inst. (constraint file  c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc, line 53).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xadc_wiz_0/inst. (constraint file  C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/SABER_ADC_8_bits_0_1_synth_1/dont_touch.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clk_wiz_0/inst. (constraint file  C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/SABER_ADC_8_bits_0_1_synth_1/dont_touch.xdc, line 31).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/SABER_ADC_8_bits_0_1_synth_1/dont_touch.xdc, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xadc_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:28 . Memory (MB): peak = 1272.758 ; gain = 576.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:29 . Memory (MB): peak = 1272.758 ; gain = 576.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Din[7] in module ADC_8_bits_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module ADC_8_bits_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module ADC_8_bits_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module ADC_8_bits_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module ADC_8_bits_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module ADC_8_bits_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module ADC_8_bits_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module ADC_8_bits_xlslice_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:38 . Memory (MB): peak = 1277.332 ; gain = 581.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clock_i'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:12 . Memory (MB): peak = 1444.789 ; gain = 748.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:12 . Memory (MB): peak = 1445.051 ; gain = 749.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:12 . Memory (MB): peak = 1454.695 ; gain = 758.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1671.773 ; gain = 975.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1671.773 ; gain = 975.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1671.773 ; gain = 975.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1671.773 ; gain = 975.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1671.773 ; gain = 975.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1671.773 ; gain = 975.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |XADC       |     1|
|4     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1671.773 ; gain = 975.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:02:24 . Memory (MB): peak = 1671.773 ; gain = 975.871
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:02:35 . Memory (MB): peak = 1671.773 ; gain = 975.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1671.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5f4d1972
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:03:02 . Memory (MB): peak = 1684.535 ; gain = 1218.211
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1684.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/SABER_ADC_8_bits_0_1_synth_1/SABER_ADC_8_bits_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP SABER_ADC_8_bits_0_1, cache-ID = 96ab292c759d341d
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1684.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/SABER_ADC_8_bits_0_1_synth_1/SABER_ADC_8_bits_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file SABER_ADC_8_bits_0_1_utilization_synth.rpt -pb SABER_ADC_8_bits_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 21 19:15:46 2025...
