
kart_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012e8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080013f4  080013f4  000113f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001418  08001418  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001418  08001418  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001418  08001418  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001418  08001418  00011418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800141c  0800141c  0001141c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001420  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  0800142c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  0800142c  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003854  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001094  00000000  00000000  000238cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000420  00000000  00000000  00024960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002f2  00000000  00000000  00024d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001623c  00000000  00000000  00025072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000054bd  00000000  00000000  0003b2ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00080d33  00000000  00000000  0004076b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000e44  00000000  00000000  000c14a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000c22e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080013dc 	.word	0x080013dc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080013dc 	.word	0x080013dc

0800014c <SysTick_Handler>:
#include "main.h"

/* Private includes ----------------------------------------------------------*/
volatile uint32_t msTicks = 0; // Millisecond counter
/* USER CODE BEGIN Includes */
void SysTick_Handler(void) {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
    msTicks++; // Increment millisecond counter
 8000150:	4b04      	ldr	r3, [pc, #16]	; (8000164 <SysTick_Handler+0x18>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3301      	adds	r3, #1
 8000156:	4a03      	ldr	r2, [pc, #12]	; (8000164 <SysTick_Handler+0x18>)
 8000158:	6013      	str	r3, [r2, #0]
}
 800015a:	bf00      	nop
 800015c:	46bd      	mov	sp, r7
 800015e:	bc80      	pop	{r7}
 8000160:	4770      	bx	lr
 8000162:	bf00      	nop
 8000164:	20000028 	.word	0x20000028

08000168 <delay_ms>:

// Millisecond delay function
void delay_ms(uint32_t ms) {
 8000168:	b480      	push	{r7}
 800016a:	b085      	sub	sp, #20
 800016c:	af00      	add	r7, sp, #0
 800016e:	6078      	str	r0, [r7, #4]
    uint32_t startTick = msTicks; // Store the current tick count
 8000170:	4b08      	ldr	r3, [pc, #32]	; (8000194 <delay_ms+0x2c>)
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	60fb      	str	r3, [r7, #12]
    while ((msTicks - startTick) < ms) {
 8000176:	bf00      	nop
 8000178:	4b06      	ldr	r3, [pc, #24]	; (8000194 <delay_ms+0x2c>)
 800017a:	681a      	ldr	r2, [r3, #0]
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	1ad3      	subs	r3, r2, r3
 8000180:	687a      	ldr	r2, [r7, #4]
 8000182:	429a      	cmp	r2, r3
 8000184:	d8f8      	bhi.n	8000178 <delay_ms+0x10>
        // Wait until the required delay has passed
    }
}
 8000186:	bf00      	nop
 8000188:	bf00      	nop
 800018a:	3714      	adds	r7, #20
 800018c:	46bd      	mov	sp, r7
 800018e:	bc80      	pop	{r7}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop
 8000194:	20000028 	.word	0x20000028

08000198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800019c:	f000 f974 	bl	8000488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001a0:	f000 f816 	bl	80001d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001a4:	f000 f864 	bl	8000270 <MX_GPIO_Init>
 // MX_ADC1_Init();
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(trs_yedi_segment_GPIO_Port, trs_yedi_segment_Pin, GPIO_PIN_SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001ae:	4806      	ldr	r0, [pc, #24]	; (80001c8 <main+0x30>)
 80001b0:	f000 fc22 	bl	80009f8 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(led_1_D_GPIO_Port, led_2_E_Pin);
 80001b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <main+0x34>)
 80001ba:	f000 fc35 	bl	8000a28 <HAL_GPIO_TogglePin>
	  delay_ms(1000);
 80001be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001c2:	f7ff ffd1 	bl	8000168 <delay_ms>
	  HAL_GPIO_TogglePin(led_1_D_GPIO_Port, led_2_E_Pin);
 80001c6:	e7f5      	b.n	80001b4 <main+0x1c>
 80001c8:	40010800 	.word	0x40010800
 80001cc:	40010c00 	.word	0x40010c00

080001d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b094      	sub	sp, #80	; 0x50
 80001d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001da:	2228      	movs	r2, #40	; 0x28
 80001dc:	2100      	movs	r1, #0
 80001de:	4618      	mov	r0, r3
 80001e0:	f001 f8d0 	bl	8001384 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e4:	f107 0314 	add.w	r3, r7, #20
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]
 80001f0:	60da      	str	r2, [r3, #12]
 80001f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001f4:	1d3b      	adds	r3, r7, #4
 80001f6:	2200      	movs	r2, #0
 80001f8:	601a      	str	r2, [r3, #0]
 80001fa:	605a      	str	r2, [r3, #4]
 80001fc:	609a      	str	r2, [r3, #8]
 80001fe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000200:	2302      	movs	r3, #2
 8000202:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000204:	2301      	movs	r3, #1
 8000206:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000208:	2310      	movs	r3, #16
 800020a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800020c:	2300      	movs	r3, #0
 800020e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000210:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000214:	4618      	mov	r0, r3
 8000216:	f000 fc21 	bl	8000a5c <HAL_RCC_OscConfig>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	d001      	beq.n	8000224 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000220:	f000 f8ac 	bl	800037c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000224:	230f      	movs	r3, #15
 8000226:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000228:	2300      	movs	r3, #0
 800022a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000230:	2300      	movs	r3, #0
 8000232:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000234:	2300      	movs	r3, #0
 8000236:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000238:	f107 0314 	add.w	r3, r7, #20
 800023c:	2100      	movs	r1, #0
 800023e:	4618      	mov	r0, r3
 8000240:	f000 fe8e 	bl	8000f60 <HAL_RCC_ClockConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800024a:	f000 f897 	bl	800037c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800024e:	2302      	movs	r3, #2
 8000250:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000252:	2300      	movs	r3, #0
 8000254:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000256:	1d3b      	adds	r3, r7, #4
 8000258:	4618      	mov	r0, r3
 800025a:	f000 ffdd 	bl	8001218 <HAL_RCCEx_PeriphCLKConfig>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d001      	beq.n	8000268 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000264:	f000 f88a 	bl	800037c <Error_Handler>
  }
}
 8000268:	bf00      	nop
 800026a:	3750      	adds	r7, #80	; 0x50
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b088      	sub	sp, #32
 8000274:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000276:	f107 0310 	add.w	r3, r7, #16
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000284:	4b39      	ldr	r3, [pc, #228]	; (800036c <MX_GPIO_Init+0xfc>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	4a38      	ldr	r2, [pc, #224]	; (800036c <MX_GPIO_Init+0xfc>)
 800028a:	f043 0310 	orr.w	r3, r3, #16
 800028e:	6193      	str	r3, [r2, #24]
 8000290:	4b36      	ldr	r3, [pc, #216]	; (800036c <MX_GPIO_Init+0xfc>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	f003 0310 	and.w	r3, r3, #16
 8000298:	60fb      	str	r3, [r7, #12]
 800029a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800029c:	4b33      	ldr	r3, [pc, #204]	; (800036c <MX_GPIO_Init+0xfc>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	4a32      	ldr	r2, [pc, #200]	; (800036c <MX_GPIO_Init+0xfc>)
 80002a2:	f043 0304 	orr.w	r3, r3, #4
 80002a6:	6193      	str	r3, [r2, #24]
 80002a8:	4b30      	ldr	r3, [pc, #192]	; (800036c <MX_GPIO_Init+0xfc>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	f003 0304 	and.w	r3, r3, #4
 80002b0:	60bb      	str	r3, [r7, #8]
 80002b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b4:	4b2d      	ldr	r3, [pc, #180]	; (800036c <MX_GPIO_Init+0xfc>)
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	4a2c      	ldr	r2, [pc, #176]	; (800036c <MX_GPIO_Init+0xfc>)
 80002ba:	f043 0308 	orr.w	r3, r3, #8
 80002be:	6193      	str	r3, [r2, #24]
 80002c0:	4b2a      	ldr	r3, [pc, #168]	; (800036c <MX_GPIO_Init+0xfc>)
 80002c2:	699b      	ldr	r3, [r3, #24]
 80002c4:	f003 0308 	and.w	r3, r3, #8
 80002c8:	607b      	str	r3, [r7, #4]
 80002ca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_builtin_GPIO_Port, led_builtin_Pin, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002d2:	4827      	ldr	r0, [pc, #156]	; (8000370 <MX_GPIO_Init+0x100>)
 80002d4:	f000 fb90 	bl	80009f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, trs_role_Pin|trs_buzzer_Pin|led_3_C_Pin|led_4_DP_Pin
 80002d8:	2200      	movs	r2, #0
 80002da:	f64f 7103 	movw	r1, #65283	; 0xff03
 80002de:	4825      	ldr	r0, [pc, #148]	; (8000374 <MX_GPIO_Init+0x104>)
 80002e0:	f000 fb8a 	bl	80009f8 <HAL_GPIO_WritePin>
                          |led_5_A_Pin|led_6_G_Pin|led_7_F_Pin|led_8_B_Pin
                          |led_1_D_Pin|led_2_E_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, trs_led_Pin|trs_yedi_segment_Pin, GPIO_PIN_RESET);
 80002e4:	2200      	movs	r2, #0
 80002e6:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 80002ea:	4823      	ldr	r0, [pc, #140]	; (8000378 <MX_GPIO_Init+0x108>)
 80002ec:	f000 fb84 	bl	80009f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_builtin_Pin */
  GPIO_InitStruct.Pin = led_builtin_Pin;
 80002f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f6:	2301      	movs	r3, #1
 80002f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fa:	2300      	movs	r3, #0
 80002fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002fe:	2302      	movs	r3, #2
 8000300:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_builtin_GPIO_Port, &GPIO_InitStruct);
 8000302:	f107 0310 	add.w	r3, r7, #16
 8000306:	4619      	mov	r1, r3
 8000308:	4819      	ldr	r0, [pc, #100]	; (8000370 <MX_GPIO_Init+0x100>)
 800030a:	f000 f9f1 	bl	80006f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : buton_1_Pin buton_2_Pin buton_3_Pin */
  GPIO_InitStruct.Pin = buton_1_Pin|buton_2_Pin|buton_3_Pin;
 800030e:	2389      	movs	r3, #137	; 0x89
 8000310:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000312:	2300      	movs	r3, #0
 8000314:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000316:	2300      	movs	r3, #0
 8000318:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031a:	f107 0310 	add.w	r3, r7, #16
 800031e:	4619      	mov	r1, r3
 8000320:	4815      	ldr	r0, [pc, #84]	; (8000378 <MX_GPIO_Init+0x108>)
 8000322:	f000 f9e5 	bl	80006f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : trs_role_Pin trs_buzzer_Pin led_3_C_Pin led_4_DP_Pin
                           led_5_A_Pin led_6_G_Pin led_7_F_Pin led_8_B_Pin
                           led_1_D_Pin led_2_E_Pin */
  GPIO_InitStruct.Pin = trs_role_Pin|trs_buzzer_Pin|led_3_C_Pin|led_4_DP_Pin
 8000326:	f64f 7303 	movw	r3, #65283	; 0xff03
 800032a:	613b      	str	r3, [r7, #16]
                          |led_5_A_Pin|led_6_G_Pin|led_7_F_Pin|led_8_B_Pin
                          |led_1_D_Pin|led_2_E_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800032c:	2301      	movs	r3, #1
 800032e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000330:	2300      	movs	r3, #0
 8000332:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000334:	2302      	movs	r3, #2
 8000336:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000338:	f107 0310 	add.w	r3, r7, #16
 800033c:	4619      	mov	r1, r3
 800033e:	480d      	ldr	r0, [pc, #52]	; (8000374 <MX_GPIO_Init+0x104>)
 8000340:	f000 f9d6 	bl	80006f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : trs_led_Pin trs_yedi_segment_Pin */
  GPIO_InitStruct.Pin = trs_led_Pin|trs_yedi_segment_Pin;
 8000344:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 8000348:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800034a:	2301      	movs	r3, #1
 800034c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800034e:	2300      	movs	r3, #0
 8000350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000352:	2302      	movs	r3, #2
 8000354:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000356:	f107 0310 	add.w	r3, r7, #16
 800035a:	4619      	mov	r1, r3
 800035c:	4806      	ldr	r0, [pc, #24]	; (8000378 <MX_GPIO_Init+0x108>)
 800035e:	f000 f9c7 	bl	80006f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8000362:	bf00      	nop
 8000364:	3720      	adds	r7, #32
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000
 8000370:	40011000 	.word	0x40011000
 8000374:	40010c00 	.word	0x40010c00
 8000378:	40010800 	.word	0x40010800

0800037c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000380:	b672      	cpsid	i
}
 8000382:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000384:	e7fe      	b.n	8000384 <Error_Handler+0x8>
	...

08000388 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000388:	b480      	push	{r7}
 800038a:	b085      	sub	sp, #20
 800038c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800038e:	4b15      	ldr	r3, [pc, #84]	; (80003e4 <HAL_MspInit+0x5c>)
 8000390:	699b      	ldr	r3, [r3, #24]
 8000392:	4a14      	ldr	r2, [pc, #80]	; (80003e4 <HAL_MspInit+0x5c>)
 8000394:	f043 0301 	orr.w	r3, r3, #1
 8000398:	6193      	str	r3, [r2, #24]
 800039a:	4b12      	ldr	r3, [pc, #72]	; (80003e4 <HAL_MspInit+0x5c>)
 800039c:	699b      	ldr	r3, [r3, #24]
 800039e:	f003 0301 	and.w	r3, r3, #1
 80003a2:	60bb      	str	r3, [r7, #8]
 80003a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003a6:	4b0f      	ldr	r3, [pc, #60]	; (80003e4 <HAL_MspInit+0x5c>)
 80003a8:	69db      	ldr	r3, [r3, #28]
 80003aa:	4a0e      	ldr	r2, [pc, #56]	; (80003e4 <HAL_MspInit+0x5c>)
 80003ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003b0:	61d3      	str	r3, [r2, #28]
 80003b2:	4b0c      	ldr	r3, [pc, #48]	; (80003e4 <HAL_MspInit+0x5c>)
 80003b4:	69db      	ldr	r3, [r3, #28]
 80003b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ba:	607b      	str	r3, [r7, #4]
 80003bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003be:	4b0a      	ldr	r3, [pc, #40]	; (80003e8 <HAL_MspInit+0x60>)
 80003c0:	685b      	ldr	r3, [r3, #4]
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003d2:	60fb      	str	r3, [r7, #12]
 80003d4:	4a04      	ldr	r2, [pc, #16]	; (80003e8 <HAL_MspInit+0x60>)
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003da:	bf00      	nop
 80003dc:	3714      	adds	r7, #20
 80003de:	46bd      	mov	sp, r7
 80003e0:	bc80      	pop	{r7}
 80003e2:	4770      	bx	lr
 80003e4:	40021000 	.word	0x40021000
 80003e8:	40010000 	.word	0x40010000

080003ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003f0:	e7fe      	b.n	80003f0 <NMI_Handler+0x4>

080003f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003f6:	e7fe      	b.n	80003f6 <HardFault_Handler+0x4>

080003f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003fc:	e7fe      	b.n	80003fc <MemManage_Handler+0x4>

080003fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000402:	e7fe      	b.n	8000402 <BusFault_Handler+0x4>

08000404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000408:	e7fe      	b.n	8000408 <UsageFault_Handler+0x4>

0800040a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr

08000416 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800041a:	bf00      	nop
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr

08000422 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000422:	b480      	push	{r7}
 8000424:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000426:	bf00      	nop
 8000428:	46bd      	mov	sp, r7
 800042a:	bc80      	pop	{r7}
 800042c:	4770      	bx	lr

0800042e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800042e:	b480      	push	{r7}
 8000430:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000432:	bf00      	nop
 8000434:	46bd      	mov	sp, r7
 8000436:	bc80      	pop	{r7}
 8000438:	4770      	bx	lr
	...

0800043c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800043c:	f7ff fff7 	bl	800042e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000440:	480b      	ldr	r0, [pc, #44]	; (8000470 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000442:	490c      	ldr	r1, [pc, #48]	; (8000474 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000444:	4a0c      	ldr	r2, [pc, #48]	; (8000478 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000448:	e002      	b.n	8000450 <LoopCopyDataInit>

0800044a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800044a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800044c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800044e:	3304      	adds	r3, #4

08000450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000454:	d3f9      	bcc.n	800044a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000456:	4a09      	ldr	r2, [pc, #36]	; (800047c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000458:	4c09      	ldr	r4, [pc, #36]	; (8000480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800045a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800045c:	e001      	b.n	8000462 <LoopFillZerobss>

0800045e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800045e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000460:	3204      	adds	r2, #4

08000462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000464:	d3fb      	bcc.n	800045e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000466:	f000 ff95 	bl	8001394 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800046a:	f7ff fe95 	bl	8000198 <main>
  bx lr
 800046e:	4770      	bx	lr
  ldr r0, =_sdata
 8000470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000474:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000478:	08001420 	.word	0x08001420
  ldr r2, =_sbss
 800047c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000480:	20000030 	.word	0x20000030

08000484 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000484:	e7fe      	b.n	8000484 <ADC1_2_IRQHandler>
	...

08000488 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800048c:	4b08      	ldr	r3, [pc, #32]	; (80004b0 <HAL_Init+0x28>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a07      	ldr	r2, [pc, #28]	; (80004b0 <HAL_Init+0x28>)
 8000492:	f043 0310 	orr.w	r3, r3, #16
 8000496:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000498:	2003      	movs	r0, #3
 800049a:	f000 f8f5 	bl	8000688 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800049e:	200f      	movs	r0, #15
 80004a0:	f000 f808 	bl	80004b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004a4:	f7ff ff70 	bl	8000388 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004a8:	2300      	movs	r3, #0
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40022000 	.word	0x40022000

080004b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004bc:	4b12      	ldr	r3, [pc, #72]	; (8000508 <HAL_InitTick+0x54>)
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	4b12      	ldr	r3, [pc, #72]	; (800050c <HAL_InitTick+0x58>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	4619      	mov	r1, r3
 80004c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80004ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80004d2:	4618      	mov	r0, r3
 80004d4:	f000 f8ff 	bl	80006d6 <HAL_SYSTICK_Config>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004de:	2301      	movs	r3, #1
 80004e0:	e00e      	b.n	8000500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2b0f      	cmp	r3, #15
 80004e6:	d80a      	bhi.n	80004fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004e8:	2200      	movs	r2, #0
 80004ea:	6879      	ldr	r1, [r7, #4]
 80004ec:	f04f 30ff 	mov.w	r0, #4294967295
 80004f0:	f000 f8d5 	bl	800069e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004f4:	4a06      	ldr	r2, [pc, #24]	; (8000510 <HAL_InitTick+0x5c>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004fa:	2300      	movs	r3, #0
 80004fc:	e000      	b.n	8000500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004fe:	2301      	movs	r3, #1
}
 8000500:	4618      	mov	r0, r3
 8000502:	3708      	adds	r7, #8
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	20000000 	.word	0x20000000
 800050c:	20000008 	.word	0x20000008
 8000510:	20000004 	.word	0x20000004

08000514 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  return uwTick;
 8000518:	4b02      	ldr	r3, [pc, #8]	; (8000524 <HAL_GetTick+0x10>)
 800051a:	681b      	ldr	r3, [r3, #0]
}
 800051c:	4618      	mov	r0, r3
 800051e:	46bd      	mov	sp, r7
 8000520:	bc80      	pop	{r7}
 8000522:	4770      	bx	lr
 8000524:	2000002c 	.word	0x2000002c

08000528 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000528:	b480      	push	{r7}
 800052a:	b085      	sub	sp, #20
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	f003 0307 	and.w	r3, r3, #7
 8000536:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000538:	4b0c      	ldr	r3, [pc, #48]	; (800056c <__NVIC_SetPriorityGrouping+0x44>)
 800053a:	68db      	ldr	r3, [r3, #12]
 800053c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800053e:	68ba      	ldr	r2, [r7, #8]
 8000540:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000544:	4013      	ands	r3, r2
 8000546:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000550:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800055a:	4a04      	ldr	r2, [pc, #16]	; (800056c <__NVIC_SetPriorityGrouping+0x44>)
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	60d3      	str	r3, [r2, #12]
}
 8000560:	bf00      	nop
 8000562:	3714      	adds	r7, #20
 8000564:	46bd      	mov	sp, r7
 8000566:	bc80      	pop	{r7}
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	e000ed00 	.word	0xe000ed00

08000570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <__NVIC_GetPriorityGrouping+0x18>)
 8000576:	68db      	ldr	r3, [r3, #12]
 8000578:	0a1b      	lsrs	r3, r3, #8
 800057a:	f003 0307 	and.w	r3, r3, #7
}
 800057e:	4618      	mov	r0, r3
 8000580:	46bd      	mov	sp, r7
 8000582:	bc80      	pop	{r7}
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	e000ed00 	.word	0xe000ed00

0800058c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	4603      	mov	r3, r0
 8000594:	6039      	str	r1, [r7, #0]
 8000596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059c:	2b00      	cmp	r3, #0
 800059e:	db0a      	blt.n	80005b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	490c      	ldr	r1, [pc, #48]	; (80005d8 <__NVIC_SetPriority+0x4c>)
 80005a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005aa:	0112      	lsls	r2, r2, #4
 80005ac:	b2d2      	uxtb	r2, r2
 80005ae:	440b      	add	r3, r1
 80005b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005b4:	e00a      	b.n	80005cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	b2da      	uxtb	r2, r3
 80005ba:	4908      	ldr	r1, [pc, #32]	; (80005dc <__NVIC_SetPriority+0x50>)
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	f003 030f 	and.w	r3, r3, #15
 80005c2:	3b04      	subs	r3, #4
 80005c4:	0112      	lsls	r2, r2, #4
 80005c6:	b2d2      	uxtb	r2, r2
 80005c8:	440b      	add	r3, r1
 80005ca:	761a      	strb	r2, [r3, #24]
}
 80005cc:	bf00      	nop
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bc80      	pop	{r7}
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	e000e100 	.word	0xe000e100
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b089      	sub	sp, #36	; 0x24
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	60f8      	str	r0, [r7, #12]
 80005e8:	60b9      	str	r1, [r7, #8]
 80005ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	f003 0307 	and.w	r3, r3, #7
 80005f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f4:	69fb      	ldr	r3, [r7, #28]
 80005f6:	f1c3 0307 	rsb	r3, r3, #7
 80005fa:	2b04      	cmp	r3, #4
 80005fc:	bf28      	it	cs
 80005fe:	2304      	movcs	r3, #4
 8000600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	3304      	adds	r3, #4
 8000606:	2b06      	cmp	r3, #6
 8000608:	d902      	bls.n	8000610 <NVIC_EncodePriority+0x30>
 800060a:	69fb      	ldr	r3, [r7, #28]
 800060c:	3b03      	subs	r3, #3
 800060e:	e000      	b.n	8000612 <NVIC_EncodePriority+0x32>
 8000610:	2300      	movs	r3, #0
 8000612:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000614:	f04f 32ff 	mov.w	r2, #4294967295
 8000618:	69bb      	ldr	r3, [r7, #24]
 800061a:	fa02 f303 	lsl.w	r3, r2, r3
 800061e:	43da      	mvns	r2, r3
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	401a      	ands	r2, r3
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000628:	f04f 31ff 	mov.w	r1, #4294967295
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	fa01 f303 	lsl.w	r3, r1, r3
 8000632:	43d9      	mvns	r1, r3
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000638:	4313      	orrs	r3, r2
         );
}
 800063a:	4618      	mov	r0, r3
 800063c:	3724      	adds	r7, #36	; 0x24
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	3b01      	subs	r3, #1
 8000650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000654:	d301      	bcc.n	800065a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000656:	2301      	movs	r3, #1
 8000658:	e00f      	b.n	800067a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800065a:	4a0a      	ldr	r2, [pc, #40]	; (8000684 <SysTick_Config+0x40>)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	3b01      	subs	r3, #1
 8000660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000662:	210f      	movs	r1, #15
 8000664:	f04f 30ff 	mov.w	r0, #4294967295
 8000668:	f7ff ff90 	bl	800058c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800066c:	4b05      	ldr	r3, [pc, #20]	; (8000684 <SysTick_Config+0x40>)
 800066e:	2200      	movs	r2, #0
 8000670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000672:	4b04      	ldr	r3, [pc, #16]	; (8000684 <SysTick_Config+0x40>)
 8000674:	2207      	movs	r2, #7
 8000676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000678:	2300      	movs	r3, #0
}
 800067a:	4618      	mov	r0, r3
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	e000e010 	.word	0xe000e010

08000688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000690:	6878      	ldr	r0, [r7, #4]
 8000692:	f7ff ff49 	bl	8000528 <__NVIC_SetPriorityGrouping>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800069e:	b580      	push	{r7, lr}
 80006a0:	b086      	sub	sp, #24
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	4603      	mov	r3, r0
 80006a6:	60b9      	str	r1, [r7, #8]
 80006a8:	607a      	str	r2, [r7, #4]
 80006aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006b0:	f7ff ff5e 	bl	8000570 <__NVIC_GetPriorityGrouping>
 80006b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	68b9      	ldr	r1, [r7, #8]
 80006ba:	6978      	ldr	r0, [r7, #20]
 80006bc:	f7ff ff90 	bl	80005e0 <NVIC_EncodePriority>
 80006c0:	4602      	mov	r2, r0
 80006c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006c6:	4611      	mov	r1, r2
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff5f 	bl	800058c <__NVIC_SetPriority>
}
 80006ce:	bf00      	nop
 80006d0:	3718      	adds	r7, #24
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b082      	sub	sp, #8
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006de:	6878      	ldr	r0, [r7, #4]
 80006e0:	f7ff ffb0 	bl	8000644 <SysTick_Config>
 80006e4:	4603      	mov	r3, r0
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
	...

080006f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b08b      	sub	sp, #44	; 0x2c
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80006fa:	2300      	movs	r3, #0
 80006fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80006fe:	2300      	movs	r3, #0
 8000700:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000702:	e169      	b.n	80009d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000704:	2201      	movs	r2, #1
 8000706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000708:	fa02 f303 	lsl.w	r3, r2, r3
 800070c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	69fa      	ldr	r2, [r7, #28]
 8000714:	4013      	ands	r3, r2
 8000716:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000718:	69ba      	ldr	r2, [r7, #24]
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	429a      	cmp	r2, r3
 800071e:	f040 8158 	bne.w	80009d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	4a9a      	ldr	r2, [pc, #616]	; (8000990 <HAL_GPIO_Init+0x2a0>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d05e      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 800072c:	4a98      	ldr	r2, [pc, #608]	; (8000990 <HAL_GPIO_Init+0x2a0>)
 800072e:	4293      	cmp	r3, r2
 8000730:	d875      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 8000732:	4a98      	ldr	r2, [pc, #608]	; (8000994 <HAL_GPIO_Init+0x2a4>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d058      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 8000738:	4a96      	ldr	r2, [pc, #600]	; (8000994 <HAL_GPIO_Init+0x2a4>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d86f      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 800073e:	4a96      	ldr	r2, [pc, #600]	; (8000998 <HAL_GPIO_Init+0x2a8>)
 8000740:	4293      	cmp	r3, r2
 8000742:	d052      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 8000744:	4a94      	ldr	r2, [pc, #592]	; (8000998 <HAL_GPIO_Init+0x2a8>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d869      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 800074a:	4a94      	ldr	r2, [pc, #592]	; (800099c <HAL_GPIO_Init+0x2ac>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d04c      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 8000750:	4a92      	ldr	r2, [pc, #584]	; (800099c <HAL_GPIO_Init+0x2ac>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d863      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 8000756:	4a92      	ldr	r2, [pc, #584]	; (80009a0 <HAL_GPIO_Init+0x2b0>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d046      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
 800075c:	4a90      	ldr	r2, [pc, #576]	; (80009a0 <HAL_GPIO_Init+0x2b0>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d85d      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 8000762:	2b12      	cmp	r3, #18
 8000764:	d82a      	bhi.n	80007bc <HAL_GPIO_Init+0xcc>
 8000766:	2b12      	cmp	r3, #18
 8000768:	d859      	bhi.n	800081e <HAL_GPIO_Init+0x12e>
 800076a:	a201      	add	r2, pc, #4	; (adr r2, 8000770 <HAL_GPIO_Init+0x80>)
 800076c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000770:	080007eb 	.word	0x080007eb
 8000774:	080007c5 	.word	0x080007c5
 8000778:	080007d7 	.word	0x080007d7
 800077c:	08000819 	.word	0x08000819
 8000780:	0800081f 	.word	0x0800081f
 8000784:	0800081f 	.word	0x0800081f
 8000788:	0800081f 	.word	0x0800081f
 800078c:	0800081f 	.word	0x0800081f
 8000790:	0800081f 	.word	0x0800081f
 8000794:	0800081f 	.word	0x0800081f
 8000798:	0800081f 	.word	0x0800081f
 800079c:	0800081f 	.word	0x0800081f
 80007a0:	0800081f 	.word	0x0800081f
 80007a4:	0800081f 	.word	0x0800081f
 80007a8:	0800081f 	.word	0x0800081f
 80007ac:	0800081f 	.word	0x0800081f
 80007b0:	0800081f 	.word	0x0800081f
 80007b4:	080007cd 	.word	0x080007cd
 80007b8:	080007e1 	.word	0x080007e1
 80007bc:	4a79      	ldr	r2, [pc, #484]	; (80009a4 <HAL_GPIO_Init+0x2b4>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d013      	beq.n	80007ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007c2:	e02c      	b.n	800081e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	623b      	str	r3, [r7, #32]
          break;
 80007ca:	e029      	b.n	8000820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	68db      	ldr	r3, [r3, #12]
 80007d0:	3304      	adds	r3, #4
 80007d2:	623b      	str	r3, [r7, #32]
          break;
 80007d4:	e024      	b.n	8000820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	3308      	adds	r3, #8
 80007dc:	623b      	str	r3, [r7, #32]
          break;
 80007de:	e01f      	b.n	8000820 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	330c      	adds	r3, #12
 80007e6:	623b      	str	r3, [r7, #32]
          break;
 80007e8:	e01a      	b.n	8000820 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	689b      	ldr	r3, [r3, #8]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d102      	bne.n	80007f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80007f2:	2304      	movs	r3, #4
 80007f4:	623b      	str	r3, [r7, #32]
          break;
 80007f6:	e013      	b.n	8000820 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d105      	bne.n	800080c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000800:	2308      	movs	r3, #8
 8000802:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	69fa      	ldr	r2, [r7, #28]
 8000808:	611a      	str	r2, [r3, #16]
          break;
 800080a:	e009      	b.n	8000820 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800080c:	2308      	movs	r3, #8
 800080e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	69fa      	ldr	r2, [r7, #28]
 8000814:	615a      	str	r2, [r3, #20]
          break;
 8000816:	e003      	b.n	8000820 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000818:	2300      	movs	r3, #0
 800081a:	623b      	str	r3, [r7, #32]
          break;
 800081c:	e000      	b.n	8000820 <HAL_GPIO_Init+0x130>
          break;
 800081e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000820:	69bb      	ldr	r3, [r7, #24]
 8000822:	2bff      	cmp	r3, #255	; 0xff
 8000824:	d801      	bhi.n	800082a <HAL_GPIO_Init+0x13a>
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	e001      	b.n	800082e <HAL_GPIO_Init+0x13e>
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	3304      	adds	r3, #4
 800082e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000830:	69bb      	ldr	r3, [r7, #24]
 8000832:	2bff      	cmp	r3, #255	; 0xff
 8000834:	d802      	bhi.n	800083c <HAL_GPIO_Init+0x14c>
 8000836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	e002      	b.n	8000842 <HAL_GPIO_Init+0x152>
 800083c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800083e:	3b08      	subs	r3, #8
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	210f      	movs	r1, #15
 800084a:	693b      	ldr	r3, [r7, #16]
 800084c:	fa01 f303 	lsl.w	r3, r1, r3
 8000850:	43db      	mvns	r3, r3
 8000852:	401a      	ands	r2, r3
 8000854:	6a39      	ldr	r1, [r7, #32]
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	fa01 f303 	lsl.w	r3, r1, r3
 800085c:	431a      	orrs	r2, r3
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800086a:	2b00      	cmp	r3, #0
 800086c:	f000 80b1 	beq.w	80009d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000870:	4b4d      	ldr	r3, [pc, #308]	; (80009a8 <HAL_GPIO_Init+0x2b8>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	4a4c      	ldr	r2, [pc, #304]	; (80009a8 <HAL_GPIO_Init+0x2b8>)
 8000876:	f043 0301 	orr.w	r3, r3, #1
 800087a:	6193      	str	r3, [r2, #24]
 800087c:	4b4a      	ldr	r3, [pc, #296]	; (80009a8 <HAL_GPIO_Init+0x2b8>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000888:	4a48      	ldr	r2, [pc, #288]	; (80009ac <HAL_GPIO_Init+0x2bc>)
 800088a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800088c:	089b      	lsrs	r3, r3, #2
 800088e:	3302      	adds	r3, #2
 8000890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000894:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000898:	f003 0303 	and.w	r3, r3, #3
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	220f      	movs	r2, #15
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	43db      	mvns	r3, r3
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	4013      	ands	r3, r2
 80008aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4a40      	ldr	r2, [pc, #256]	; (80009b0 <HAL_GPIO_Init+0x2c0>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d013      	beq.n	80008dc <HAL_GPIO_Init+0x1ec>
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4a3f      	ldr	r2, [pc, #252]	; (80009b4 <HAL_GPIO_Init+0x2c4>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d00d      	beq.n	80008d8 <HAL_GPIO_Init+0x1e8>
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4a3e      	ldr	r2, [pc, #248]	; (80009b8 <HAL_GPIO_Init+0x2c8>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d007      	beq.n	80008d4 <HAL_GPIO_Init+0x1e4>
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4a3d      	ldr	r2, [pc, #244]	; (80009bc <HAL_GPIO_Init+0x2cc>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d101      	bne.n	80008d0 <HAL_GPIO_Init+0x1e0>
 80008cc:	2303      	movs	r3, #3
 80008ce:	e006      	b.n	80008de <HAL_GPIO_Init+0x1ee>
 80008d0:	2304      	movs	r3, #4
 80008d2:	e004      	b.n	80008de <HAL_GPIO_Init+0x1ee>
 80008d4:	2302      	movs	r3, #2
 80008d6:	e002      	b.n	80008de <HAL_GPIO_Init+0x1ee>
 80008d8:	2301      	movs	r3, #1
 80008da:	e000      	b.n	80008de <HAL_GPIO_Init+0x1ee>
 80008dc:	2300      	movs	r3, #0
 80008de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008e0:	f002 0203 	and.w	r2, r2, #3
 80008e4:	0092      	lsls	r2, r2, #2
 80008e6:	4093      	lsls	r3, r2
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80008ee:	492f      	ldr	r1, [pc, #188]	; (80009ac <HAL_GPIO_Init+0x2bc>)
 80008f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008f2:	089b      	lsrs	r3, r3, #2
 80008f4:	3302      	adds	r3, #2
 80008f6:	68fa      	ldr	r2, [r7, #12]
 80008f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000904:	2b00      	cmp	r3, #0
 8000906:	d006      	beq.n	8000916 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000908:	4b2d      	ldr	r3, [pc, #180]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 800090a:	689a      	ldr	r2, [r3, #8]
 800090c:	492c      	ldr	r1, [pc, #176]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	4313      	orrs	r3, r2
 8000912:	608b      	str	r3, [r1, #8]
 8000914:	e006      	b.n	8000924 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000916:	4b2a      	ldr	r3, [pc, #168]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000918:	689a      	ldr	r2, [r3, #8]
 800091a:	69bb      	ldr	r3, [r7, #24]
 800091c:	43db      	mvns	r3, r3
 800091e:	4928      	ldr	r1, [pc, #160]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000920:	4013      	ands	r3, r2
 8000922:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800092c:	2b00      	cmp	r3, #0
 800092e:	d006      	beq.n	800093e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000930:	4b23      	ldr	r3, [pc, #140]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000932:	68da      	ldr	r2, [r3, #12]
 8000934:	4922      	ldr	r1, [pc, #136]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000936:	69bb      	ldr	r3, [r7, #24]
 8000938:	4313      	orrs	r3, r2
 800093a:	60cb      	str	r3, [r1, #12]
 800093c:	e006      	b.n	800094c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800093e:	4b20      	ldr	r3, [pc, #128]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000940:	68da      	ldr	r2, [r3, #12]
 8000942:	69bb      	ldr	r3, [r7, #24]
 8000944:	43db      	mvns	r3, r3
 8000946:	491e      	ldr	r1, [pc, #120]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000948:	4013      	ands	r3, r2
 800094a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000954:	2b00      	cmp	r3, #0
 8000956:	d006      	beq.n	8000966 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000958:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 800095a:	685a      	ldr	r2, [r3, #4]
 800095c:	4918      	ldr	r1, [pc, #96]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	4313      	orrs	r3, r2
 8000962:	604b      	str	r3, [r1, #4]
 8000964:	e006      	b.n	8000974 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000966:	4b16      	ldr	r3, [pc, #88]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000968:	685a      	ldr	r2, [r3, #4]
 800096a:	69bb      	ldr	r3, [r7, #24]
 800096c:	43db      	mvns	r3, r3
 800096e:	4914      	ldr	r1, [pc, #80]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000970:	4013      	ands	r3, r2
 8000972:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800097c:	2b00      	cmp	r3, #0
 800097e:	d021      	beq.n	80009c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000980:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	490e      	ldr	r1, [pc, #56]	; (80009c0 <HAL_GPIO_Init+0x2d0>)
 8000986:	69bb      	ldr	r3, [r7, #24]
 8000988:	4313      	orrs	r3, r2
 800098a:	600b      	str	r3, [r1, #0]
 800098c:	e021      	b.n	80009d2 <HAL_GPIO_Init+0x2e2>
 800098e:	bf00      	nop
 8000990:	10320000 	.word	0x10320000
 8000994:	10310000 	.word	0x10310000
 8000998:	10220000 	.word	0x10220000
 800099c:	10210000 	.word	0x10210000
 80009a0:	10120000 	.word	0x10120000
 80009a4:	10110000 	.word	0x10110000
 80009a8:	40021000 	.word	0x40021000
 80009ac:	40010000 	.word	0x40010000
 80009b0:	40010800 	.word	0x40010800
 80009b4:	40010c00 	.word	0x40010c00
 80009b8:	40011000 	.word	0x40011000
 80009bc:	40011400 	.word	0x40011400
 80009c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009c4:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <HAL_GPIO_Init+0x304>)
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	43db      	mvns	r3, r3
 80009cc:	4909      	ldr	r1, [pc, #36]	; (80009f4 <HAL_GPIO_Init+0x304>)
 80009ce:	4013      	ands	r3, r2
 80009d0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80009d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d4:	3301      	adds	r3, #1
 80009d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009de:	fa22 f303 	lsr.w	r3, r2, r3
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	f47f ae8e 	bne.w	8000704 <HAL_GPIO_Init+0x14>
  }
}
 80009e8:	bf00      	nop
 80009ea:	bf00      	nop
 80009ec:	372c      	adds	r7, #44	; 0x2c
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr
 80009f4:	40010400 	.word	0x40010400

080009f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	460b      	mov	r3, r1
 8000a02:	807b      	strh	r3, [r7, #2]
 8000a04:	4613      	mov	r3, r2
 8000a06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a08:	787b      	ldrb	r3, [r7, #1]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d003      	beq.n	8000a16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a0e:	887a      	ldrh	r2, [r7, #2]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a14:	e003      	b.n	8000a1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a16:	887b      	ldrh	r3, [r7, #2]
 8000a18:	041a      	lsls	r2, r3, #16
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	611a      	str	r2, [r3, #16]
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr

08000a28 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	460b      	mov	r3, r1
 8000a32:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a3a:	887a      	ldrh	r2, [r7, #2]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	4013      	ands	r3, r2
 8000a40:	041a      	lsls	r2, r3, #16
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	43d9      	mvns	r1, r3
 8000a46:	887b      	ldrh	r3, [r7, #2]
 8000a48:	400b      	ands	r3, r1
 8000a4a:	431a      	orrs	r2, r3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	611a      	str	r2, [r3, #16]
}
 8000a50:	bf00      	nop
 8000a52:	3714      	adds	r7, #20
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bc80      	pop	{r7}
 8000a58:	4770      	bx	lr
	...

08000a5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d101      	bne.n	8000a6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e272      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	f000 8087 	beq.w	8000b8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a7c:	4b92      	ldr	r3, [pc, #584]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f003 030c 	and.w	r3, r3, #12
 8000a84:	2b04      	cmp	r3, #4
 8000a86:	d00c      	beq.n	8000aa2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a88:	4b8f      	ldr	r3, [pc, #572]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	f003 030c 	and.w	r3, r3, #12
 8000a90:	2b08      	cmp	r3, #8
 8000a92:	d112      	bne.n	8000aba <HAL_RCC_OscConfig+0x5e>
 8000a94:	4b8c      	ldr	r3, [pc, #560]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000aa0:	d10b      	bne.n	8000aba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000aa2:	4b89      	ldr	r3, [pc, #548]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d06c      	beq.n	8000b88 <HAL_RCC_OscConfig+0x12c>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d168      	bne.n	8000b88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e24c      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ac2:	d106      	bne.n	8000ad2 <HAL_RCC_OscConfig+0x76>
 8000ac4:	4b80      	ldr	r3, [pc, #512]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a7f      	ldr	r2, [pc, #508]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000aca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ace:	6013      	str	r3, [r2, #0]
 8000ad0:	e02e      	b.n	8000b30 <HAL_RCC_OscConfig+0xd4>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d10c      	bne.n	8000af4 <HAL_RCC_OscConfig+0x98>
 8000ada:	4b7b      	ldr	r3, [pc, #492]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a7a      	ldr	r2, [pc, #488]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000ae0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ae4:	6013      	str	r3, [r2, #0]
 8000ae6:	4b78      	ldr	r3, [pc, #480]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a77      	ldr	r2, [pc, #476]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000aec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000af0:	6013      	str	r3, [r2, #0]
 8000af2:	e01d      	b.n	8000b30 <HAL_RCC_OscConfig+0xd4>
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000afc:	d10c      	bne.n	8000b18 <HAL_RCC_OscConfig+0xbc>
 8000afe:	4b72      	ldr	r3, [pc, #456]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a71      	ldr	r2, [pc, #452]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	4b6f      	ldr	r3, [pc, #444]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a6e      	ldr	r2, [pc, #440]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b14:	6013      	str	r3, [r2, #0]
 8000b16:	e00b      	b.n	8000b30 <HAL_RCC_OscConfig+0xd4>
 8000b18:	4b6b      	ldr	r3, [pc, #428]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a6a      	ldr	r2, [pc, #424]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b22:	6013      	str	r3, [r2, #0]
 8000b24:	4b68      	ldr	r3, [pc, #416]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a67      	ldr	r2, [pc, #412]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d013      	beq.n	8000b60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b38:	f7ff fcec 	bl	8000514 <HAL_GetTick>
 8000b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b3e:	e008      	b.n	8000b52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b40:	f7ff fce8 	bl	8000514 <HAL_GetTick>
 8000b44:	4602      	mov	r2, r0
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	2b64      	cmp	r3, #100	; 0x64
 8000b4c:	d901      	bls.n	8000b52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	e200      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b52:	4b5d      	ldr	r3, [pc, #372]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d0f0      	beq.n	8000b40 <HAL_RCC_OscConfig+0xe4>
 8000b5e:	e014      	b.n	8000b8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b60:	f7ff fcd8 	bl	8000514 <HAL_GetTick>
 8000b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b66:	e008      	b.n	8000b7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b68:	f7ff fcd4 	bl	8000514 <HAL_GetTick>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	2b64      	cmp	r3, #100	; 0x64
 8000b74:	d901      	bls.n	8000b7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000b76:	2303      	movs	r3, #3
 8000b78:	e1ec      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b7a:	4b53      	ldr	r3, [pc, #332]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d1f0      	bne.n	8000b68 <HAL_RCC_OscConfig+0x10c>
 8000b86:	e000      	b.n	8000b8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f003 0302 	and.w	r3, r3, #2
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d063      	beq.n	8000c5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b96:	4b4c      	ldr	r3, [pc, #304]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	f003 030c 	and.w	r3, r3, #12
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d00b      	beq.n	8000bba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ba2:	4b49      	ldr	r3, [pc, #292]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f003 030c 	and.w	r3, r3, #12
 8000baa:	2b08      	cmp	r3, #8
 8000bac:	d11c      	bne.n	8000be8 <HAL_RCC_OscConfig+0x18c>
 8000bae:	4b46      	ldr	r3, [pc, #280]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d116      	bne.n	8000be8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bba:	4b43      	ldr	r3, [pc, #268]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f003 0302 	and.w	r3, r3, #2
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d005      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x176>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	691b      	ldr	r3, [r3, #16]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d001      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e1c0      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd2:	4b3d      	ldr	r3, [pc, #244]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	695b      	ldr	r3, [r3, #20]
 8000bde:	00db      	lsls	r3, r3, #3
 8000be0:	4939      	ldr	r1, [pc, #228]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000be2:	4313      	orrs	r3, r2
 8000be4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000be6:	e03a      	b.n	8000c5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	691b      	ldr	r3, [r3, #16]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d020      	beq.n	8000c32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bf0:	4b36      	ldr	r3, [pc, #216]	; (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf6:	f7ff fc8d 	bl	8000514 <HAL_GetTick>
 8000bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bfc:	e008      	b.n	8000c10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bfe:	f7ff fc89 	bl	8000514 <HAL_GetTick>
 8000c02:	4602      	mov	r2, r0
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	1ad3      	subs	r3, r2, r3
 8000c08:	2b02      	cmp	r3, #2
 8000c0a:	d901      	bls.n	8000c10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	e1a1      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c10:	4b2d      	ldr	r3, [pc, #180]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f003 0302 	and.w	r3, r3, #2
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d0f0      	beq.n	8000bfe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c1c:	4b2a      	ldr	r3, [pc, #168]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	695b      	ldr	r3, [r3, #20]
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	4927      	ldr	r1, [pc, #156]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	600b      	str	r3, [r1, #0]
 8000c30:	e015      	b.n	8000c5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c32:	4b26      	ldr	r3, [pc, #152]	; (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c38:	f7ff fc6c 	bl	8000514 <HAL_GetTick>
 8000c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c3e:	e008      	b.n	8000c52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c40:	f7ff fc68 	bl	8000514 <HAL_GetTick>
 8000c44:	4602      	mov	r2, r0
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d901      	bls.n	8000c52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	e180      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c52:	4b1d      	ldr	r3, [pc, #116]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d1f0      	bne.n	8000c40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f003 0308 	and.w	r3, r3, #8
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d03a      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	699b      	ldr	r3, [r3, #24]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d019      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c72:	4b17      	ldr	r3, [pc, #92]	; (8000cd0 <HAL_RCC_OscConfig+0x274>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c78:	f7ff fc4c 	bl	8000514 <HAL_GetTick>
 8000c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c7e:	e008      	b.n	8000c92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c80:	f7ff fc48 	bl	8000514 <HAL_GetTick>
 8000c84:	4602      	mov	r2, r0
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d901      	bls.n	8000c92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e160      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c92:	4b0d      	ldr	r3, [pc, #52]	; (8000cc8 <HAL_RCC_OscConfig+0x26c>)
 8000c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d0f0      	beq.n	8000c80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	f000 fa9c 	bl	80011dc <RCC_Delay>
 8000ca4:	e01c      	b.n	8000ce0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ca6:	4b0a      	ldr	r3, [pc, #40]	; (8000cd0 <HAL_RCC_OscConfig+0x274>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cac:	f7ff fc32 	bl	8000514 <HAL_GetTick>
 8000cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cb2:	e00f      	b.n	8000cd4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cb4:	f7ff fc2e 	bl	8000514 <HAL_GetTick>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d908      	bls.n	8000cd4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	e146      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
 8000cc6:	bf00      	nop
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	42420000 	.word	0x42420000
 8000cd0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cd4:	4b92      	ldr	r3, [pc, #584]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd8:	f003 0302 	and.w	r3, r3, #2
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d1e9      	bne.n	8000cb4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f003 0304 	and.w	r3, r3, #4
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f000 80a6 	beq.w	8000e3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cf2:	4b8b      	ldr	r3, [pc, #556]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000cf4:	69db      	ldr	r3, [r3, #28]
 8000cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d10d      	bne.n	8000d1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cfe:	4b88      	ldr	r3, [pc, #544]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d00:	69db      	ldr	r3, [r3, #28]
 8000d02:	4a87      	ldr	r2, [pc, #540]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d08:	61d3      	str	r3, [r2, #28]
 8000d0a:	4b85      	ldr	r3, [pc, #532]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d12:	60bb      	str	r3, [r7, #8]
 8000d14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d16:	2301      	movs	r3, #1
 8000d18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d1a:	4b82      	ldr	r3, [pc, #520]	; (8000f24 <HAL_RCC_OscConfig+0x4c8>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d118      	bne.n	8000d58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d26:	4b7f      	ldr	r3, [pc, #508]	; (8000f24 <HAL_RCC_OscConfig+0x4c8>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a7e      	ldr	r2, [pc, #504]	; (8000f24 <HAL_RCC_OscConfig+0x4c8>)
 8000d2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d32:	f7ff fbef 	bl	8000514 <HAL_GetTick>
 8000d36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d38:	e008      	b.n	8000d4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d3a:	f7ff fbeb 	bl	8000514 <HAL_GetTick>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	2b64      	cmp	r3, #100	; 0x64
 8000d46:	d901      	bls.n	8000d4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	e103      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d4c:	4b75      	ldr	r3, [pc, #468]	; (8000f24 <HAL_RCC_OscConfig+0x4c8>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d0f0      	beq.n	8000d3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d106      	bne.n	8000d6e <HAL_RCC_OscConfig+0x312>
 8000d60:	4b6f      	ldr	r3, [pc, #444]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d62:	6a1b      	ldr	r3, [r3, #32]
 8000d64:	4a6e      	ldr	r2, [pc, #440]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d66:	f043 0301 	orr.w	r3, r3, #1
 8000d6a:	6213      	str	r3, [r2, #32]
 8000d6c:	e02d      	b.n	8000dca <HAL_RCC_OscConfig+0x36e>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	68db      	ldr	r3, [r3, #12]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d10c      	bne.n	8000d90 <HAL_RCC_OscConfig+0x334>
 8000d76:	4b6a      	ldr	r3, [pc, #424]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d78:	6a1b      	ldr	r3, [r3, #32]
 8000d7a:	4a69      	ldr	r2, [pc, #420]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d7c:	f023 0301 	bic.w	r3, r3, #1
 8000d80:	6213      	str	r3, [r2, #32]
 8000d82:	4b67      	ldr	r3, [pc, #412]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d84:	6a1b      	ldr	r3, [r3, #32]
 8000d86:	4a66      	ldr	r2, [pc, #408]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d88:	f023 0304 	bic.w	r3, r3, #4
 8000d8c:	6213      	str	r3, [r2, #32]
 8000d8e:	e01c      	b.n	8000dca <HAL_RCC_OscConfig+0x36e>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	2b05      	cmp	r3, #5
 8000d96:	d10c      	bne.n	8000db2 <HAL_RCC_OscConfig+0x356>
 8000d98:	4b61      	ldr	r3, [pc, #388]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d9a:	6a1b      	ldr	r3, [r3, #32]
 8000d9c:	4a60      	ldr	r2, [pc, #384]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000d9e:	f043 0304 	orr.w	r3, r3, #4
 8000da2:	6213      	str	r3, [r2, #32]
 8000da4:	4b5e      	ldr	r3, [pc, #376]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000da6:	6a1b      	ldr	r3, [r3, #32]
 8000da8:	4a5d      	ldr	r2, [pc, #372]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000daa:	f043 0301 	orr.w	r3, r3, #1
 8000dae:	6213      	str	r3, [r2, #32]
 8000db0:	e00b      	b.n	8000dca <HAL_RCC_OscConfig+0x36e>
 8000db2:	4b5b      	ldr	r3, [pc, #364]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000db4:	6a1b      	ldr	r3, [r3, #32]
 8000db6:	4a5a      	ldr	r2, [pc, #360]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000db8:	f023 0301 	bic.w	r3, r3, #1
 8000dbc:	6213      	str	r3, [r2, #32]
 8000dbe:	4b58      	ldr	r3, [pc, #352]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000dc0:	6a1b      	ldr	r3, [r3, #32]
 8000dc2:	4a57      	ldr	r2, [pc, #348]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000dc4:	f023 0304 	bic.w	r3, r3, #4
 8000dc8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d015      	beq.n	8000dfe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd2:	f7ff fb9f 	bl	8000514 <HAL_GetTick>
 8000dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dd8:	e00a      	b.n	8000df0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dda:	f7ff fb9b 	bl	8000514 <HAL_GetTick>
 8000dde:	4602      	mov	r2, r0
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	1ad3      	subs	r3, r2, r3
 8000de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d901      	bls.n	8000df0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000dec:	2303      	movs	r3, #3
 8000dee:	e0b1      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000df0:	4b4b      	ldr	r3, [pc, #300]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	f003 0302 	and.w	r3, r3, #2
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d0ee      	beq.n	8000dda <HAL_RCC_OscConfig+0x37e>
 8000dfc:	e014      	b.n	8000e28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dfe:	f7ff fb89 	bl	8000514 <HAL_GetTick>
 8000e02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e04:	e00a      	b.n	8000e1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e06:	f7ff fb85 	bl	8000514 <HAL_GetTick>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d901      	bls.n	8000e1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e09b      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e1c:	4b40      	ldr	r3, [pc, #256]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000e1e:	6a1b      	ldr	r3, [r3, #32]
 8000e20:	f003 0302 	and.w	r3, r3, #2
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d1ee      	bne.n	8000e06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e28:	7dfb      	ldrb	r3, [r7, #23]
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d105      	bne.n	8000e3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e2e:	4b3c      	ldr	r3, [pc, #240]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	4a3b      	ldr	r2, [pc, #236]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000e34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e38:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	69db      	ldr	r3, [r3, #28]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f000 8087 	beq.w	8000f52 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e44:	4b36      	ldr	r3, [pc, #216]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f003 030c 	and.w	r3, r3, #12
 8000e4c:	2b08      	cmp	r3, #8
 8000e4e:	d061      	beq.n	8000f14 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	69db      	ldr	r3, [r3, #28]
 8000e54:	2b02      	cmp	r3, #2
 8000e56:	d146      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e58:	4b33      	ldr	r3, [pc, #204]	; (8000f28 <HAL_RCC_OscConfig+0x4cc>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e5e:	f7ff fb59 	bl	8000514 <HAL_GetTick>
 8000e62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e64:	e008      	b.n	8000e78 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e66:	f7ff fb55 	bl	8000514 <HAL_GetTick>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d901      	bls.n	8000e78 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000e74:	2303      	movs	r3, #3
 8000e76:	e06d      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e78:	4b29      	ldr	r3, [pc, #164]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d1f0      	bne.n	8000e66 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e8c:	d108      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e8e:	4b24      	ldr	r3, [pc, #144]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	4921      	ldr	r1, [pc, #132]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ea0:	4b1f      	ldr	r3, [pc, #124]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a19      	ldr	r1, [r3, #32]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eb0:	430b      	orrs	r3, r1
 8000eb2:	491b      	ldr	r1, [pc, #108]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000eb8:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <HAL_RCC_OscConfig+0x4cc>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ebe:	f7ff fb29 	bl	8000514 <HAL_GetTick>
 8000ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ec4:	e008      	b.n	8000ed8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ec6:	f7ff fb25 	bl	8000514 <HAL_GetTick>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d901      	bls.n	8000ed8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	e03d      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ed8:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d0f0      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x46a>
 8000ee4:	e035      	b.n	8000f52 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ee6:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <HAL_RCC_OscConfig+0x4cc>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eec:	f7ff fb12 	bl	8000514 <HAL_GetTick>
 8000ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ef2:	e008      	b.n	8000f06 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ef4:	f7ff fb0e 	bl	8000514 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d901      	bls.n	8000f06 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f02:	2303      	movs	r3, #3
 8000f04:	e026      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f06:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <HAL_RCC_OscConfig+0x4c4>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d1f0      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x498>
 8000f12:	e01e      	b.n	8000f52 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	69db      	ldr	r3, [r3, #28]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d107      	bne.n	8000f2c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e019      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
 8000f20:	40021000 	.word	0x40021000
 8000f24:	40007000 	.word	0x40007000
 8000f28:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <HAL_RCC_OscConfig+0x500>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a1b      	ldr	r3, [r3, #32]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d106      	bne.n	8000f4e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d001      	beq.n	8000f52 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e000      	b.n	8000f54 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3718      	adds	r7, #24
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40021000 	.word	0x40021000

08000f60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d101      	bne.n	8000f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e0d0      	b.n	8001116 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f74:	4b6a      	ldr	r3, [pc, #424]	; (8001120 <HAL_RCC_ClockConfig+0x1c0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0307 	and.w	r3, r3, #7
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d910      	bls.n	8000fa4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f82:	4b67      	ldr	r3, [pc, #412]	; (8001120 <HAL_RCC_ClockConfig+0x1c0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f023 0207 	bic.w	r2, r3, #7
 8000f8a:	4965      	ldr	r1, [pc, #404]	; (8001120 <HAL_RCC_ClockConfig+0x1c0>)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f92:	4b63      	ldr	r3, [pc, #396]	; (8001120 <HAL_RCC_ClockConfig+0x1c0>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	683a      	ldr	r2, [r7, #0]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d001      	beq.n	8000fa4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e0b8      	b.n	8001116 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d020      	beq.n	8000ff2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 0304 	and.w	r3, r3, #4
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d005      	beq.n	8000fc8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fbc:	4b59      	ldr	r3, [pc, #356]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	4a58      	ldr	r2, [pc, #352]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8000fc2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000fc6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0308 	and.w	r3, r3, #8
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d005      	beq.n	8000fe0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fd4:	4b53      	ldr	r3, [pc, #332]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	4a52      	ldr	r2, [pc, #328]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8000fda:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000fde:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fe0:	4b50      	ldr	r3, [pc, #320]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	494d      	ldr	r1, [pc, #308]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d040      	beq.n	8001080 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2b01      	cmp	r3, #1
 8001004:	d107      	bne.n	8001016 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001006:	4b47      	ldr	r3, [pc, #284]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d115      	bne.n	800103e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e07f      	b.n	8001116 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	2b02      	cmp	r3, #2
 800101c:	d107      	bne.n	800102e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800101e:	4b41      	ldr	r3, [pc, #260]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d109      	bne.n	800103e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e073      	b.n	8001116 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800102e:	4b3d      	ldr	r3, [pc, #244]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d101      	bne.n	800103e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e06b      	b.n	8001116 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800103e:	4b39      	ldr	r3, [pc, #228]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f023 0203 	bic.w	r2, r3, #3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	4936      	ldr	r1, [pc, #216]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 800104c:	4313      	orrs	r3, r2
 800104e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001050:	f7ff fa60 	bl	8000514 <HAL_GetTick>
 8001054:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001056:	e00a      	b.n	800106e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001058:	f7ff fa5c 	bl	8000514 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	f241 3288 	movw	r2, #5000	; 0x1388
 8001066:	4293      	cmp	r3, r2
 8001068:	d901      	bls.n	800106e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800106a:	2303      	movs	r3, #3
 800106c:	e053      	b.n	8001116 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800106e:	4b2d      	ldr	r3, [pc, #180]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f003 020c 	and.w	r2, r3, #12
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	429a      	cmp	r2, r3
 800107e:	d1eb      	bne.n	8001058 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001080:	4b27      	ldr	r3, [pc, #156]	; (8001120 <HAL_RCC_ClockConfig+0x1c0>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f003 0307 	and.w	r3, r3, #7
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	429a      	cmp	r2, r3
 800108c:	d210      	bcs.n	80010b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800108e:	4b24      	ldr	r3, [pc, #144]	; (8001120 <HAL_RCC_ClockConfig+0x1c0>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f023 0207 	bic.w	r2, r3, #7
 8001096:	4922      	ldr	r1, [pc, #136]	; (8001120 <HAL_RCC_ClockConfig+0x1c0>)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	4313      	orrs	r3, r2
 800109c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800109e:	4b20      	ldr	r3, [pc, #128]	; (8001120 <HAL_RCC_ClockConfig+0x1c0>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d001      	beq.n	80010b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e032      	b.n	8001116 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d008      	beq.n	80010ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	4916      	ldr	r1, [pc, #88]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0308 	and.w	r3, r3, #8
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d009      	beq.n	80010ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010da:	4b12      	ldr	r3, [pc, #72]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	691b      	ldr	r3, [r3, #16]
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	490e      	ldr	r1, [pc, #56]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 80010ea:	4313      	orrs	r3, r2
 80010ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010ee:	f000 f821 	bl	8001134 <HAL_RCC_GetSysClockFreq>
 80010f2:	4602      	mov	r2, r0
 80010f4:	4b0b      	ldr	r3, [pc, #44]	; (8001124 <HAL_RCC_ClockConfig+0x1c4>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	091b      	lsrs	r3, r3, #4
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	490a      	ldr	r1, [pc, #40]	; (8001128 <HAL_RCC_ClockConfig+0x1c8>)
 8001100:	5ccb      	ldrb	r3, [r1, r3]
 8001102:	fa22 f303 	lsr.w	r3, r2, r3
 8001106:	4a09      	ldr	r2, [pc, #36]	; (800112c <HAL_RCC_ClockConfig+0x1cc>)
 8001108:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800110a:	4b09      	ldr	r3, [pc, #36]	; (8001130 <HAL_RCC_ClockConfig+0x1d0>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff f9d0 	bl	80004b4 <HAL_InitTick>

  return HAL_OK;
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40022000 	.word	0x40022000
 8001124:	40021000 	.word	0x40021000
 8001128:	080013f4 	.word	0x080013f4
 800112c:	20000000 	.word	0x20000000
 8001130:	20000004 	.word	0x20000004

08001134 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001134:	b480      	push	{r7}
 8001136:	b087      	sub	sp, #28
 8001138:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	2300      	movs	r3, #0
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800114e:	4b1e      	ldr	r3, [pc, #120]	; (80011c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f003 030c 	and.w	r3, r3, #12
 800115a:	2b04      	cmp	r3, #4
 800115c:	d002      	beq.n	8001164 <HAL_RCC_GetSysClockFreq+0x30>
 800115e:	2b08      	cmp	r3, #8
 8001160:	d003      	beq.n	800116a <HAL_RCC_GetSysClockFreq+0x36>
 8001162:	e027      	b.n	80011b4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001164:	4b19      	ldr	r3, [pc, #100]	; (80011cc <HAL_RCC_GetSysClockFreq+0x98>)
 8001166:	613b      	str	r3, [r7, #16]
      break;
 8001168:	e027      	b.n	80011ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	0c9b      	lsrs	r3, r3, #18
 800116e:	f003 030f 	and.w	r3, r3, #15
 8001172:	4a17      	ldr	r2, [pc, #92]	; (80011d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001174:	5cd3      	ldrb	r3, [r2, r3]
 8001176:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d010      	beq.n	80011a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001182:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	0c5b      	lsrs	r3, r3, #17
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	4a11      	ldr	r2, [pc, #68]	; (80011d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800118e:	5cd3      	ldrb	r3, [r2, r3]
 8001190:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a0d      	ldr	r2, [pc, #52]	; (80011cc <HAL_RCC_GetSysClockFreq+0x98>)
 8001196:	fb03 f202 	mul.w	r2, r3, r2
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a0:	617b      	str	r3, [r7, #20]
 80011a2:	e004      	b.n	80011ae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a0c      	ldr	r2, [pc, #48]	; (80011d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80011a8:	fb02 f303 	mul.w	r3, r2, r3
 80011ac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	613b      	str	r3, [r7, #16]
      break;
 80011b2:	e002      	b.n	80011ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <HAL_RCC_GetSysClockFreq+0x98>)
 80011b6:	613b      	str	r3, [r7, #16]
      break;
 80011b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011ba:	693b      	ldr	r3, [r7, #16]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	371c      	adds	r7, #28
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000
 80011cc:	007a1200 	.word	0x007a1200
 80011d0:	08001404 	.word	0x08001404
 80011d4:	08001414 	.word	0x08001414
 80011d8:	003d0900 	.word	0x003d0900

080011dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <RCC_Delay+0x34>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a0a      	ldr	r2, [pc, #40]	; (8001214 <RCC_Delay+0x38>)
 80011ea:	fba2 2303 	umull	r2, r3, r2, r3
 80011ee:	0a5b      	lsrs	r3, r3, #9
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	fb02 f303 	mul.w	r3, r2, r3
 80011f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80011f8:	bf00      	nop
  }
  while (Delay --);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	1e5a      	subs	r2, r3, #1
 80011fe:	60fa      	str	r2, [r7, #12]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1f9      	bne.n	80011f8 <RCC_Delay+0x1c>
}
 8001204:	bf00      	nop
 8001206:	bf00      	nop
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	20000000 	.word	0x20000000
 8001214:	10624dd3 	.word	0x10624dd3

08001218 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001220:	2300      	movs	r3, #0
 8001222:	613b      	str	r3, [r7, #16]
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	2b00      	cmp	r3, #0
 8001232:	d07d      	beq.n	8001330 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001234:	2300      	movs	r3, #0
 8001236:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001238:	4b4f      	ldr	r3, [pc, #316]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800123a:	69db      	ldr	r3, [r3, #28]
 800123c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10d      	bne.n	8001260 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001244:	4b4c      	ldr	r3, [pc, #304]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001246:	69db      	ldr	r3, [r3, #28]
 8001248:	4a4b      	ldr	r2, [pc, #300]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800124a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800124e:	61d3      	str	r3, [r2, #28]
 8001250:	4b49      	ldr	r3, [pc, #292]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001252:	69db      	ldr	r3, [r3, #28]
 8001254:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800125c:	2301      	movs	r3, #1
 800125e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001260:	4b46      	ldr	r3, [pc, #280]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001268:	2b00      	cmp	r3, #0
 800126a:	d118      	bne.n	800129e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800126c:	4b43      	ldr	r3, [pc, #268]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a42      	ldr	r2, [pc, #264]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001272:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001276:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001278:	f7ff f94c 	bl	8000514 <HAL_GetTick>
 800127c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800127e:	e008      	b.n	8001292 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001280:	f7ff f948 	bl	8000514 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b64      	cmp	r3, #100	; 0x64
 800128c:	d901      	bls.n	8001292 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e06d      	b.n	800136e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001292:	4b3a      	ldr	r3, [pc, #232]	; (800137c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800129e:	4b36      	ldr	r3, [pc, #216]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80012a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d02e      	beq.n	800130c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d027      	beq.n	800130c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80012bc:	4b2e      	ldr	r3, [pc, #184]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80012c6:	4b2e      	ldr	r3, [pc, #184]	; (8001380 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80012cc:	4b2c      	ldr	r3, [pc, #176]	; (8001380 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80012d2:	4a29      	ldr	r2, [pc, #164]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d014      	beq.n	800130c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e2:	f7ff f917 	bl	8000514 <HAL_GetTick>
 80012e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012e8:	e00a      	b.n	8001300 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012ea:	f7ff f913 	bl	8000514 <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d901      	bls.n	8001300 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e036      	b.n	800136e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001300:	4b1d      	ldr	r3, [pc, #116]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	f003 0302 	and.w	r3, r3, #2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d0ee      	beq.n	80012ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800130c:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800130e:	6a1b      	ldr	r3, [r3, #32]
 8001310:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	4917      	ldr	r1, [pc, #92]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800131a:	4313      	orrs	r3, r2
 800131c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800131e:	7dfb      	ldrb	r3, [r7, #23]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d105      	bne.n	8001330 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001324:	4b14      	ldr	r3, [pc, #80]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001326:	69db      	ldr	r3, [r3, #28]
 8001328:	4a13      	ldr	r2, [pc, #76]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800132a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800132e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d008      	beq.n	800134e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	490b      	ldr	r1, [pc, #44]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800134a:	4313      	orrs	r3, r2
 800134c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0310 	and.w	r3, r3, #16
 8001356:	2b00      	cmp	r3, #0
 8001358:	d008      	beq.n	800136c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800135a:	4b07      	ldr	r3, [pc, #28]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	4904      	ldr	r1, [pc, #16]	; (8001378 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001368:	4313      	orrs	r3, r2
 800136a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40021000 	.word	0x40021000
 800137c:	40007000 	.word	0x40007000
 8001380:	42420440 	.word	0x42420440

08001384 <memset>:
 8001384:	4603      	mov	r3, r0
 8001386:	4402      	add	r2, r0
 8001388:	4293      	cmp	r3, r2
 800138a:	d100      	bne.n	800138e <memset+0xa>
 800138c:	4770      	bx	lr
 800138e:	f803 1b01 	strb.w	r1, [r3], #1
 8001392:	e7f9      	b.n	8001388 <memset+0x4>

08001394 <__libc_init_array>:
 8001394:	b570      	push	{r4, r5, r6, lr}
 8001396:	2600      	movs	r6, #0
 8001398:	4d0c      	ldr	r5, [pc, #48]	; (80013cc <__libc_init_array+0x38>)
 800139a:	4c0d      	ldr	r4, [pc, #52]	; (80013d0 <__libc_init_array+0x3c>)
 800139c:	1b64      	subs	r4, r4, r5
 800139e:	10a4      	asrs	r4, r4, #2
 80013a0:	42a6      	cmp	r6, r4
 80013a2:	d109      	bne.n	80013b8 <__libc_init_array+0x24>
 80013a4:	f000 f81a 	bl	80013dc <_init>
 80013a8:	2600      	movs	r6, #0
 80013aa:	4d0a      	ldr	r5, [pc, #40]	; (80013d4 <__libc_init_array+0x40>)
 80013ac:	4c0a      	ldr	r4, [pc, #40]	; (80013d8 <__libc_init_array+0x44>)
 80013ae:	1b64      	subs	r4, r4, r5
 80013b0:	10a4      	asrs	r4, r4, #2
 80013b2:	42a6      	cmp	r6, r4
 80013b4:	d105      	bne.n	80013c2 <__libc_init_array+0x2e>
 80013b6:	bd70      	pop	{r4, r5, r6, pc}
 80013b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80013bc:	4798      	blx	r3
 80013be:	3601      	adds	r6, #1
 80013c0:	e7ee      	b.n	80013a0 <__libc_init_array+0xc>
 80013c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80013c6:	4798      	blx	r3
 80013c8:	3601      	adds	r6, #1
 80013ca:	e7f2      	b.n	80013b2 <__libc_init_array+0x1e>
 80013cc:	08001418 	.word	0x08001418
 80013d0:	08001418 	.word	0x08001418
 80013d4:	08001418 	.word	0x08001418
 80013d8:	0800141c 	.word	0x0800141c

080013dc <_init>:
 80013dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013de:	bf00      	nop
 80013e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013e2:	bc08      	pop	{r3}
 80013e4:	469e      	mov	lr, r3
 80013e6:	4770      	bx	lr

080013e8 <_fini>:
 80013e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ea:	bf00      	nop
 80013ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013ee:	bc08      	pop	{r3}
 80013f0:	469e      	mov	lr, r3
 80013f2:	4770      	bx	lr
