# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../2_1_Encoder.srcs/sources_1/new/enc_bcd.vhd" \
"../../../../2_1_Encoder.srcs/sim_1/new/enc_bcd_tb.vhd" \

# Do not sort compile order
nosort
