$date
	Mon Feb 22 13:53:06 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var reg 1 ! d $end
$upscope $end
$scope module stimulus $end
$var reg 1 " clk $end
$upscope $end
$scope module stimulus $end
$var wire 1 # q $end
$upscope $end
$scope module stimulus $end
$var reg 1 $ clk_en $end
$upscope $end
$scope module stimulus $end
$var reg 1 % rst_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
x#
x"
1!
$end
#20000
1"
#30000
0"
#40000
1%
#60000
0!
#70000
1"
#80000
0"
#100000
1!
#110000
1"
#120000
0"
#140000
0!
#150000
1"
#160000
0"
#180000
1!
#190000
1"
#200000
0"
#220000
1#
0%
#230000
1"
#240000
0"
#280000
