

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Sat Jan 23 21:09:27 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     4.540|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      -|     -|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        1|      -|      0|     0|    -|
|Multiplexer      |        -|      -|      -|   343|    -|
|Register         |        -|      -|    112|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        1|      0|    112|   343|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        5|      0|   ~0  |     4|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |KeyExpansion_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                   |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  85|         17|    1|         17|
    |sbox_address0   |  44|          9|    8|         72|
    |sbox_address1   |  44|          9|    8|         72|
    |state_address0  |  85|         17|    4|         68|
    |state_address1  |  85|         17|    4|         68|
    +----------------+----+-----------+-----+-----------+
    |Total           | 343|         69|   25|        297|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  16|   0|   16|          0|
    |reg_328                |   8|   0|    8|          0|
    |reg_332                |   8|   0|    8|          0|
    |reg_336                |   8|   0|    8|          0|
    |reg_340                |   8|   0|    8|          0|
    |state_load_10_reg_516  |   8|   0|    8|          0|
    |state_load_11_reg_521  |   8|   0|    8|          0|
    |state_load_4_reg_456   |   8|   0|    8|          0|
    |state_load_5_reg_461   |   8|   0|    8|          0|
    |state_load_6_reg_476   |   8|   0|    8|          0|
    |state_load_7_reg_481   |   8|   0|    8|          0|
    |state_load_8_reg_496   |   8|   0|    8|          0|
    |state_load_9_reg_501   |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 112|   0|  112|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
|state_address1  | out |    4|  ap_memory |     state    |     array    |
|state_ce1       | out |    1|  ap_memory |     state    |     array    |
|state_we1       | out |    1|  ap_memory |     state    |     array    |
|state_d1        | out |    8|  ap_memory |     state    |     array    |
|state_q1        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

