// Seed: 1130540729
module module_0 ();
  assign id_1 = "";
  assign module_1.type_3 = 0;
  wire id_2;
  wire id_3;
  wire id_4, id_5, id_6;
  id_7(
      id_4
  );
  assign module_2.type_10 = 0;
endmodule
module module_1 (
    output wire id_0
);
  wor id_2 = -1'b0;
  module_0 modCall_1 ();
  assign id_0 = id_2;
endmodule
module module_2 (
    input tri0 id_0,
    output tri0 id_1,
    inout supply1 id_2,
    output supply0 id_3,
    output supply0 id_4
);
  wire id_6, id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign id_1 = 1;
  generate
    final id_7 = id_7;
  endgenerate
  wire id_9;
  xor primCall (id_1, id_2, id_6, id_7, id_8);
endmodule
