# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sd3_1_B_sim_func_synth.v" \
"../../../../../sd3_1_B.srcs/sim_1/new/CLK.v" \
"../../../../../sd3_1_B.srcs/sim_1/new/sd3_1_B_sim.v" \

# Do not sort compile order
nosort
