Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/test/FinalProjectPt1/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/test/FinalProjectPt1/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/test/FinalProjectPt1/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/test/FinalProjectPt1/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/test/FinalProjectPt1/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/test/FinalProjectPt1/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/test/FinalProjectPt1/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/test/FinalProjectPt1/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at output_screen.sv(6): object "VGA_CLK" differs only in case from object "vga_clk" in the same scope File: C:/test/FinalProjectPt1/output_files/output_screen.sv Line: 6
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/test/FinalProjectPt1/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at polygonRaster.sv(5): object "x" differs only in case from object "X" in the same scope File: C:/test/FinalProjectPt1/polygonRaster.sv Line: 5
Info (10281): Verilog HDL Declaration information at polygonRaster.sv(6): object "y" differs only in case from object "Y" in the same scope File: C:/test/FinalProjectPt1/polygonRaster.sv Line: 6
Info (10281): Verilog HDL Declaration information at polygonRaster.sv(24): object "startProj" differs only in case from object "STARTPROJ" in the same scope File: C:/test/FinalProjectPt1/polygonRaster.sv Line: 24
Info (10281): Verilog HDL Declaration information at polygonRaster.sv(20): object "start" differs only in case from object "START" in the same scope File: C:/test/FinalProjectPt1/polygonRaster.sv Line: 20
