///! https://github.com/hailo-ai/hailort/blob/e2190aeda847ab22057d162d08b516c39ac36ab8/common/include/firmware_status.h#L25
const std = @import("std");
const testing = std.testing;

pub const StatusModule = enum(u8) {
    GENERAL,
    DATAFLOW,
    ETHERNET_SERVICE,
    CONTROL,
    POWER_MEASUREMENT,
    MIPI,
    USER_CONFIG,
    I2C,
    LWIP,
    PARALLEL_CAMERA,
    QSPI,
    PCIE_SERVICE,
    FIRMWARE_UPDATE,
    SENSOR_CONFIG,
    DEBUG,
    MAILBOX,
    SEMAPHORE,
    INTER_CPU_CONTROL,
    INTER_CPU_EVENT_MANAGER,
    CONTEXT_SWITCH_TASK,
    D2H_EVENT_MANAGER,
    WD,
    HEALTH_MONITOR,
    PVT_DRIVER,
    ISP,
    BOARD_CONFIG,
    FIRMWARE_CONFIGS,
    GPIO,
    OVERCURRENT_PROTECTION,
    POWER,
    SECURE_DEBUG,
    POWER_STATE,
    SOC,
    SECOND_STAGE_UPDATE,
    DATAFLOW_COMMON,
    RESET_HANDLER,
    TEMPERATURE_PROTECTION,
    DDR_BUFFER,
    PL320,
    PROCESS_MONITOR,
    MBIST,
    NN_CONFIG_SERVICE,
    CONFIG_MANAGER_WRAPPER,
    CSM_CONFIG_MANAGER,
    PCIE_CONFIG_MANAGER,
    VDMA_SERVICE,
    MEMORY_LOGGER,
    UART_LOGGER,
    DRAM_DMA_SERVICE,
    NN_CORE_SERVICE,
    DATA_STREAM_MANAGER_WRAPPER,
    BURST_CREDITS_TASK,
    TASK_SYNC_EVENTS,
    NMS_MANAGER,
    CLUSTER_MANAGER,
    HW_INFER_MANAGER,
    INFINITE_CONTEXT_LOADER,
};

// +--------------+------------+------------+------------+
// |  Bits 0-15   | Bits 16-23 | Bits 24-27 | Bits 28-31 |
// +--------------+------------+------------+------------+
// | Status value | Module     | Reserved   | Component  |
// +--------------+------------+------------+------------+
const StatusBits = packed struct {
    component: u4 = 0,
    _: u4 = 0,
    module: StatusModule,
    status: u16,
};

const component_id_bits = 4 << 28;

pub const Status = enum(u32) {
    SUCCESS,

    FIRMWARE_MODULE__GENERAL_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.GENERAL)) << 16),
    HAILO_STATUS_UNINITIALIZED,
    HAILO_STATUS_INVALID_INTERRUPT_HANDLER,
    HAILO_STATUS_CONVERT_TO_TEXTUAL_FAILED,
    SYSTEM_STATUS_STATUS_INVALID_PARAMS,
    HAILO_STATUS_UNREACHABLE,
    HAILO_STATUS_ERROR_HANDLING_UNDEFINED_EXCEPTION,
    HAILO_STATUS_ERROR_HANDLING_NMI,
    HAILO_STATUS_ERROR_HANDLING_HARD_FAULT,
    HAILO_STATUS_ERROR_HANDLING_MPU_FAULT,
    HAILO_STATUS_ERROR_HANDLING_BUS_FAULT,
    HAILO_STATUS_ERROR_HANDLING_USAGE_FAULT,
    HAILO_STATUS_ERROR_SMART_FAIL,
    HAILO_STATUS_ERROR_SMART_TIMEOUT,
    HAILO_STATUS_ERROR_SMART_NOT_STARTED,
    HAILO_STATUS_ERROR_SMART_UNSUPPORTED_OPERATION,
    HAILO_STATUS_ERROR_SMART_BIST_NULL_PARAMS,
    HAILO_STATUS_ERROR_SMART_BIST_INVALID_BYPASS,
    HAILO_STATUS_SOC_INIT_FAILED,
    HAILO_STATUS_QSPI_INIT_FAILED,
    HAILO_STATUS_INITIAL_I2C_INIT_FAILED,
    HAILO_STATUS_SOC_LOAD_CLOCK_FROM_CONFIG_FAILED,
    HAILO_STATUS_SECOND_I2C_INIT_FAILED,
    HAILO_STATUS_SETTING_PCIE_POWER_MODES_FAILED,
    HAILO_STATUS_ETHERNET_SERVICE_INIT_FAILED,
    HAILO_STATUS_LWIP_INIT_FAILED,
    HAILO_STATUS_CONTROL_TASK_INIT_FAILED,
    HAILO_STATUS_PCIE_INIT_FAILED,
    HAILO_STATUS_SECURE_SERVICE_INIT_FAILED,
    HAILO_STATUS_MAILBOX_INIT_FAILED,
    HAILO_STATUS_SENDING_CORE_CPU_LOADED_EVENT_FAILED,
    HAILO_STATUS_INTER_CPU_EVENT_MANAGER_INIT_FAILED,
    HAILO_STATUS_SOC_CORE_CPU_INIT_FAILED,
    HAILO_STATUS_UPDATE_CLOCK_CORE_CPU_FAILED,
    HAILO_STATUS_CONTROL_ETH_INIT_FAILED,
    HAILO_STATUS_SEMAPHORE_INIT_FAILED,
    HAILO_STATUS_DRAM_DMA_SERVICE_INIT_FAILED,
    HAILO_STATUS_VDMA_SERVICE_INIT_FAILED,
    HAILO_STATUS_ERROR_HANDLING_STACK_OVERFLOW,
    HAILO_STATUS_UNEXPECTED_NULL_ARGUMENT,

    FIRMWARE_MODULE__DATAFLOW_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.DATAFLOW)) << 16),
    HAILO_DATAFLOW_STATUS_INVALID_PARAMETER,
    HAILO_DATAFLOW_STATUS_INVALID_STREAM_INDEX,
    HAILO_DATAFLOW_STATUS_STREAM_ALREADY_USED,
    HAILO_DATAFLOW_STATUS_INBOUND_INTERRUPT_SETUP_FAILED,
    HAILO_DATAFLOW_STATUS_OUTBOUND_INTERRUPT_SETUP_FAILED,
    HAILO_DATAFLOW_STATUS_SET_QUEUE_UDP_FILTER_FAILED,
    HAILO_DATAFLOW_STATUS_INVALID_RECEIVE_COMMUNICATION,
    HAILO_DATAFLOW_STATUS_QUEUE_UDP_DATAFLOW_FAILED,
    HAILO_DATAFLOW_STATUS_FREE_TX_DESCIPTORS_FAILED,
    HAILO_DATAFLOW_STATUS_ETHERNET_DATAFLOW_INIT_FAILED,
    HAILO_DATAFLOW_STATUS_ETHERNET_INTERRUPT_ENABLE_FAILED,
    HAILO_DATAFLOW_STATUS_STREAM_ALREADY_CLOSED,
    HAILO_DATAFLOW_STATUS_INVALID_BYTES_PER_BUFFER_VALUE,
    HAILO_DATAFLOW_STATUS_INVALID_COMMUNICATION_TYPE,
    HAILO_DATAFLOW_STATUS_STREAM_NOT_CONFIGURED,
    HAILO_DATAFLOW_STATUS_FIFO_ADDRESS_NOT_FOUND,
    HAILO_DATAFLOW_STATUS_GET_QUEUE_TX_MEMORY_FAILED,
    HAILO_DATAFLOW_STATUS_INVALID_BUFFERS_THRESHOLD,
    HAILO_DATAFLOW_STATUS_RELEASE_DATAFLOW_RX_DESCRIPTORS_FAILED,
    HAILO_DATAFLOW_STATUS_UDP_TX_MEMORY_FULL,
    HAILO_DATAFLOW_STATUS_MIPI_START_FAILED,
    HAILO_DATAFLOW_STATUS_MIPI_TX_IS_NOT_SUPPORTED,
    HAILO_DATAFLOW_STATUS_PACKETS_PER_SYNC_OVERFLOWS,
    HAILO_DATAFLOW_STATUS_PCIE_CONFIGURE_CHANNEL_FAILED,
    HAILO_DATAFLOW_STATUS_PCIE_RELEASE_CHANNEL_FAILED,
    HAILO_DATAFLOW_STATUS_UNSUPPORTED,
    HAILO_DATAFLOW_STATUS_ALLOCATE_RX_QUEUE_FAILED,
    HAILO_DATAFLOW_STATUS_UNUSED_DATAFLOW_MANAGER,
    HAILO_DATAFLOW_STATUS_LATENCY_MEASUREMENT_IN_PROGRESS,
    HAILO_DATAFLOW_STATUS_LATENCY_MEASUREMENT_OVERFLOW,
    HAILO_DATAFLOW_STATUS_LATENCY_MEASUREMENT_UNDERFLOW,
    HAILO_DATAFLOW_STATUS_LATENCY_MEASUREMENT_READ_WHILE_DISABLED,
    HAILO_DATAFLOW_STATUS_INPUT_SYNC_NOT_SUPPORTED,
    HAILO_DATAFLOW_STATUS_NO_AVAILABLE_DATAFLOW_MANAGER,
    HAILO_DATAFLOW_STATUS_INVALID_DATAFLOW_MANAGER_ID,
    HAILO_DATAFLOW_STATUS_DATAFLOW_IS_ACTIVE_ON_ANOTHER_MANAGER,

    FIRMWARE_MODULE__ETHERNET_SERVICE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.ETHERNET_SERVICE)) << 16),
    ETHERNET_SERVICE_STATUS_INVALID_PARAMS,
    ETHERNET_SERVICE_STATUS_CEDI_PROBE_FAILED,
    ETHERNET_SERVICE_STATUS_MISMATCHING_PDATA_SIZE,
    ETHERNET_SERVICE_STATUS_MISMATCHING_RX_DESC_LIST_SIZE,
    ETHERNET_SERVICE_STATUS_MISMATCHING_TX_DESC_LIST_SIZE,
    ETHERNET_SERVICE_STATUS_MISMATCHING_STATISTICS_SIZE,
    ETHERNET_SERVICE_STATUS_ADD_RX_BUFFER_FAILED,
    ETHERNET_SERVICE_STATUS_ADD_DATAFLOW_RX_PAYLOAD_BUFFER_FAILED,
    ETHERNET_SERVICE_STATUS_ADD_DATAFLOW_RX_HEADER_BUFFER_FAILED,
    ETHERNET_SERVICE_STATUS_CEDI_INIT_FAILED,
    ETHERNET_SERVICE_STATUS_READ_RX_BUFFER_FAILED,
    ETHERNET_SERVICE_STATUS_READ_RX_HEADER_BUFFER_FAILED,
    ETHERNET_SERVICE_STATUS_READ_RX_PAYLOAD_BUFFER_FAILED,
    ETHERNET_SERVICE_STATUS_RX_HEADER_NO_DATA,
    ETHERNET_SERVICE_STATUS_RX_PAYLOAD_NO_DATA,
    ETHERNET_SERVICE_STATUS_RX_HEADER_UNEXPECTED_FRAME_DESCRIPTOR,
    ETHERNET_SERVICE_STATUS_RX_PAYLOAD_UNEXPECTED_FRAME_DESCRIPTOR,
    ETHERNET_SERVICE_STATUS_TX_QUEUE_FAILED,
    ETHERNET_SERVICE_STATUS_FREE_TX_DESCRIPTOR_ERROR,
    ETHERNET_SERVICE_STATUS_SET_T1_SCREEN_REG_FAILED,
    ETHERNET_SERVICE_STATUS_INTERRUPT_SETUP_FAILED,
    ETHERNET_SERVICE_STATUS_INTERRUPT_ENABLE_FAILED,
    ETHERNET_SERVICE_STATUS_DATAFLOW_INTERRUPT_SETUP_FAILED,
    ETHERNET_SERVICE_STATUS_DATAFLOW_INTERRUPT_ENABLE_FAILED,
    ETHERNET_SERVICE_STATUS_MDIO_WRITE_TIMEOUT,
    ETHERNET_SERVICE_STATUS_MDIO_WRITE_FAILED,
    ETHERNET_SERVICE_STATUS_MDIO_READ_TIMEOUT,
    ETHERNET_SERVICE_STATUS_MDIO_READ_FAILED,
    ETHERNET_SERVICE_STATUS_SET_QN_EVENT_FAILED,
    ETHERNET_SERVICE_STATUS_SET_DATAFLOW_EVENT_FAILED,
    ETHERNET_SERVICE_STATUS_TX_QUEUE_SEG_ALLOC_FAILED,
    ETHERNET_SERVICE_STATUS_SET_TX_CHECKSUM_OFFLOAD_FAILED,
    ETHERNET_SERVICE_STATUS_SET_HDR_DATA_SPLIT_FAILED,
    ETHERNET_SERVICE_STATUS_INVALID_MAC_SIZE,
    ETHERNET_SERVICE_STATUS_GET_SPECIFIC_ADDR_FAILED,
    ETHERNET_SERVICE_STATUS_FREE_PAYLOAD_TX_DESCRIPTOR_FAILED,
    ETHERNET_SERVICE_STATUS_FREE_HEADER_TX_DESCRIPTOR_ERROR,
    ETHERNET_SERVICE_STATUS_MISMATCHING_FIFO_ADDRESS,
    ETHERNET_SERVICE_STATUS_OPTIMIZED_EDD_DATAFLOW_TX_FAILED,
    ETHERNET_SERVICE_STATUS_SET_Q0_EVENT_FAILED,
    ETHERNET_SERVICE_STATUS_SWAP_DATAFLOW_DESCRIPTOR_FAILED,
    ETHERNET_SERVICE_STATUS_DATAFLOW_RX_NO_DATA,
    ETHERNET_SERVICE_STATUS_UNALIGNED_RX_INJECTION,
    ETHERNET_SERVICE_STATUS_DATAFLOW_HANDLE_INJECTION_FAILED,
    ETHERNET_SERVICE_STATUS_RX_UNEXPECTED_FRAME_SIZE,
    ETHERNET_SERVICE_STATUS_RX_NO_DATA,
    ETHERNET_SERVICE_STATUS_RX_UNEXPECTED_FRAME_DESCRIPTOR,
    ETHERNET_SERVICE_STATUS_SET_TIMER_INC_FAILED,
    ETHERNET_SERVICE_DATAFLOW_RX_QUEUE_UNAVAILABLE,
    ETHERNET_SERVICE_DATAFLOW_RX_QUEUE_ALREADY_FREE,
    ETHERNET_SERVICE_STATUS_RESET_RX_QUEUE_FAILED,
    ETHERNET_SERVICE_STATUS_RX_STREAM_TO_ETHERNET_QUEUE_FAILED,
    ETHERNET_SERVICE_STATUS_ETHERNET_UNSUPPORTED,
    ETHERNET_SERVICE_STATUS_MDIO_UNSUPPORTED,
    ETHERNET_SERVICE_STATUS_PHY_RESET_TIMEOUT,

    FIRMWARE_MODULE__CONTROL_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.CONTROL)) << 16),
    HAILO_CONTROL_STATUS_INVALID_PCIE_CONTROL_MODE,
    HAILO_CONTROL_STATUS_MESSAGE_QUEUE_CREATE_FAILED,
    HAILO_CONTROL_STATUS_INVALID_VERSION,
    HAILO_CONTROL_STATUS_OVERRUN_BEFORE_PARAMETERS,
    HAILO_CONTROL_STATUS_OVERRUN_AT_PARAMETER,
    HAILO_CONTROL_STATUS_CONTROL_ACK_RECEIVED,
    HAILO_CONTROL_STATUS_INVALID_OPCODE,
    HAILO_CONTROL_STATUS_INVALID_COMMUNICATION_TYPE,
    HAILO_CONTROL_STATUS_LWIP_TX_QUEUE_FRAME_FAILED,
    HAILO_CONTROL_STATUS_PCIE_INIT_FAILED,
    HAILO_CONTROL_STATUS_PCIE_REPLY_FAILED,
    HAILO_CONTROL_STATUS_INIT_RESPONSE_FAILED,
    HAILO_CONTROL_STATUS_INVALID_DEVICE_ARCHITECTURE,
    HAILO_CONTROL_STATUS_INVALID_PLATFORM_ID,
    HAILO_CONTROL_STATUS_UNSUPPORTED_OPCODE,
    HAILO_CONTROL_STATUS_INVALID_PERCENTAGE_RECEIVED,
    HAILO_CONTROL_STATUS_COMMUNICATION_PARAMS_UNINITIALIZED,
    CONTROL_PROTOCOL_STATUS_INCORRECT_PARAMETER_COUNT,
    CONTROL_PROTOCOL_STATUS_INVALID_ADDRESS_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_DATA_COUNT_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_STREAM_INDEX_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_IS_INPUT_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_COMMUNICATION_TYPE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_COMMUNICATION_TYPE,
    CONTROL_PROTOCOL_STATUS_GET_ETHERNET_HEADER_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_COMMUNICATION_PARAMS_LENGTH,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_CONFIG_FAILED,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_OPEN_STREAM_FAILED,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_CLOSE_STREAM_FAILED,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_INVALID_PACKETS_INPUT_BUFFERS_RATIO,
    CONTROL_PROTOCOL_STATUS_INVALID_OPERATION_TYPE_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_OPERATION_TYPE,
    CONTROL_PROTOCOL_STATUS_RESET_PHY_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_RESET_TYPE,
    CONTROL_PROTOCOL_STATUS_SYSTEM_RESET_RETURNED,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_NOT_IDLE,
    CONTROL_PROTOCOL_STATUS_INVALID_BYTES_PER_BUFFER_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_BUFFERS_PER_FRAME_LENGTH,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_SET_STREAM_REGISTERS_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_STREAM_INDEX,
    CONTROL_PROTOCOL_STATUS_INVALID_CONFIG_TYPE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONFIG_CORE_TOP_TYPE,
    CONTROL_PROTOCOL_STATUS_INVALID_CONFIG_CORE_TOP_CONFIG_PARAMS_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_STREAM_THRESHOLD_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_POWER_MEASUREMENT_READ,
    CONTROL_PROTOCOL_STATUS_FAILED_SET_POWER_MEASUREMENT,
    CONTROL_PROTOCOL_STATUS_FAILED_GET_POWER_MEASUREMENT,
    CONTROL_PROTOCOL_STATUS_FAILED_START_POWER_MEASUREMENT,
    CONTROL_PROTOCOL_STATUS_FAILED_STOP_POWER_MEASUREMENT,
    CONTROL_PROTOCOL_STATUS_FAILED_SINGLE_POWER_MEASUREMENT,
    CONTROL_PROTOCOL_STATUS_INVALID_POWER_MEASUREMENT_INDEX,
    CONTROL_PROTOCOL_STATUS_UPDATE_START_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_REGISTER_ADDRESS_SIZE,
    CONTROL_PROTOCOL_STATUS_WRITE_FIRMWARE_UPDATE_FAILED,
    CONTROL_PROTOCOL_STATUS_VALIDATE_FIRMWARE_UPDATE_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_MD5_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_FIRMWARE_SIZE,
    CONTROL_PROTOCOL_STATUS_FINISH_FIRMWARE_UPDATE_FAILED,
    CONTROL_PROTOCOL_STATUS_USER_CONFIG_EXAMINE_FAILED,
    CONTROL_PROTOCOL_STATUS_USER_CONFIG_ERASE_FAILED,
    CONTROL_PROTOCOL_STATUS_I2C_WRITE_FAILED,
    CONTROL_PROTOCOL_STATUS_I2C_READ_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_IS_FIRST_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_DATA_SIZE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_START_OFFSET_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_RESET_DATA_SIZE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_SENSOR_TYPE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_SECTION_INDEX_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_TOTAL_DATA_SIZE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_SLAVE_ADDRESS_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_SLAVE_REGISTERS_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_SLAVE_OFFSET_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_SLAVE_BUS_INDEX_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_SLAVE_BUS_HOLD_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SENSOR_CONFIG_SLAVE_ENDIANNESS_LENGTH,
    CONTROL_PROTOCOL_STATUS_LATENCY_CONFIG_FAILED,
    CONTROL_PROTOCOL_STATUS_LATENCY_READ_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_DATA_LENGTH,
    CONTROL_PROTOCOL_STATUS_MIPI_INIT_FAILED,
    CONTROL_PROTOCOL_STATUS_PARSE_COMMAND_FAILED,
    CONTROL_PROTOCOL_STATUS_EXECUTE_COMMAND_FAILED,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_INVALID_FRAMES_PER_SYNC,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_INVALID_PACKETS_PER_FRAME,
    CONTROL_PROTOCOL_STATUS_DATAFLOW_INVALID_SYNC_SIZE,
    CONTROL_PROTOCOL_STATUS_PARSE_MESSAGE_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_PLATFORM_ID,
    CONTROL_PROTOCOL_STATUS_INVALID_DEVICE_ARCHITECTURE,
    CONTROL_PROTOCOL_STATUS_UNSUPPORTED_OPCODE_FOR_DEVICE,
    CONTROL_PROTOCOL_STATUS_INVALID_USE_RTP_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_DATA_RATE,
    CONTROL_PROTOCOL_STATUS_INTER_CPU_REQUEST_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_INTER_CPU_OPCODE,
    CONTROL_PROTOCOL_STATUS_CORE_CPU_RETURNED_STATUS_FAILURE,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_VERSION_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_APP_COUNT_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_APP_HEADER_LENGTH,
    /// DEPRECATED
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_CLUSTER_END_GARANTEE_TRIGGER_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_NUMBER_OF_EDGE_LAYERS_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_NUMBER_OF_ACTION_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_TRIGGER_GROUPS_LENGTH,
    CONTROL_PROTOCOL_STATUS_CONTEXT_SWITCH_CONTEXT_NETWORK_DATA_LENGTH_HIGHER_THEN_MAX_CONTROL_SIZE,
    CONTROL_PROTOCOL_STATUS_IDLE_TIME_MEASUREMENT_ALREADY_SET,
    CONTROL_PROTOCOL_STATUS_FAILED_IDLE_TIME_GET_MEASUREMENT,
    CONTROL_PROTOCOL_STATUS_FAILED_IDLE_TIME_SET_MEASUREMENT,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_CONTEXT_INDEX_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_PCIE_CONFIG_CHANNEL_NUMBER_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_STATE_MACHINE_STATUS_LENGTH,
    CONTROL_PROTOCOL_STATUS_NULL_ARGUMENT_PASSED,
    CONTROL_TASK_STATUS_ACTION_LIST_LENGTH_EXITED_BUFFER_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_CPU_ID_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SHOULD_ENABLE_LENGTH,
    CONTROL_PROTOCOL_STATUS_WD_ENABLE_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_WD_CYCLES_LENGTH,
    CONTROL_PROTOCOL_STATUS_WD_CONFIG_FAILED,
    CONTROL_PROTOCOL_STATUS_PREVIOUS_SYSTEM_STATE_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_CPU_ID,
    /// DEPRECATED
    CONTROL_PROTOCOL_STATUS_INVALID_SLICING_APPROACH_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_INTERRUPT_TYPE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_INTERRUPT_INDEX_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_INTERRUPT_SUB_INDEX_LENGTH,
    CONTROL_PROTOCOL_STATUS_D2H_EVENT_MANAGER_SET_NEW_HOST_INFO_FAIL,
    CONTROL_PROTOCOL_STATUS_D2H_EVENT_MANAGER_SET_NEW_HOST_INFO_INVALID_CONNECTION_TYPE_LENGTH,
    CONTROL_PROTOCOL_STATUS_D2H_EVENT_MANAGER_SET_NEW_HOST_INFO_INVALID_IP_ADDR_LENGTH,
    CONTROL_PROTOCOL_STATUS_D2H_EVENT_MANAGER_SET_NEW_HOST_INFO_INVALID_PORT_LENGTH,
    CONTROL_PROTOCOL_STATUS_D2H_EVENT_MANAGER_HOST_INFO_INVALID_PRIORITY_LENGTH,
    CONTROL_PROTOCOL_STATUS_D2H_EVENT_MANAGER_HOST_INFO_SEND_EVENT_FAIL,
    CONTROL_PROTOCOL_STATUS_CANT_GET_PCIE_CONTROL_PACKET,
    CONTROL_PROTOCOL_STATUS_FAILED_SENDING_DATA_TO_CONTROL_QUEUE,
    CONTROL_PROTOCOL_STATUS_GOT_INVALID_DVM_FOR_THAT_PLATFORM,
    CONTROL_PROTOCOL_STATUS_INVALID_APPLICATION_INDEX_LENGTH,
    CONTROL_PROTOCOL_STATUS_CANT_GET_CHIP_TEMPERATURE,
    CONTROL_PROTOCOL_STATUS_DIRECT_EEPROM_ADDRESS_ACCESS_NOT_ALLOWED,
    CONTROL_PROTOCOL_STATUS_INVALID_ACTION_LIST_OFFSET_LENGTH,
    CONTROL_PROTOCOL_STATUS_CANT_GET_SOC_ID,
    CONTROL_PROTOCOL_STATUS_CANT_GET_LCS,
    CONTROL_PROTOCOL_STATUS_GET_ETH_MAC_FAILED,
    CONTROL_PROTOCOL_ENABLE_DEBUGGING_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_SKIP_NN_STREAM_CONFIG_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_APPLICATION_BATCH_SIZE_LENGTH,
    CONTROL_PROTOCOL_STATUS_MIPI_INCORRECT_IMG_IN_DATA_TYPE,
    CONTROL_PROTOCOL_STATUS_MIPI_INCORRECT_PIXELS_PER_CLOCK,
    CONTROL_PROTOCOL_STATUS_INVALID_BREAKPOINT_ID_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_BREAKPOINT_CONTROL_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_BREAKPOINT_DATA_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_IS_FIRST_CONTROL_PER_CONTEXT_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_IS_LAST_CONTROL_PER_CONTEXT_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_IS_RMA_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_PCIE_DATAFLOW_TYPE,
    CONTROL_PROTOCOL_STATUS_INVALID_PCIE_CONFIG_CHANNEL_NUMBER,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_STREAM_REMAP_DATA_LENGTH,
    CONTROL_PROTOCOL_STATUS_CONTEXT_SWITCH_UNSUPPORTED,
    CONTROL_PROTOCOL_STATUS_ACCESS_RESTRICTED_MEMORY_AREA,
    CONTROL_PROTOCOL_STATUS_REQUSET_LENGTH_OVERFLOW,
    CONTROL_PROTOCOL_STATUS_INVALID_REQUSET_LENGTH,
    CONTROL_PROTOCOL_UNEXPECTED_ACK_VALUE,
    CONTROL_PROTOCOL_PART_OF_THE_MESSAGE_NOT_PARSED,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_CONTEXT_CFG_BASE_ADDRESS_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_CONTEXT_CFG_TOTAL_DESCRIPTORS_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_ROW_SIZE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_POWER_MODE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SECOND_STAGE_SIZE,
    CONTROL_PROTOCOL_STATUS_COPY_SECOND_STAGE_TO_FLASH_FAILED,
    CONTROL_PROTOCOL_STATUS_MIPI_MISMATCH_SIZES_BETWEEN_MIPI_OUTPUT_AND_STREAM,
    CONTROL_PROTOCOL_STATUS_MIPI_MISMATCH_SIZES_BETWEEN_OUTPUT_DATA_TYPE_AND_PIXELS_PER_CLOCK,
    CONTROL_PROTOCOL_STATUS_INVALID_VALIDATION_FEATURES_LENGTH,
    CONTROL_PROTOCOL_STATUS_OBSOLETE_CONTROL,
    CONTROL_PROTOCOL_STATUS_INVALID_BATCH_INDEX_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_ENABLE_USER_CONFIGURATION_LENGTH,
    CONTROL_PROTOCOL_STATUS_SYSTEM_FORCED_RESET_RETURNED,
    CONTROL_PROTOCOL_STATUS_INVALID_LOGGER_LEVEL,
    CONTROL_PROTOCOL_STATUS_INVALID_LOGGER_INTERFACE,
    CONTROL_PROTOCOL_STATUS_INVALID_IS_TOP_TEST_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_TOP_BYPASS_BITMAP_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CLUSTER_BITMAP_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CLUSTER_BYPASS_BITMAP_0_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CLUSTER_BYPASS_BITMAP_1_LENGTH,
    CONTROL_PROTOCOL_STATUS_BIST_NOT_SUPPORTED,
    CONTROL_PROTOCOL_STATUS_INVALID_BYPASS_SELECTION,
    CONTROL_PROTOCOL_STATUS_ONLY_POWER_CAN_BE_SAMPLED_WITH_EVB_TOTAL_POWER_OPTION,
    CONTROL_PROTOCOL_STATUS_UNSUPPORTED_DEVICE,
    CONTROL_PROTOCOL_STATUS_INVALID_DATAFLOW_MANAGER_ID_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_NN_STREAM_CONFIG_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_IS_SINGLE_CONTEXT_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_SLAVE_ENDIANNESS_VALUE,
    CONTROL_PROTOCOL_STATUS_PVT_IS_NOT_SUPPORTED,
    CONTROL_PROTOCOL_STATUS_FAILED_SETTING_THROTTLING_STATE,
    CONTROL_PROTOCOL_STATUS_FAILED_SETTING_OVERCURRENT_STATE,
    CONTROL_PROTOCOL_STATUS_CONTROL_UNSUPPORTED,
    CONTROL_PROTOCOL_STATUS_CONTROL_DEPRECATED,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_HOST_BUFFER_INFO,
    CONTROL_PROTOCOL_STATUS_INVALID_CFG_CHANNELS_COUNT_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_DYNAMIC_BATCH_SIZE_LENGTH,
    /// DEPRECATED
    CONTROL_PROTOCOL_STATUS_INVALID_INFER_FEATURES_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONFIG_CHANNEL_INFOS,
    /// DEPRECATED
    CONTROL_PROTOCOL_STATUS_INVALID_IS_BATCH_SIZE_FLOW_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_CONTEXT_TYPE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CONTEXT_SWITCH_CONTEXT_NETWORK_GROUP_ID_LENGTH,
    CONTROL_PROTOCOL_STATUS_SET_SLEEP_STATE_FAILED,
    CONTROL_PROTOCOL_STATUS_INVALID_SLEEP_STATE_SIZE,
    CONTROL_PROTOCOL_STATUS_INVALID_SLEEP_STATE,
    CONTROL_PROTOCOL_STATUS_INVALID_HW_INFER_STATE_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_CHANNELS_INFO_LENGTH,
    CONTROL_PROTOCOL_STATUS_INVALID_BATCH_COUNT_LENGTH,

    FIRMWARE_MODULE__POWER_MEASUREMENT_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.POWER_MEASUREMENT)) << 16),
    HAILO_POWER_MEASUREMENT_STATUS_POWER_INIT_ERROR,
    HAILO_POWER_MEASUREMENT_STATUS_DVM_ERROR,
    HAILO_POWER_MEASUREMENT_STATUS_INVALID_GLOBAL_ARRAY,
    HAILO_POWER_MEASUREMENT_STATUS_NULL_ARGUMENT_PASSED,
    HAILO_POWER_MEASUREMENT_STATUS_MAIN_TASK_RETURNED,
    HAILO_POWER_MEASUREMENT_STATUS_EVENT_BIT_NOT_SET,
    HAILO_POWER_MEASUREMENT_STATUS_EVENT_BIT_NOT_CLEARED,
    HAILO_POWER_MEASUREMENT_STATUS_INVALID_MEASUREMENT_ARGUMENTS,
    HAILO_POWER_MEASUREMENT_STATUS_INVALID_INTERVAL,
    HAILO_POWER_MEASUREMENT_STATUS_ALREADY_STARTED,
    HAILO_POWER_MEASUREMENT_STATUS_INIT_DVMS_FAILED,
    HAILO_POWER_MEASUREMENT_STATUS_INVALID_DVM,
    HAILO_POWER_MEASUREMENT_TASK_NOT_RUNNING,
    HAILO_POWER_MEASUREMENT_DVM_ALREADY_IN_USE_FOR_PERIODIC_SAMPLING,

    FIRMWARE_MODULE__MIPI_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.MIPI)) << 16),
    HAILO_MIPI_STATUS_INVALID_RX_ID,
    HAILO_MIPI_STATUS_INVALID_TX_ID,
    HAILO_MIPI_STATUS_UNINITIALIZED_CONFIG,
    HAILO_MIPI_STATUS_NULL_CONFIG_PASSED,
    HAILO_MIPI_STATUS_TIMEOUT,
    HAILO_MIPI_STATUS_INVALID_NUMBER_OF_LANES,
    HAILO_MIPI_STATUS_INVALID_DATA_RATE,
    HAILO_MIPI_STATUS_INVALID_TX_DATA_TYPE,
    HAILO_MIPI_STATUS_INVALID_VIRTUAL_CHANNEL,
    HAILO_MIPI_STATUS_CONFIG_CAMERA_FAILED,
    HAILO_MIPI_STATUS_INCORRECT_CAMERA_CONFIG_INDEX,
    HAILO_MIPI_STATUS_RESET_CAMERA_FAILED,
    HAILO_MIPI_STATUS_INVALID_PARAMS,
    HAILO_MIPI_STATUS_DATAFLOW_PIPE_UNAVAILABLE,
    HAILO_MIPI_STATUS_PIPE_INDEX_DIDNT_INITIALIZED,
    HAILO_MIPI_STATUS_DPHY_PIPE_DIDNT_SET,
    HAILO_MIPI_STATUS_DPHY_PIPE_DIDNT_ALLOCATED,
    /// DEPRECATED
    HAILO_MIPI_STATUS_MIPI_RX_ID_2_VALID_ONLY_IN_B0,
    HAILO_MIPI_STATUS_MIPI_RX_PHY_WRITE_FAIL,
    HAILO_MIPI_STATUS_MIPI_UNSUPPORTED,
    HAILO_MIPI_STATUS_INCORRECT_ISP_WINDOW_INPUT,

    FIRMWARE_MODULE__USER_CONFIG_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.USER_CONFIG)) << 16),
    USER_CONFIG_STATUS_INVALID_PARAMS,
    USER_CONFIG_STATUS_INVALID_MAGIC,
    USER_CONFIG_INVALID_VERSION,
    USER_CONFIG_STATUS_INVALID_CATEGORY,
    USER_CONFIG_STATUS_INVALID_ENTRY_ID,
    USER_CONFIG_STATUS_INVALID_ENTRY_SIZE,
    USER_CONFIG_STATUS_MAXIMUM_SIZE_EXCEEDED,
    USER_CONFIG_STATUS_SECTION_ERASE_FAILED,
    USER_CONFIG_STATUS_READ_FROM_EEPROM_FAILED,
    USER_CONFIG_STATUS_READ_FROM_FLASH_FAILED,
    USER_CONFIG_STATUS_READ_FROM_PCIE_PRELOAD_FAILED,
    USER_CONFIG_STATUS_NULL_POINTER_PASSED,

    FIRMWARE_MODULE__I2C_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.I2C)) << 16),
    HAILO_I2C_STATUS_UNSUPPORTED_DEVICE,
    HAILO_I2C_STATUS_INTERRUPT_SETUP_FAILED,
    HAILO_I2C_STATUS_INTERRUPT_ENABLE_FAILED,
    HAILO_I2C_STATUS_VENDOR_INIT_FAILED,
    HAILO_I2C_STATUS_VENDOR_START_FAILED,
    HAILO_I2C_STATUS_VENDOR_READ_FAILED,
    HAILO_I2C_STATUS_VENDOR_WRITE_FAILED,
    HAILO_I2C_STATUS_VENDOR_TIMEOUT_FAILED,
    HAILO_I2C_STATUS_MISMATCHING_PDATA_SIZE,
    HAILO_I2C_STATUS_INVALID_WRITE_SIZE,
    HAILO_I2C_STATUS_INVALID_SLAVE_INDEX,
    HAILO_I2C_STATUS_INVALID_BUS_INDEX,
    HAILO_I2C_STATUS_NULL_ARGUMENT_PASSED,
    HAILO_I2C_STATUS_SEMAPHORE_CREATION_FAILED,
    HAILO_I2C_STATUS_MODULE_UNINITIALIZED,
    HAILO_I2C_STATUS_FAILED_TO_ACQUIRE_SEMAPHORE,
    HAILO_I2C_STATUS_MISMATCHING_REGS_SIZE,
    HAILO_I2C_STATUS_INVALID_ENDIANNESS,
    HAILO_I2C_STATUS_INVALID_OPERATION_LENGTH,
    HAILO_I2C_STATUS_UNSUPPORTED_BUS_SPEED,
    HAILO_I2C_STATUS_FAILED_TO_RELASE_SEMAPHORE,
    HAILO_I2C_STATUS_INVALID_SLAVE_ENDIANNESS_VALUE,

    FIRMWARE_MODULE__LWIP_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.LWIP)) << 16),
    LWIP_PORT_STATUS_INVALID_PARAMS,
    LWIP_MAIN_LOOP_STATUS_FAILED_ADDING_NETWORK_INTERFACE,
    LWIP_MAIN_LOOP_STATUS_INTERRUPT_ENABLE_FAILED,
    LWIP_MAIN_LOOP_STATUS_DHCP_START_FAILED,
    LWIP_CONFIG_STATUS_INVALID_QUEUE_NUMBER,
    LWIP_CONFIG_STATUS_QUEUE_ALREADY_USED,
    LWIP_CONFIG_STATUS_SET_UDP_FILTER_FAILED,
    LWIP_CONFIG_STATUS_INVALID_SOCKET_ID,
    LWIP_CONFIG_STATUS_UDP_PCB_NEW_FAILED,
    LWIP_CONFIG_STATUS_UDP_BIND_FAILED,
    LWIP_CONFIG_STATUS_INTERRUPT_SETUP_FAILED,
    LWIP_CONFIG_STATUS_INTERRUPT_ENABLE_FAILED,
    LWIP_CONFIG_STATUS_LWIP_SEND_FAILED,
    LWIP_TX_STATUS_QUEUE_INIT_FAILED,
    LWIP_TX_STATUS_QUEUE_SEND_FAILED,
    LWIP_TX_STATUS_QUEUE_RECEIVE_FAILED,
    LWIP_TX_STATUS_QUEUE_EMPTY,
    LWIP_TX_STATUS_PBUF_ALLOC_FAILED,
    LWIP_TX_STATUS_UDP_SENDTO_FAILED,

    FIRMWARE_MODULE__PARALLEL_CAMERA_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.PARALLEL_CAMERA)) << 16),
    HAILO_PARALLEL_STATUS_INTERRUPT_SETUP_FAILED,
    HAILO_PARALLEL_STATUS_INTERRUPT_ENABLE_FAILED,
    HAILO_PARALLEL_STATUS_ERROR_INDICATION,
    HAILO_PARALLEL_STATUS_I2C_CONFIG_FAILED,

    FIRMWARE_MODULE__QSPI_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.QSPI)) << 16),
    QSPI_STATUS_PROBE_FAILED,
    QSPI_STATUS_PRIVATE_DATA_SIZE_MISMATCH,
    QSPI_STATUS_INIT_FAILED,
    QSPI_STATUS_DISABLE_WRITE_PROTECT_FAILED,
    QSPI_STATUS_MODULE_UNITIALIZED,
    QSPI_STATUS_MISALIGNED_ADDRESS,
    QSPI_STATUS_BLOCK_ERASE_FAILED,
    QSPI_STATUS_CLEAR_AHB_REMAP_FAILED,
    QSPI_STATUS_NOT_SUPPORTED,

    FIRMWARE_MODULE__PCIE_SERVICE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.PCIE_SERVICE)) << 16),
    PCIE_SERVICE_STATUS_INVALID_PARAMETERS,
    PCIE_SERVICE_STATUS_INTERRUPT_HANDLER_FAILED,
    PCIE_SERVICE_STATUS_INTERRUPT_CORE_HANDLER_FAILED,
    PCIE_SERVICE_STATUS_MISMATCHING_MD5,
    PCIE_SERVICE_STATUS_UNSUPPORTED_SOC,
    /// DEPRECATED - See MEMORY_LOGGER
    PCIE_SERVICE_STATUS_DEBUG_INSUFFICIENT_MEMORY,
    PCIE_SERVICE_STATUS_NULL_POINTER_PASSED,
    PCIE_SERVICE_STATUS_HOST_BASE_ADDRESS_IS_NOT_64KB_ALIGNED,
    PCIE_SERVICE_STATUS_NOT_ENOUGH_DESCRIPTORS_IN_HOST,
    PCIE_SERVICE_STATUS_PCIE_NOT_CONFIGURED,
    PCIE_SERVICE_STATUS_PCIE_UNSUPPORTED,
    /// DEPRECATED - See MEMORY_LOGGER
    PCIE_SERVICE_STATUS_GOT_UNALIGNED_ADDRESS_FOR_PCIE_BUFFERS,
    /// DEPRECATED - See MEMORY_LOGGER
    PCIE_SERVICE_STATUS_INVALID_DEBUG_CHIP_OFFSET,
    PCIE_SERVICE__CLEARING_CREDITS_TO_OPEN_CHANNEL_IS_NOT_ALLOWED,
    PCIE_SERVICE_STATUS_GLUE_LOGIC_MUST_BE_DISABLED_WHEN_CLEARING_CHANNEL_CREDITS,
    PCIE_SERVICE_STATUS_VDMA_MUST_BE_DISABLED_WHEN_CLEARING_CHANNEL_CREDITS,
    PCIE_SERVICE_STATUS_TRYING_TO_RELEASE_NON_CFG_FLOW_CHANNEL,
    PCIE_SERVICE_STATUS_INVALID_H2D_CREDITS,
    PCIE_SERVICE_STATUS_INVALID_D2H_CREDITS,
    PCIE_SERVICE_STATUS_DESCRIPTOR_COUNT_INDICATE_NOT_ALL_DATA_WAS_TRANSFERRED,
    PCIE_SERVICE_STATUS_CHANNEL_CANNOT_FETCH_DESCRITPROTS_WHILE_ABORTED,
    PCIE_SERVICE__WAIT_UNTIL_CHANNEL_IS_IDLE_REACHED_TIMEOUT,
    PCIE_SERVICE_STATUS_UNSUPPORTED_PERIPH_BYTES_PER_BUFFER,
    PCIE_SERVICE_STATUS_GLUE_LOGIC_CHANNEL_OUT_OF_RANGE,
    PCIE_SERVICE_STATUS_INVALID_H2D_GLUE_LOGIC_CHANNEL_INDEX,
    PCIE_SERVICE_STATUS_INVALID_D2H_GLUE_LOGIC_CHANNEL_INDEX,
    PCIE_SERVICE_INVALID_INITIAL_CREDIT_SIZE,
    PCIE_SERVICE_ERROR_ADDING_CREDITS_TO_PCIE_CHANNEL,
    PCIE_SERVICE_STATUS_INVALID_STREAM_INDEX,
    PCIE_SERVICE_STATUS_INVALID_CHANNEL_TYPE,
    PCIE_SERVICE_STATUS_INVALID_DESC_PAGE_SIZE,

    FIRMWARE_MODULE__FIRMWARE_UPDATE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.FIRMWARE_UPDATE)) << 16),
    FIRMWARE_UPDATE_STATUS_INVALID_PARAMETERS,
    FIRMWARE_UPDATE_STATUS_ERASE_FIRMWARE_SECTION_FAILED,
    FIRMWARE_UPDATE_STATUS_FIRMWARE_SIZE_EXCEEDED,
    FIRMWARE_UPDATE_STATUS_FIRMWARE_UPDATE_NOT_STARTED,
    FIRMWARE_UPDATE_STATUS_FIRMWARE_UPDATE_NOT_VALIDATED,
    FIRMWARE_UPDATE_STATUS_UPDATE_SWITCH_FAILED,
    FIRMWARE_UPDATE_STATUS_MISMATCHING_MD5,
    FIRMWARE_UPDATE_STATUS_UPDATE_SWITCH_MISMATCH,
    FIRMWARE_UPDATE_STATUS_INVALID_FIRMWARE,
    FIRMWARE_SWITCH_STATUS_ERASE_SWITCH_BLOCK_FAILED,

    FIRMWARE_MODULE__SENSOR_CONFIG_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.SENSOR_CONFIG)) << 16),
    SENSOR_CONFIG_STATUS_INVALID,
    SENSOR_CONFIG_STATUS_STORE_CONFIG_FAIL,
    SENSOR_CONFIG_STATUS_LOAD_CONFIG_FAIL,
    SENSOR_CONFIG_STATUS_GET_CONFIG_FAIL,
    SENSOR_CONFIG_STATUS_INVALID_PARAMS,
    SENSOR_CONFIG_STATUS_INVALID_SENSOR_TYPE,
    SENSOR_CONFIG_STATUS_ERASE_SECTION_FAILED,
    SENSOR_CONFIG_STATUS_I2C_FAILED,
    SENSOR_CONFIG_STATUS_SET_I2C_SLAVE_FAILED,
    SENSOR_CONFIG_STATUS_I2C_SLAVE_NOT_SET,
    SENSOR_CONFIG_STATUS_GET_SECTIONS_INFO_FAILED,
    SENSOR_CONFIG_STATUS_SECTION_CONFIG_NOT_SET,
    SENSOR_CONFIG_STATUS_RESET_FAILED,
    SENSOR_CONFIG_STATUS_SECTION_CONFIG_VERSION_MISMATCH,
    SENSOR_CONFIG_STATUS_SENSOR_SET_I2C_BUS_INDEX_FAIL,

    FIRMWARE_MODULE__DEBUG_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.DEBUG)) << 16),
    LOGGER_STATUS_INVALID,
    LOGGER_STATUS_INVALID_PARAM_COUNT,
    /// DEPRECATED - See UART_LOGGER
    LOGGER_STATUS_QUEUE_SEND_FAILED,
    /// DEPRECATED - See UART_LOGGER
    LOGGER_STATUS_FAILED_ACQUIRE_SEMAPHORE,
    /// DEPRECATED - See UART_LOGGER
    LOGGER_STATUS_FAILED_RELEASE_SEMAPHORE,

    FIRMWARE_MODULE__MAILBOX_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.MAILBOX)) << 16),
    MAILBOX_STATUS_GOT_UNSUPPORTED_CPU_ID,
    MAILBOX_STATUS_SETUP_INTERRUPT_FAILED,
    MAILBOX_STATUS_MAILBOX_INDEX_OUT_OF_BAND,
    MAILBOX_STATUS_READ_NULL_VALUE_FROM_THE_MAILBOX,
    MAILBOX_STATUS_GOT_NULL_ARGUMENT,

    FIRMWARE_MODULE__SEMAPHORE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.SEMAPHORE)) << 16),
    SEMAPHORE_STATUS_GOT_UNSUPPORTED_CPU_ID,
    SEMAPHORE_STATUS_TRY_GET_RETURN_INVALID_VALUE,
    SEMAPHORE_STATUS_INVALID_STATUS_RESPONSE,
    SEMAPHORE_STATUS_INDEX_OUT_OF_BAND,
    SEMAPHORE_STATUS_CLEAR_FAILURE,
    SEMAPHORE_STATUS_GOT_NULL_ARGUMENT,

    FIRMWARE_MODULE__INTER_CPU_CONTROL_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.INTER_CPU_CONTROL)) << 16),
    INTER_CPU_CONTROL_STATUS_UNSUPPORTED_OPCODE,
    INTER_CPU_CONTROL_STATUS_RAECHED_TIMEOUT_WHILE_WAITING_FOR_RESPONSE,
    INTER_CPU_CONTROL_STATUS_UNEXPECTED_RESPONSE_OPCODE,
    INTER_CPU_CONTROL_STATUS_UNSUPPORTED_CONTROL_PROTOCOL_VERSION,
    INTER_CPU_CONTROL_STATUS_SEQUENCE_RETRANSMITTED,
    INTER_CPU_CONTROL_STATUS_APP_CPU_REACHED_TIMEOUT,
    INTER_CPU_CONTROL_STATUS_UNEXPECTED_SEQUENCE_NUMBER,
    INTER_CPU_CONTROL_STATUS_NULL_ARGUMENT_PASSED,
    INTER_CPU_CONTROL_STATUS_INVALID_PARAMETERS,
    INTER_CPU_CONTROL_STATUS_INVALID_REQUEST_SIZE,
    INTER_CPU_CONTROL_STATUS_INVALID_RESPONSE_SIZE,
    INTER_CPU_CONTROL_STATUS_RECEIVED_NULL_VALUE_FROM_MAILBOX_READ_FUNCTION,

    FIRMWARE_MODULE__INTER_CPU_EVENT_MANAGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.INTER_CPU_EVENT_MANAGER)) << 16),
    INTER_CPU_EVENT_MANAGER_STATUS_FAILED_INITIALIZE_SEMAPHORE,
    INTER_CPU_EVENT_MANAGER_STATUS_EVENT_INDEX_OUT_OF_RANGE,
    INTER_CPU_EVENT_MANAGER_STATUS_NULL_ARGUMENT_PASSED,
    INTER_CPU_EVENT_MANAGER_STATUS_TRYING_TO_CLEAR_EVENT_THAT_DIDNT_HAPPEN,
    INTER_CPU_EVENT_MANAGER_STATUS_GOT_NULL_POINTER_TO_EVENT,
    INTER_CPU_EVENT_MANAGER_STATUS_GOT_UNVALID_EVENT,
    INTER_CPU_EVENT_MANAGER_STATUS_WAIT_FOR_EVENT_CLEAR_REACHED_TIMEOUT,
    INTER_CPU_EVENT_MANAGER_STATUS_WAIT_FOR_EVENT_REACHED_TIMEOUT,
    INTER_CPU_EVENT_MANAGER_STATUS_FAILED_TO_ACQUIRE_SEMAPHORE,
    INTER_CPU_EVENT_MANAGER_STATUS_GOT_NULL_ARGUMENT_FROM_MAILBOX_CHECK_DATA,
    INTER_CPU_EVENT_MANAGER_STATUS_GOT_UNSUPPORTED_CPU_ID,
    INTER_CPU_EVENT_MANAGER_STATUS_PAYLOAD_SIZE_IS_HIGHER_THEN_MAX_SIZE,
    INTER_CPU_EVENT_MANAGER_STATUS_GOT_NULL_POINTER_TO_PAYLOAD,
    INTER_CPU_EVENT_MANAGER_STATUS_EVENT_WAS_OVERWRITTEN,
    INTER_CPU_EVENT_MANAGER_STATUS_INVALID_ARGS,
    INTER_CPU_EVENT_MANAGER_STATUS_GOT_EVENT_INDICATION_BUT_CHECK_EVENT_RETURNED_FALSE,
    INTER_CPU_CONTROL_STATUS_INVALID_CONNECTION_TYPE,

    FIRMWARE_MODULE__CONTEXT_SWITCH_TASK_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.CONTEXT_SWITCH_TASK)) << 16),
    CONTEXT_SWITCH_TASK_STATUS_RECEIVED_INVALID_VERSION,
    CONTEXT_SWITCH_TASK_STATUS_MAIN_HEADER_INDICATES_THERE_IS_NO_CONTEXTS,
    CONTEXT_SWITCH_TASK_STATUS_NULL_POINTER_PASSED,
    CONTEXT_SWITCH_TASK_STATUS_CONTEXT_HEADER_INDICATES_THERE_IS_NO_CONTEXT_NETWORK_INFO,
    CONTEXT_SWITCH_TASK_STATUS_MAIN_HEADER_INDICATES_THERE_IS_NO_APPLICATIONS,
    CONTEXT_SWITCH_TASK_STATUS_USER_SENT_CONTEXT_CONTROL_BEFORE_MAIN_HEADER_CONTROL,
    CONTEXT_SWITCH_TASK_STATUS_CONTEXT_INFO_RECEIVED_TOO_MANY_CONTEXTS,
    CONTEXT_SWITCH_TASK_STATUS_RECEIVED_INVALID_TRIGGER_TYPE,
    /// DEPRECATED
    CONTEXT_SWITCH_TASK_STATUS_READ_INVALID_SLICING_APPROACH,
    CONTEXT_SWITCH_TASK_STATUS_RECEIVED_INVALID_ACTION_TYPE,
    CONTEXT_SWITCH_TASK_STATUS_UNDEFINED_MAPPING_FOR_SHIMFO,
    CONTEXT_SWITCH_TASK_STATUS_MISSMATCH_BETWEEN_TRIGGER_DIRECTION_AND_MAPPING_DIRECTION,
    CONTEXT_SWITCH_TASK_STATUS_SLICING_FUNCTION_REACHED_FORBIDDEN_MEMORY_SPACE,
    CONTEXT_SWITCH_TASK_STATUS_ADD_TRIGGER_FUNCTION_REACHED_FORBIDDEN_MEMORY_SPACE,
    CONTEXT_SWITCH_TASK_STATUS_ADD_ACTION_FUNCTION_REACHED_FORBIDDEN_MEMORY_SPACE,
    CONTEXT_SWITCH_TASK_STATUS_ADD_CONTEXT_INFO_FUNCTION_REACHED_FORBIDDEN_MEMORY_SPACE,
    CONTEXT_SWITCH_TASK_STATUS_PARSING_ERROR_WHILE_READING_TRIGGER_GROUPS,
    CONTEXT_SWITCH_TASK_STATUS_POINTER_REACHED_FORBIDDEN_MEMORY_SPACE,
    CONTEXT_SWITCH_TASK_STATUS_DOWNLOAD_ACTION_LIST_INVALID_CONTEXT_INDEX,
    CONTEXT_SWITCH_TASK_STATUS_RECEIVED_INVALID_APPLICATION_COUNT,
    CONTEXT_SWITCH_TASK_STATUS_RECEIVED_INVALID_TOTAL_CONTEXTS_COUNT,
    CONTEXT_SWTICH_STATUS_MISALIGNMENT_ERROR_WHILE_READING_ACTIONS,
    CONTEXT_SWITCH_STATUS_READ_INVALID_INTERRUPT_TYPE,
    CONTEXT_SWITCH_STATUS_READ_INVALID_ACTION_TYPE,
    CONTEXT_SWITCH_STATUS_INVALID_STATE_MACHINE_STATUS,
    /// DEPRECATED
    CONTEXT_SWITCH_STATUS_INVALID_SLICING_APPROACH,
    CONTEXT_SWITCH_STATUS_EMPTY_END_OF_CLUSTER_TRIGGER_ARRAY,
    CONTEXT_SWITCH_STATUS_INVALID_CLUSTER_INDEX,
    CONTEXT_SWITCH_STATUS_INVALID_LCU_INDEX,
    CONTEXT_SWITCH_STATUS_INVALID_CHANNEL_INDEX,
    CONTEXT_SWITCH_STATUS_RECEIVED_UNEXPECTED_INTERRUPT,
    CONTEXT_SWITCH_STATUS_TIMEOUT_WHILE_WAITING_FOR_INTERRUPT,
    CONTEXT_SWITCH_STATUS_INVALID_SEQUENCER_CONFIGURATION,
    CONTEXT_SWITCH_STATUS_INVALID_ENABLE_LCU_CONFIGURATION,
    CONTEXT_SWITCH_STATUS_INVALID_DISABLE_LCU_CONFIGURATION,
    CONTEXT_SWITCH_STATUS_INVALID_EDGE_CONNECTION_TYPE,
    CONTEXT_SWITCH_STATUS_INVALID_EDGE_LAYER_INDEX,
    CONTEXT_SWITCH_STATUS_INVALID_BYTES_PER_BUFFER_VALUE,
    CONTEXT_SWITCH_STATUS_INVALID_CREDITS_SIZE,
    CONTEXT_SWITCH_STATUS_EDGE_LAYER_ALREADY_SET,
    CONTEXT_SWITCH_STATUS_RECEIVED_INVALID_EXPECTED_INTERRUPT,
    CONTEXT_SWITCH_STATUS_PCIE_CONTROL_INTERRUPT_ENABLED_DURING_RUN_TIME_MODE,
    CONTEXT_SWITCH_STATUS_INVALID_CONFIG_MODULE_INDEX,
    CONTEXT_SWITCH_TASK_STATUS_WAIT_FOR_INTERRUPT_INTERRUPTED_BY_RESET_REQUEST,
    CONTEXT_SWITCH_STATUS_EDGE_LAYER_MEMORY_OUT_OF_BOUNDS,
    CONTEXT_SWITCH_STATUS_INVALID_EDGE_LAYER_COMMUNICATION_TYPE,
    CONTEXT_SWITCH_STATUS_INVALID_KERNEL_DONE_ADDRESS,
    CONTEXT_SWITCH_STATUS_INVALID_BUFFERS_PER_FRAME_VALUE,
    CONTEXT_SWITCH_STATUS_MULTIPLE_EDGE_LAYERS_FOR_SAME_STREAM,
    CONTEXT_SWITCH_STATUS_MULTIPLE_STREAMS_USE_THE_SAME_CHANNEL,
    CONTEXT_SWITCH_STATUS_INVALID_CONTEXT_CREDITS_BY_BYTES,
    CONTEXT_SWITCH_STATUS_REQUESTED_DESCRIPTORS_EXCEEDED_MAX_ALLOWED,
    CONTEXT_SWITCH_STATUS_MISMATCH_BETWEEN_EXPECTED_DESCRIPTOR_COUNT_AND_ACTUAL_REQUESTS,
    CONTEXT_SWITCH_STATUS_RECEIVED_APPLICATION_SET_BEFORE_INIT_STATE_DONE,
    CONTEXT_SWITCH_STATUS_INVALID_APPLICATION_INDEX,
    CONTEXT_SWITCH_STATUS_HOST_DESCRITPOR_BASE_ADDRESS_IS_NOT_64KB_ALIGNED,
    CONTEXT_SWITCH_STATUS_INVALID_EDGE_LAYER_DIRECTION,
    CONTEXT_SWITCH_STATUS_INVALID_EDGE_LAYER_CREDIT_TYPE,
    CONTEXT_SWITCH_STATUS_ADDING_CREDITS_IS_ALLOWED_ONLY_FOR_EDGE_LAYER_DIRECTION_HOST_TO_DEVICE,
    CONTEXT_SWITCH_STATUS_PCIE_CHANNEL_INDEX_AND_DIRECTION_MISMATCH,
    CONTEXT_SWITCH_STATUS_INVALID_ACTION_LIST_OFFSET,
    CONTEXT_SWITCH_STATUS_CHANGING_APP_IS_NOT_ALLOWED,
    CONTEXT_SWITCH_STATUS_INVALID_BATCH_SIZE,
    CONTEXT_SWITCH_STATUS_RECEIVED_CONFIG_BREAKPOINT_BEFORE_INIT_STATE_DONE,
    CONTEXT_SWITCH_STATUS_RECEIVED_INVALID_APPLICATION_INDEX,
    CONTEXT_SWITCH_STATUS_RECEIVED_INVALID_BATCH_INDEX_FOR_SINGLE_CONTEXT_APPS,
    CONTEXT_SWITCH_STATUS_RECEIVED_INVALID_CONTEXT_INDEX,
    CONTEXT_SWITCH_STATUS_RECEIVED_INVALID_BREAKPOINT_ID,
    CONTEXT_SWITCH_STATUS_RECEIVED_INVALID_BREAKPOINT_CONTROL,
    CONTEXT_SWITCH_STATUS_RECEIVED_INVALID_BATCH_INDEX_AND_CONTEXT_INDEX_COMBO,
    CONTEXT_SWITCH_STATUS_USER_MUST_CLEAR_OR_REACH_BREAKPOINT_BEFORE_SETTING_NEW_ONE,
    CONTEXT_SWITCH_STATUS_USER_CANT_CONTINUE_WHEN_BREAKPOINT_IS_CLEARED_OR_NOT_REACHED_YET,
    CONTEXT_SWITCH_STATUS_CANT_FIND_CONTEXT_DUMMY_STREAM,
    CONTEXT_SWITCH_STATUS_TRYING_TO_READ_MAIN_HEADER_BEFORE_INIT_STATUS_DONE,
    CONTEXT_SWITCH_STATUS_WAIT_FOR_INPUT_CREDITS_INTERRUPTED_BY_RESET_REQUEST,
    CONTEXT_SWITCH_STATUS_COULD_NOT_FIND_MATCH_APP_FOR_CONTEXT_INDEX,
    CONTEXT_SWITCH_STATUS_EDGE_LAYERS_ON_MULTIPLE_CONTROLS_IS_NOT_SUPPORTED_YET,
    CONTEXT_SWITCH_STATUS_STREAM_CREDIT_NOT_ZERO_AT_END_OF_CONTEXT,
    CONTEXT_SWITCH_STATUS_FIFO_COUNTER_NOT_ZERO_AT_END_OF_CONTEXT,
    CONTEXT_SWITCH_STATUS_EXECUTE_ACTION_WAS_INTERRUPTED_BY_RESET_REQUEST,
    CONTEXT_SWITCH_STATUS_FAILED_TO_RESET_STATE_MACHINE,
    CONTEXT_SWITCH_STATUS_SEQUENCER_ABBALE_VALIDATION_FAILED,
    CONTEXT_SWITCH_STATUS_USER_TIMESTAMP_CONFIGURATION_IS_DISABLED_ALREADY,
    CONTEXT_SWITCH_STATUS_INVALID_DESC_PAGE_SIZE,
    CONTEXT_SWITCH_STATUS_INVALID_VDMA_CHANNEL_DEPTH,
    CONTEXT_SWITCH_STATUS_CANT_CONFIGURE_HEF_WHILE_ACTIVATED,
    CONTEXT_SWITCH_STATUS_DDR_BUFFER_TASK_IS_NOT_IDLE,
    CONTEXT_SWITCH_STATUS_DATAFLOW_IS_ACTIVE_ON_ANOTHER_MANAGER,
    CONTEXT_SWITCH_STATUS_TEMPERATURE_SAFE_STATE_UNINITALIZED,
    CONTEXT_SWITCH_STATUS_HIGH_TEMPERATURE_WHEN_OPENING_STREAM,
    CONTEXT_SWITCH_STATUS_INVALID_NETWORK_INDEX,
    CONTEXT_SWITCH_STATUS_REPEATED_ACTION_INVALID_HEADER,
    CONTEXT_SWITCH_STATUS_REPEATED_ACTION_INVALID_SUBACTION_TYPE,
    CONTEXT_SWITCH_STATUS_REPEATED_ACTION_INVALID_ACTION_COUNT,
    CONTEXT_SWITCH_STATUS_CURRENT_SAFE_STATE_UNINITALIZED,
    CONTEXT_SWITCH_STATUS_HIGH_CURRENT_WHEN_OPENING_STREAM,
    CONTEXT_SWITCH_STATUS_WAIT_FOR_PREDICATE_INTERRUPTED_BY_RESET_REQUEST,
    CONTEXT_SWITCH_STATUS_WAIT_FOR_DMA_IDLE_INTERRUPTED_BY_RESET_REQUEST,
    CONTEXT_SWITCH_STATUS_ACTION_NOT_SUPPORTED,
    CONTEXT_SWITCH_STATUS_ACTION_IS_NOT_SUPPORTED,
    CONTEXT_SWITCH_STATUS_INVALID_CFG_CHANNELS_COUNT,
    CONTEXT_SWITCH_STATUS_INVALID_HOST_BUFFER_TYPE,
    CONTEXT_SWITCH_STATUS_BURST_CREDITS_TASK_IS_NOT_IDLE,
    CONTEXT_SWITCH_STATUS_KERNEL_COUNT_OVERFLOW,
    CONTEXT_SWITCH_STATUS_INVALID_CONFIG_STREAM_INDEX,
    CONTEXT_SWITCH_STATUS_ADD_ACTION_TO_BATCH_SWITCH_BUFFER_REACHED_FORBIDDEN_MEMORY_SPACE,
    CONTEXT_SWITCH_TASK_STATUS_WAIT_FOR_INTERRUPT_INTERRUPTED_BY_BATCH_CHANGE_REQUEST,
    CONTEXT_SWITCH_STATUS_CANT_CLEAR_CONFIGURED_APPS_WHILE_ACTIVATED,
    CONTEXT_SWITCH_STATUS_INVALID_CONTEXT_TYPE,
    CONTEXT_SWITCH_STATUS_UNEXPECTED_CONTEXT_ORDER,
    CONTEXT_SWITCH_STATUS_INVALID_DYNAMIC_CONTEXT_COUNT,
    CONTEXT_SWITCH_STATUS_CONTEXT_INDEX_OUT_OF_RANGE,
    CONTEXT_SWITCH_STATUS_TOTAL_PROVIDED_EDGE_LAYERS_LARGER_THEN_EXPECTED,
    CONTEXT_SWITCH_STATUS_REACHED_TIMEOUT_WHILE_WAITING_FOR_NETWORK_IDLE,
    CONTEXT_SWITCH_STATUS_WRITE_DATA_BY_TYPE_ACTION_INVALID_TYPE,
    CONTEXT_SWITCH_STATUS_WRITE_DATA_BY_TYPE_ACTION_INVALID_MEMORY_SPACE,
    CONTEXT_SWITCH_STATUS_REACHED_TIMEOUT_WHILE_WAITING_FOR_BATCH_SWITCH_CONTEXT_TO_END,
    CONTEXT_SWITCH_STATUS_INVALID_EXTERNAL_ACTION_LIST_ADDRESS,

    FIRMWARE_MODULE__D2H_EVENT_MANAGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.D2H_EVENT_MANAGER)) << 16),
    HAILO_D2H_EVENT_MANAGER_STATUS_MESSAGE_HIGH_PRIORITY_QUEUE_CREATE_FAILED,
    HAILO_D2H_EVENT_MANAGER_STATUS_MESSAGE_QUEUE_CREATE_FAILED,
    HAILO_D2H_EVENT_MANAGER_STATUS_MESSAGE_LOW_PRIORITY_QUEUE_CREATE_FAILED,
    HAILO_D2H_EVENT_MANAGER_STATUS_INVALID_MESSAGE_QUEUE_HANDLE,
    HAILO_D2H_EVENT_MANAGER_STATUS_SENDING_MESSAGE_FAIL,
    HAILO_D2H_EVENT_MANAGER_STATUS_SEND_EVENT_OVER_UDP_FAIL,
    HAILO_D2H_EVENT_MANAGER_STATUS_SEND_EVENT_OVER_VDMA_FAIL,
    HAILO_D2H_EVENT_MANAGER_STATUS_INVALID_COMMUNICATION_TYPE,
    HAILO_D2H_EVENT_MANAGER_STATUS_VDMA_COMMUNICATION_NOT_ACTIVE,
    HAILO_D2H_EVENT_MANAGER_STATUS_INVALID_PRIORITY_QUEUE_HANDLE,
    HAILO_D2H_EVENT_MANAGER_STATUS_INIT_UDP_FAIL,
    HAILO_D2H_EVENT_MANAGER_STATUS_INVALID_PARAMETERS,

    FIRMWARE_MODULE__WD_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.WD)) << 16),
    WD_STATUS_INVALID_PARAMETERS,
    WD_STATUS_CONFIG_WHILE_ENABLED,
    /// DEPRECATED
    WD_STATUS_ENABLE_WHILE_ENABLED,
    /// DEPRECATED
    WD_STATUS_DISABLE_WHILE_DISABLED,
    WD_STATUS_INVALID_WD_CYCLES,
    WD_SERVICE_INIT_FAILED,
    WD_SERVICE_WD_UNSUPPORTED,
    WD_SERVICE_WD_CONFIG_AND_ENABLE_CPU_ID_INVALID,

    FIRMWARE_MODULE__HEALTH_MONITOR_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.HEALTH_MONITOR)) << 16),
    HEALTH_MONITOR_CLOSING_STREAMS_FAILED,
    HEALTH_MONITOR_SENDING_CLOSED_STREAM_EVENT_TO_HOST_FAILED,
    HEALTH_MONITOR_SENDING_ALARM_A_EVENT_TO_HOST_FAILED,
    HEALTH_MONITOR_IS_NOT_INITIALIZED_SUCCESSFULLY,
    /// DEPRECATED - See TEMPERATURE_PROTECTION
    HEALTH_MONITOR_CANT_OPEN_STREAM_TS0_TOO_HOT,
    /// DEPRECATED - See TEMPERATURE_PROTECTION
    HEALTH_MONITOR_CANT_OPEN_STREAM_TS1_TOO_HOT,
    HEALTH_MONITOR_UNKNOWN_ALARM_TYPE,
    HEALTH_MONITOR_READING_TEMPERATURE_FAILED,
    HEALTH_MONITOR_FAILED_TO_CREATE_QUEUE,
    HEALTH_MONITOR_OVERCURRENT_ALERT_ACTION_FAILED,
    HEALTH_MONITOR_SENDING_OVERCURRENT_ALARM_EVENT_TO_HOST_FAILED,
    HEALTH_MONITOR_QUEUEING_OVERCURRENT_MESSAGE_FAILED,
    HEALTH_MONITOR_QUEUEING_CORE_RESET_MESSAGE_FAILED,
    HEALTH_MONITOR_QUEUEING_SOFT_RESET_MESSAGE_FAILED,
    /// DEPRECATED
    HEALTH_MONITOR_INVALID_OVERCURRENT_OVERCURRENT_ZONE,
    HEALTH_MONITOR_INVALID_MESSAGE_TYPE,
    /// DEPRECATED - See TEMPERATURE_PROTECTION
    HEALTH_MONITOR_INVALID_TEMPERATURE_ALARM_TYPE,
    HEALTH_MONITOR_SETUP_SAFETY_INTERRUPTS_FAILED,
    HEALTH_MONITOR_QUEUEING_RESET_CONTEXT_SWITCH_MESSAGE_FAILED,
    HEALTH_MONITOR_QUEUEING_TEMPERATURE_MESSAGE_FAILED,

    FIRMWARE_MODULE__PVT_DRIVER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.PVT_DRIVER)) << 16),
    PVT_DRIVER_WRONG_PVTC_COMPONENT_ID,
    PVT_DRIVER_WRONG_PVTC_IP_NUMBER,
    PVT_DRIVER_INVALID_SCRATCH_RESET_VALUE,
    PVT_DRIVER_INVALID_SCRATCH_TEST_VALUE,
    PVT_DRIVER_TS_SDIF_IS_BUSY,
    PVT_DRIVER_TS_SDIF_IS_LOCKED,
    PVT_DRIVER_ISR_TS_FAULT,
    PVT_DRIVER_IS_NOT_INITIALIZED_SUCCESSFULLY,
    PVT_INVALID_CLOCK_FREQUENCY,
    PVT_SDIF_DATA_FAULT,
    PVT_WRITE_PD_SDIF_FAIL_TO_WRITE_IP_CFG,
    PVT_WRITE_PD_SDIF_FAIL_TO_WRITE_IP_CTRL,
    PVT_WRITE_PD_SMPL_CNT_FAILED_TO_INCREMENT,
    PVT_PD_NOT_INITIALIZED_SUCCESSFULLY,

    FIRMWARE_MODULE__ISP_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.ISP)) << 16),
    ISP_UNSUPPORTED_OUTPUT_DATA_TYPE,
    ISP_UNSUPPORTED_INPUT_DATA_TYPE,
    ISP_UNSUPPORTED_INPUT_BAYER_ORDER,
    ISP_WRITE_OUT_OF_PAGE_BOUNDS,
    ISP_UNSUPPORTED_OPERATION_TYPE,
    ISP_WRITE_VALUE_TOO_BIG,
    ISP_AUTO_FOCUS_UNSUPPORTED,

    FIRMWARE_MODULE__BOARD_CONFIG_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.BOARD_CONFIG)) << 16),
    BOARD_CONFIG_STATUS_INVALID_MAGIC,
    BOARD_CONFIG_STATUS_INVALID_COMMON_HEADER,
    BOARD_CONFIG_STATUS_INVALID_INTERNAL_USE_AREA,
    BOARD_CONFIG_STATUS_INVALID_BOARD_INFO_AREA,
    BOARD_CONFIG_STATUS_INVALID_BOARD_CONFIG,
    BOARD_CONFIG_STATUS_SECTION_ERASE_FAILED,
    BOARD_CONFIG_STATUS_READ_FROM_EEPROM_FAILED,
    BOARD_CONFIG_STATUS_READ_FROM_FLASH_FAILED,
    /// DEPRECATED
    BOARD_CONFIG_STATUS_INVALID_MAX_NEURAL_NETWORK_CORE_CLOCK_RATE,
    BOARD_CONFIG_STATUS_NULL_POINTER_PASSED,
    BOARD_CONFIG_STATUS_INVALID_STRUCT_SIZE_PASSED,
    BOARD_CONFIG_STATUS_READ_FROM_INVALID_STORAGE,
    BOARD_CONFIG_STATUS_READ_FROM_PCIE_PRELOAD_FAILED,

    FIRMWARE_MODULE__FIRMWARE_CONFIGS_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.FIRMWARE_CONFIGS)) << 16),
    FIRMWARE_CONFIGS_STATUS_BOARD_CONFIG_WRITE_NOT_ALLOWED,
    FIRMWARE_CONFIGS_STATUS_USER_CONFIG_WRITE_NOT_ALLOWED,
    FIRMWARE_CONFIGS_STATUS_BOARD_CONFIG_NOT_LOADED,
    FIRMWARE_CONFIGS_STATUS_USER_CONFIG_NOT_LOADED,
    FIRMWARE_CONFIGS_STATUS_BOARD_CONFIG_OVERRUN,
    FIRMWARE_CONFIGS_STATUS_USER_CONFIG_OVERRUN,
    FIRMWARE_CONFIGS_STATUS_USER_CONFIG_LOAD_NOT_ALLOWED,
    FIRMWARE_CONFIGS_STATUS_BOARD_CONFIG_READ_PCIE_PRELOAD_FAILED_TO_GET_BOOT_TYPE,
    FIRMWARE_CONFIGS_STATUS_BOARD_CONFIG_READ_PCIE_PRELOAD_FAILED_NOT_BOOT_FROM_PCIE,
    FIRMWARE_CONFIGS_STATUS_INVALID_BOARD_CONFIG_MAGIC_WAS_RECEIVED,
    FIRMWARE_CONFIGS_STATUS_INVALID_BOARD_CONFIG_COMMON_HEADER_WAS_RECEIVED,
    FIRMWARE_CONFIGS_STATUS_USER_CONFIG_NULL_ARGUMENT_PASSED,
    FIRMWARE_CONFIGS_STATUS_BOARD_CONFIG_NULL_ARGUMENT_PASSED,
    FIRMWARE_CONFIGS_STATUS_BOARD_PCIE_PRELOAD_NOT_ACCESSIBLE_AFTER_BOOT,
    FIRMWARE_CONFIGS_STATUS_USER_PCIE_PRELOAD_NOT_ACCESSIBLE_AFTER_BOOT,

    FIRMWARE_MODULE__GPIO_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.GPIO)) << 16),
    GPIO_BAD_GPIO_INDEX,
    GPIO_BAD_PINMUX_GROUP,
    GPIO_SETUP_PINMUX_NOT_SUPPORTED,

    FIRMWARE_MODULE__OVERCURRENT_PROTECTION_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.OVERCURRENT_PROTECTION)) << 16),
    /// DEPRECATED
    OVERCURRENT_PROTECTION_INVALID_ALERT_THRESHOLD_VALUE,
    OVERCURRENT_PROTECTION_INVALID_SAMPLING_PERIOD_VALUE,
    OVERCURRENT_PROTECTION_INVALID_AVERAGING_FACTOR_VALUE,
    OVERCURRENT_PROTECTION_UNSUPPORTED_SENSOR_TYPE,
    OVERCURRENT_PROTECTION_MODULE_IS_NOT_INITIALIZED,
    OVERCURRENT_PROTECTION_ALREADY_ACTIVE,
    OVERCURRENT_PROTECTION_IS_NOT_ACTIVE,
    OVERCURRENT_PROTECTION_INVALID_BOARD_CONFIG_VALUES,
    /// DEPRECATED
    OVERCURRENT_PROTECTION_NULL_POINTER_PASSED,

    FIRMWARE_MODULE__POWER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.POWER)) << 16),
    POWER_INVALID_CONVERSION_TYPE,

    FIRMWARE_MODULE__SECURE_DEBUG_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.SECURE_DEBUG)) << 16),
    SOC_ID_COMPUTATION_ERROR,
    LCS_GET_FAILED,
    SECURE_SERVICE_MODULE_IS_NOT_INITIALIZED,
    GOT_INVALID_LCS_FROM_CC,
    WRONG_LCS_FOR_RMA_ENTRANCE,
    DEVELOPER_CERTIFICATE_VERIFICATION_FAILED,
    DEVELOPER_CERTIFICATE_INCOMPATIBLE_FOR_RMA_ENTRANCE,
    RMA_ENTRANCE_FAILED,
    DEBUG_CERTIFICATE_TYPE_MISMATCH,

    FIRMWARE_MODULE__POWER_STATE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.POWER_STATE)) << 16),
    POWER_STATE_STATUS_INVALID_STATE,

    FIRMWARE_MODULE__SOC_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.SOC)) << 16),
    SOC_STATUS_NULL_POINTER_PASSED,
    SOC_STATUS_INVALID_BOOT_SOURCE,
    SOC_STATUS_SOFT_RESET_FAILED_INITIALIZING_CRYPTOCELL,
    SOC_INVALID_CLOCK_RATE,

    FIRMWARE_MODULE__SECOND_STAGE_UPDATE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.SECOND_STAGE_UPDATE)) << 16),
    SECOND_STAGE_UPDATE_STATUS_INVALID_PARAMETERS,
    SECOND_STAGE_UPDATE_STATUS_BINARY_SIZE_EXCEEDED,
    SECOND_STAGE_UPDATE_STATUS_MISMATCHING_MD5,
    SECOND_STAGE_UPDATE_STATUS_CORE_IS_NOT_IDLE,
    SECOND_STAGE_UPDATE_STATUS_INVALID_SECOND_STAGE,

    FIRMWARE_MODULE__DATAFLOW_COMMON_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.DATAFLOW_COMMON)) << 16),
    DATAFLOW_COMMON_STATUS_INVALID_BYTES_PER_BUFFER_VALUE,
    DATAFLOW_COMMON_STATUS_INVALID_BUFFERS_PER_FRAME_VALUE,
    DATAFLOW_COMMON_STATUS_INVALID_EDGE_LAYER_INDEX,
    DATAFLOW_COMMON_STATUS_INVALID_PARAMETER,
    DATAFLOW_COMMON_STATUS_PADDING_NOT_SUPPORTED_FOR_ARCH,
    DATAFLOW_COMMON_STATUS_INVALID_MAX_BUFFER_PADDING_VALUE,

    FIRMWARE_MODULE__RESET_HANDLER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.RESET_HANDLER)) << 16),
    RESET_HANDLER_CHIP_RESET_FAILED,

    FIRMWARE_MODULE__TEMPERATURE_PROTECTION_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.TEMPERATURE_PROTECTION)) << 16),
    TEMPERATURE_PROTECTION_INVALID_TEMPERATURE_ZONE,
    TEMPERATURE_PROTECTION_NULL_POINTER_PASSED,
    TEMPERATURE_PROTECTION_TS0_TOO_HOT,
    TEMPERATURE_PROTECTION_TS1_TOO_HOT,
    TEMPERATURE_PROTECTION_READING_TEMPERATURE_FAILED,
    TEMPERATURE_PROTECTION_THROTTLING_ACTIVATION_IS_ILLEGAL,
    TEMPERATURE_PROTECTION_TEMPERATURE_ZONE_DECREASED,
    TEMPERATURE_PROTECTION_TEMPERATURE_ZONE_DIDNT_CHANGE,

    FIRMWARE_MODULE__DDR_BUFFER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.DDR_BUFFER)) << 16),
    DDR_BUFFER_STATUS_TRYING_TO_ADD_DDR_PAIR_WHILE_NOT_IN_IDLE_STATE,
    DDR_BUFFER_STATUS_TRYING_TO_CHANGE_STATE_TO_INFER_WHILE_ALREADY_DURING_INFER,
    DDR_BUFFER_STATUS_NO_DDR_PAIRS_TO_RUN_INFER_ON,
    DDR_BUFFER_STATUS_INFER_REACHED_TIMEOUT,
    DDR_BUFFER_STATUS_OVERFLOW_IN_DESCRIPTORS_PER_BATCH,

    FIRMWARE_MODULE__PL320_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.PL320)) << 16),
    PL320_MAILBOX_BUSY,
    PL320_MAILBOX_MAXIMUM_CHANNELS,

    FIRMWARE_MODULE__PROCESS_MONITOR_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.PROCESS_MONITOR)) << 16),
    PROCESS_MONITOR_ACTIVATE_FAILED,
    PROCESS_MONITOR_NULL_POINTER_PASSED,
    PROCESS_MONITOR_INVALID_BUFFER_SIZE,
    PROCESS_MONITOR_PVT_PD_UNINITIALIZED,
    PROCESS_MONITOR_PVT_GET_PD_RESULT_FAILED_FOR_DELAY_CHAIN,
    PROCESS_MONITOR_PVT_POWER_DOWN_FAILED,
    PROCESS_MONITOR_INVALID_DELAY_CHAIN_INDEX,

    FIRMWARE_MODULE__MBIST_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.MBIST)) << 16),
    MBIST_STATUS_INVALID_ARGS,
    MBIST_STATUS_TRYING_TO_READ_BISR_REQUIRED_BEFORE_MBIST_INIT_DONE,

    FIRMWARE_MODULE__NN_CONFIG_SERVICE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.NN_CONFIG_SERVICE)) << 16),
    NN_CONFIG_SERVICE_STATUS_INVALID_CONFIG_STREAM_INDEX,
    NN_CONFIG_SERVICE_STATUS_CSM_FETCH_ACTIONS_REQUEIRE_FW_TO_BE_COMPILED_WITH_CSM_SUPPORT,
    NN_CONFIG_SERVICE_STATUS_CSM_FETCH_ACTIONS_REQUEIRE_CSM_IN_PRE_FETCH_MODE,
    NN_CONFIG_SERVICE_STATUS_CSM_NOT_ENABLED_WHILE_TRYING_TO_FETCH_CONFIG,
    NN_CONFIG_SERVICE_STATUS_CSM_BURST_COUNTER_IS_NOT_ZERO,
    NN_CONFIG_SERVICE_STATUS_CSM_CREDIT_COUNTER_IS_NOT_ZERO,

    FIRMWARE_MODULE__CONFIG_MANAGER_WRAPPER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.CONFIG_MANAGER_WRAPPER)) << 16),
    CONFIG_MANAGER_WRAPPER_STATUS_ACTION_TYPE_NOT_SUPPORTED,
    CONFIG_MANAGER_WRAPPER_STATUS_NULL_ARG_PASSED,
    CONFIG_MANAGER_WRAPPER_STATUS_WAIT_FOR_INTERRUPT_INTERRUPTED_BY_RESET_REQUEST,
    CONFIG_MANAGER_WRAPPER_STATUS_RECEIVED_UNEXPECTED_INTERRUPT,

    FIRMWARE_MODULE__CSM_CONFIG_MANAGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.CSM_CONFIG_MANAGER)) << 16),
    CSM_CONFIG_MANAGER_STATUS_NOT_IMPLEMENTED,
    CSM_CONFIG_MANAGER_STATUS_INVALID_CONFIG_STREAM_INDEX,
    CSM_CONFIG_MANAGER_STATUS_INVALID_CONFIG_MODULE_INDEX,
    CSM_CONFIG_MANAGER_STATUS_NULL_ARG_PASSED,
    CSM_CONFIG_MANAGER_STATUS_CSM_FETCH_ACTIONS_REQUEIRE_CSM_IN_PRE_FETCH_MODE,
    CSM_CONFIG_MANAGER_STATUS_CSM_NOT_ENABLED_WHILE_TRYING_TO_FETCH_CONFIG,
    CSM_CONFIG_MANAGER_STATUS_CSM_BURST_COUNTER_IS_NOT_ZERO,
    CSM_CONFIG_MANAGER_STATUS_CSM_CREDIT_COUNTER_IS_NOT_ZERO,
    CSM_CONFIG_MANAGER_STATUS_CSM_FIFO_NOT_EMPTY,
    CSM_CONFIG_MANAGER_STATUS_INVALID_HOST_PAGE_SIZE,
    CSM_CONFIG_MANAGER_STATUS_INVALID_BUFFER_SIZE,

    FIRMWARE_MODULE__PCIE_CONFIG_MANAGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.PCIE_CONFIG_MANAGER)) << 16),
    PCIE_CONFIG_MANAGER_STATUS_NOT_IMPLEMENTED,
    PCIE_CONFIG_MANAGER_STATUS_INVALID_PCIE_CHANNEL_INDEX,
    PCIE_CONFIG_MANAGER_STATUS_INVALID_MODULE_INDEX,
    PCIE_CONFIG_MANAGER_STATUS_NULL_ARG_PASSED,

    FIRMWARE_MODULE__VDMA_SERVICE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.VDMA_SERVICE)) << 16),
    VDMA_SERVICE_STATUS_INVALID_H2D_CHANNEL_INDEX,
    VDMA_SERVICE_STATUS_INVALID_D2H_CHANNEL_INDEX,
    VDMA_SERVICE_STATUS_NOT_SUPPORTED,
    VDMA_SERVICE_STATUS_HOST_DESCRITPOR_BASE_ADDRESS_IS_NOT_64KB_ALIGNED,
    VDMA_SERVICE_STATUS_INVALID_VDMA_CHANNEL_DEPTH,
    VDMA_SERVICE_STATUS_CHANNEL_CANNOT_FETCH_DESCRITPROTS_WHILE_ABORTED,
    VDMA_SERVICE_STATUS_DESCRIPTOR_COUNT_INDICATE_NOT_ALL_DATA_WAS_TRANSFERRED,
    VDMA_SERVICE_STATUS_INVALID_CHANNEL_TYPE,
    VDMA_SERVICE_STATUS_VDMA_MUST_BE_DISABLED_WHEN_CLEARING_CHANNEL_CREDITS,
    VDMA_SERVICE_STATUS_CHANNEL_NOT_IDLE,
    VDMA_SERVICE_STATUS_NOT_IMPLEMENTED,
    VDMA_SERVICE_STATUS_INVALID_H2D_CREDITS,
    VDMA_SERVICE_STATUS_INVALID_D2H_CREDITS,
    VDMA_SERVICE_STATUS_NULL_ARG_PASSED,
    VDMA_SERVICE_STATUS_CHANNEL_FAILED_TO_REACH_IDLE_STATE,
    VDMA_SERVICE_STATUS_VDMA_MUST_BE_STOPPED_WHEN_CHECKING_IDLE,
    VDMA_SERVICE_STATUS_EXTERNAL_DESC_COUNT_MUST_BE_POWER_OF_2,
    VDMA_SERVICE_STATUS_TOO_MANY_DESCRIPTORS,
    VDMA_SERVICE_STATUS_INVALID_HOST_BUFFER_TYPE,
    VDMA_SERVICE_STATUS_DESC_PAGE_SIZE_MUST_BE_POWER_OF_2,
    VDMA_SERVICE_STATUS_INITIAL_DESC_BIGGER_EQ_THAN_TOTAL,
    VDMA_SERVICE_STATUS_CCB_NOT_IMPLEMENTED_OVER_PCIE,
    VDMA_SERVICE_STATUS_CCB_BASE_ADDRESS_IS_NOT_IN_MASK,
    VDMA_SERVICE_STATUS_INITIAL_DESC_BIGGER_THAN_TOTAL,
    VDMA_SERVICE_STATUS_INVALID_INITIAL_CREDIT_SIZE,
    VDMA_SERVICE_STATUS_TOO_LARGE_BYTES_IN_PATTERN,
    VDMA_SERVICE_STATUS_INVALID_ENGINE_INDEX,
    VDMA_SERVICE_STATUS_INVALID_CONSTANTS,
    VDMA_SERVICE_STATUS_INVALID_CHANNEL_INDEX,
    VDMA_SERVICE_STATUS_INVALID_EDGE_LAYER_DIRECTION,
    VDMA_SERVICE_INSUFFICIENT_DESCRIPTORS_COUNT,

    FIRMWARE_MODULE__MEMORY_LOGGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.MEMORY_LOGGER)) << 16),
    MEMORY_LOGGER_STATUS_DEBUG_INSUFFICIENT_MEMORY,
    MEMORY_LOGGER_STATUS_GOT_UNALIGNED_ADDRESS_FOR_PCIE_BUFFERS,
    MEMORY_LOGGER_STATUS_INVALID_DEBUG_CHIP_OFFSET,

    FIRMWARE_MODULE__UART_LOGGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.UART_LOGGER)) << 16),
    UART_LOGGER_STATUS_QUEUE_SEND_FAILED,
    UART_LOGGER_STATUS_FAILED_ACQUIRE_SEMAPHORE,
    UART_LOGGER_STATUS_FAILED_RELEASE_SEMAPHORE,

    FIRMWARE_MODULE__DRAM_DMA_SERVICE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.DRAM_DMA_SERVICE)) << 16),
    DRAM_DMA_SERVICE_STATUS_INVALID_PARAMETERS,
    DRAM_DMA_SERVICE_STATUS_SETUP_INTERRUPT_HANDLER_FAILED,
    DRAM_DMA_SERVICE_STATUS_BURST_CREDIT_SIZE_TOO_BIG,
    DRAM_DMA_SERVICE_STATUS_INVALID_CHANNEL_DMA_ADDRESS,
    DRAM_DMA_SERVICE_STATUS_INVALID_DESC_PAGE_SIZE,
    DRAM_DMA_SERVICE_NUM_PAGES_IS_OUT_OF_RANGE,
    DRAM_DMA_SERVICE_INVALID_INITIAL_CREDIT_SIZE,
    DRAM_DMA_SERVICE_TOTAL_DESCS_COUNT_IS_OUT_OF_RANGE,
    DRAM_DMA_SERVICE_TOTAL_DESCS_COUNT_MUST_BE_POWER_OF_2,
    DRAM_DMA_SERVICE_INVALID_DESCS_COUNT,
    DRAM_DMA_SERVICE_DESC_PER_INTERRUPT_NOT_IN_MASK,
    DRAM_DMA_SERVICE_STATUS_INVALID_ENGINE_INDEX,
    DRAM_DMA_SERVICE_STATUS_INVALID_QM_INDEX,
    DRAM_DMA_SERVICE_STATUS_INVALID_CHANNEL_TYPE,
    DRAM_DMA_SERVICE_STATUS_INVALID_PERIPH_BYTES_PER_BUFFER,
    DRAM_DMA_SERVICE_STATUS_INVALID_BYTES_IN_PATTERN,
    DRAM_DMA_SERVICE_STATUS_INVALID_STREAM_INDEX,
    DRAM_DMA_SERVICE_STATUS_INVALID_CHANNEL_INDEX,
    DRAM_DMA_SERVICE_STATUS_FAILED_TO_RESET_QM_CREDITS,

    FIRMWARE_MODULE__NN_CORE_SERVICE_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.NN_CORE_SERVICE)) << 16),
    NN_CORE_SERVICE_STATUS_INVALID_ARG_PASSED,

    FIRMWARE_MODULE__DATA_STREAM_MANAGER_WRAPPER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.DATA_STREAM_MANAGER_WRAPPER)) << 16),
    DATA_STREAM_MANAGER_WRAPPER_STATUS_NOT_IMPLEMENTED,
    DATA_STREAM_MANAGER_WRAPPER_STATUS_INVALID_EDGE_LAYER_INDEX,
    DATA_STREAM_MANAGER_WRAPPER_STATUS_INVALID_DESC_PAGE_SIZE,
    DATA_STREAM_MANAGER_WRAPPER_STATUS_INVALID_EDGE_LAYER_DIRECTION,
    DATA_STREAM_WRAPPER_STATUS_INVALID_CHANNEL_INDEX,
    DATA_STREAM_WRAPPER_STATUS_INVALID_STREAM_INDEX,
    DATA_STREAM_MANAGER_STATUS_INVALID_CREDIT_TYPE,
    DATA_STREAM_MANAGER_WRAPPER_STATUS_INVALID_HOST_BUFFER_TYPE,
    DATA_STREAM_MANAGER_STATUS_BATCH_CREDITS_OVERFLOW,
    DATA_STREAM_MANAGER_WRAPPER_STATUS_BURST_CREDIT_TASK_MUST_BE_DISABLED_WHILE_CHANGING_BATCH,
    DATA_STREAM_MANAGER_WRAPPER_STATUS_UNABLE_TO_RESET_FRAME_COUNTER,

    FIRMWARE_MODULE__BURST_CREDITS_TASK_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.BURST_CREDITS_TASK)) << 16),
    BURST_CREDITS_TASK_STATUS_TRYING_TO_ADD_ACTION_WHILE_NOT_IN_IDLE_STATE,
    BURST_CREDITS_TASK_STATUS_TOO_MANY_ACTIONS,
    BURST_CREDITS_TASK_STATUS_TRYING_TO_CHANGE_STATE_TO_INFER_WHILE_ALREADY_IN_INFER,
    BURST_CREDITS_TASK_STATUS_INFER_REACHED_TIMEOUT,
    BURST_CREDITS_TASK_STATUS_TASK_DEACTIVATED,
    BURST_CREDITS_TASK_STATUS_FAILED_TO_FIND_STREAM_INDEX,
    BURST_CREDITS_TASK_STATUS_TASK_NO_CONFIGURED_ACTIONS,
    BURST_CREDITS_TASK_STATUS_TASK_EXPECTED_HIGHER_BATCH,
    BURST_CREDITS_TASK_STATUS_TASK_REACHED_TIMEOUT_WAITING_FOR_DEACTIVATION,

    FIRMWARE_MODULE__TASK_SYNC_EVENTS_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.TASK_SYNC_EVENTS)) << 16),
    TASK_SYNC_EVENTS_STATUS_START_TASK_WHILE_IT_IS_RUNNING,
    TASK_SYNC_EVENTS_STATUS_START_TASK_WHILE_TASK_NOT_DONE,
    TASK_SYNC_EVENTS_STATUS_FAILED_TO_RESET_STATE_MACHINE,
    TASK_SYNC_EVENTS_STATUS_DONE_TASK_WHILE_IT_IS_NOT_RUNNING,

    FIRMWARE_MODULE__NMS_MANAGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.NMS_MANAGER)) << 16),
    NMS_MANAGER_STATUS_INVALID_ARGUMENT,
    NMS_MANAGER_STATUS_WAIT_FOR_INTERRUPT_INTERRUPTED_BY_RESET_REQUEST,
    NMS_MANAGER_STATUS_INVALID_AGGREGATOR_INDEX,
    NMS_MANAGER_STATUS_INVALID_OUTPUT_BUFFER_INDEX,
    NMS_MANAGER_STATUS_INVALID_OUTPUT_BUFFER_CLUSTER_INDEX,
    NMS_MANAGER_STATUS_INVALID_OUTPUT_BUFFER_INTERFACE,
    NMS_MANAGER_STATUS_NOT_SUPPORTED_OPERATION,
    NMS_MANAGER_STATUS_INVALID_NETWORK_INDEX,
    NMS_MANAGER_STATUS_INVALID_NMS_UNIT_INDEX,
    NMS_MANAGER_STATUS_INVALID_BATCH_SIZE,
    NMS_MANAGER_STATUS_INVALID_NUM_CLASSES_SIZE,
    NMS_MANAGER_STATUS_INVALID_BURST_SIZE,
    NMS_MANAGER_STATUS_INVALID_LAST_FRAME_IN_BATCH_SIZE,

    FIRMWARE_MODULE__CLUSTER_MANAGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.CLUSTER_MANAGER)) << 16),
    CLUSTER_MANAGER_STATUS_INVALID_CLUSTER_INDEX,
    CLUSTER_MANAGER_STATUS_INVALID_INITIAL_L3_CUT,
    CLUSTER_MANAGER_STATUS_INVALID_INITIAL_L3_OFFSET,
    CLUSTER_MANAGER_STATUS_INVALID_LCU_INDEX,
    CLUSTER_MANAGER_STATUS_INVALID_KERNEL_DONE_ADDRESS,
    CLUSTER_MANAGER_STATUS_RECEIVED_UNEXPECTED_INTERRUPT,
    CLUSTER_MANAGER_STATUS_INVALID_NETWORK_INDEX,
    CLUSTER_MANAGER_STATUS_INVALID_KERNEL_DONE_COUNT,
    CLUSTER_MANAGER_STATUS_INVALID_EXTENSION,

    FIRMWARE_MODULE__HW_INFER_MANAGER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.HW_INFER_MANAGER)) << 16),
    HW_INFER_MANAGER_STATUS_NETWORK_GROUP_NOT_CONFIGURED_BEFORE_INFER_START,
    HW_INFER_MANAGER_STATUS_NETWORK_GROUP_ALREADY_ACTIVATED,
    HW_INFER_MANAGER_STATUS_STATE_MACHINE_NOT_IN_RESET_STATE_BEFORE_DEACTIVATE,
    HW_INFER_MANAGER_STATUS_INVALID_STATE,

    FIRMWARE_MODULE__INFINITE_CONTEXT_LOADER_START = component_id_bits | (@as(u32, @intFromEnum(StatusModule.INFINITE_CONTEXT_LOADER)) << 16),
    INFINITE_CONTEXT_LOADER_STATUS_EVENT_BITS_NOT_CLEARED_BEFORE_COPY_CALL,
    INFINITE_CONTEXT_LOADER_STATUS_TIMEOUT_OCCURED_WAITING_FOR_COPY,
    INFINITE_CONTEXT_LOADER_STATUS_NOT_SUPPORTED,
    INFINITE_CONTEXT_LOADER_STATUS_NOT_MODULE_NOT_INITIALIZED,

    fn bits(self: Status) StatusBits {
        return @bitCast(@intFromEnum(self));
    }

    pub fn module(self: Status) StatusModule {
        return self.bits().module;
    }
};
