
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-25 03:04:42
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2.1) on Thu Dec  5 04:48:12 MST 2019
   Version:                2.3.1301
   Kernels:                PageRank
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          e6a97597-5dec-4403-9f95-ff41fc3000d3
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.1
   Generated Version:      Vivado 2019.2 (SW Build: 2692492)
   Created:                Thu Oct 17 22:14:08 2019
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_1
   Static UUID:            74136753-4693-407f-ae40-2657416e7420
   Feature ROM TimeStamp:  1571347054

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 432 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 228 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x8000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x200800000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x200c00000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: PageRank

Definition
----------
   Signature: PageRank (Pid num_partitions, uint64_t* metadata, FloatVec* degrees, FloatVec* rankings, FloatVec* tmps, EdgeVec* edges_0, EdgeVec* edges_1, EdgeVec* edges_2, EdgeVec* edges_3, EdgeVec* edges_4, EdgeVec* edges_5, EdgeVec* edges_6, EdgeVec* edges_7, UpdateVec* updates_0, UpdateVec* updates_1, UpdateVec* updates_2, UpdateVec* updates_3, UpdateVec* updates_4, UpdateVec* updates_5, UpdateVec* updates_6, UpdateVec* updates_7)

Ports
-----
   Port:          m_axi_metadata
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          m_axi_degrees
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_rankings
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_tmps
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edges_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edges_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edges_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edges_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edges_4
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edges_5
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edges_6
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_edges_7
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_updates_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_updates_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_updates_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_updates_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_updates_4
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_updates_5
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_updates_6
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_updates_7
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        PageRank
   Base Address: 0x1800000

   Argument:          num_partitions
   Register Offset:   0x10
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          metadata
   Register Offset:   0x18
   Port:              m_axi_metadata
   Memory:            PLRAM[0] (MEM_DRAM)

   Argument:          degrees
   Register Offset:   0x24
   Port:              m_axi_degrees
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          rankings
   Register Offset:   0x30
   Port:              m_axi_rankings
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          tmps
   Register Offset:   0x3c
   Port:              m_axi_tmps
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          edges_0
   Register Offset:   0x48
   Port:              m_axi_edges_0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          edges_1
   Register Offset:   0x54
   Port:              m_axi_edges_1
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          edges_2
   Register Offset:   0x60
   Port:              m_axi_edges_2
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          edges_3
   Register Offset:   0x6c
   Port:              m_axi_edges_3
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          edges_4
   Register Offset:   0x78
   Port:              m_axi_edges_4
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          edges_5
   Register Offset:   0x84
   Port:              m_axi_edges_5
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          edges_6
   Register Offset:   0x90
   Port:              m_axi_edges_6
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          edges_7
   Register Offset:   0x9c
   Port:              m_axi_edges_7
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          updates_0
   Register Offset:   0xa8
   Port:              m_axi_updates_0
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          updates_1
   Register Offset:   0xb4
   Port:              m_axi_updates_1
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          updates_2
   Register Offset:   0xc0
   Port:              m_axi_updates_2
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          updates_3
   Register Offset:   0xcc
   Port:              m_axi_updates_3
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          updates_4
   Register Offset:   0xd8
   Port:              m_axi_updates_4
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          updates_5
   Register Offset:   0xe4
   Port:              m_axi_updates_5
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          updates_6
   Register Offset:   0xf0
   Port:              m_axi_updates_6
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          updates_7
   Register Offset:   0xfc
   Port:              m_axi_updates_7
   Memory:            HBM[23] (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2.1 - Thu Dec  5 04:48:12 MST 2019 (SW BUILD: 2729669)
   Command Line:  v++ --link --output /home/users/veronica.grosso/AutoBridge/benchmarks/PageRank/vitis_run/PageRank_xilinx_u280_xdma_201920_1.xclbin --kernel PageRank --platform xilinx_u280_xdma_201920_1 --target hw --report_level 2 --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/PageRank/vitis_run/PageRank_xilinx_u280_xdma_201920_1.temp --optimize 3 --connectivity.nk PageRank:1:PageRank --max_memory_ports PageRank --save-temps /home/users/veronica.grosso/AutoBridge/benchmarks/PageRank/PageRank_FP1.xo --connectivity.sp PageRank.edges_0:HBM[0] --connectivity.sp PageRank.edges_1:HBM[3] --connectivity.sp PageRank.edges_2:HBM[6] --connectivity.sp PageRank.edges_3:HBM[9] --connectivity.sp PageRank.edges_4:HBM[12] --connectivity.sp PageRank.edges_5:HBM[15] --connectivity.sp PageRank.edges_6:HBM[18] --connectivity.sp PageRank.edges_7:HBM[21] --connectivity.sp PageRank.updates_0:HBM[2] --connectivity.sp PageRank.updates_1:HBM[5] --connectivity.sp PageRank.updates_2:HBM[8] --connectivity.sp PageRank.updates_3:HBM[11] --connectivity.sp PageRank.updates_4:HBM[14] --connectivity.sp PageRank.updates_5:HBM[17] --connectivity.sp PageRank.updates_6:HBM[20] --connectivity.sp PageRank.updates_7:HBM[23] --connectivity.sp PageRank.metadata:PLRAM[0] --connectivity.sp PageRank.degrees:HBM[24] --connectivity.sp PageRank.rankings:HBM[26] --connectivity.sp PageRank.tmps:HBM[27] --kernel_frequency 250 --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/AutoBridge/benchmarks/PageRank/constraint_ref.tcl 
   Options:       --link
                  --output /home/users/veronica.grosso/AutoBridge/benchmarks/PageRank/vitis_run/PageRank_xilinx_u280_xdma_201920_1.xclbin
                  --kernel PageRank
                  --platform xilinx_u280_xdma_201920_1
                  --target hw
                  --report_level 2
                  --temp_dir /home/users/veronica.grosso/AutoBridge/benchmarks/PageRank/vitis_run/PageRank_xilinx_u280_xdma_201920_1.temp
                  --optimize 3
                  --connectivity.nk PageRank:1:PageRank
                  --max_memory_ports PageRank
                  --save-temps /home/users/veronica.grosso/AutoBridge/benchmarks/PageRank/PageRank_FP1.xo
                  --connectivity.sp PageRank.edges_0:HBM[0]
                  --connectivity.sp PageRank.edges_1:HBM[3]
                  --connectivity.sp PageRank.edges_2:HBM[6]
                  --connectivity.sp PageRank.edges_3:HBM[9]
                  --connectivity.sp PageRank.edges_4:HBM[12]
                  --connectivity.sp PageRank.edges_5:HBM[15]
                  --connectivity.sp PageRank.edges_6:HBM[18]
                  --connectivity.sp PageRank.edges_7:HBM[21]
                  --connectivity.sp PageRank.updates_0:HBM[2]
                  --connectivity.sp PageRank.updates_1:HBM[5]
                  --connectivity.sp PageRank.updates_2:HBM[8]
                  --connectivity.sp PageRank.updates_3:HBM[11]
                  --connectivity.sp PageRank.updates_4:HBM[14]
                  --connectivity.sp PageRank.updates_5:HBM[17]
                  --connectivity.sp PageRank.updates_6:HBM[20]
                  --connectivity.sp PageRank.updates_7:HBM[23]
                  --connectivity.sp PageRank.metadata:PLRAM[0]
                  --connectivity.sp PageRank.degrees:HBM[24]
                  --connectivity.sp PageRank.rankings:HBM[26]
                  --connectivity.sp PageRank.tmps:HBM[27]
                  --kernel_frequency 250
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/home/users/veronica.grosso/AutoBridge/benchmarks/PageRank/constraint_ref.tcl 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
