<stg><name>KalmanFilterKernel</name>


<trans_list>

<trans id="1564" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17938" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17938" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="29" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="47" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="54" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="74" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="75" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="82" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="105" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="106" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="112" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="130" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="130" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="131" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="137" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="181" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="182" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="182" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="183" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %din, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout, void @empty, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dout, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_10, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_10, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %r_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %r

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %q_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %q

]]></Node>
<StgValue><ssdm name="q_read"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:16 %din_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="din_s"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:17 %dout_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="dout_s"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:18 %Q = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:19 %R = alloca i64 1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:20 %x_hat = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_hat"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:21 %P_hat = alloca i64 1

]]></Node>
<StgValue><ssdm name="P_hat"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:22 %x = alloca i64 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:23 %P = alloca i64 1

]]></Node>
<StgValue><ssdm name="P"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:24 %x_minus = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_minus"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:25 %P_minus = alloca i64 1

]]></Node>
<StgValue><ssdm name="P_minus"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:26 %x_plus = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_plus"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:27 %P_plus = alloca i64 1

]]></Node>
<StgValue><ssdm name="P_plus"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:28 %tmp_mat_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:29 %tmp_mat_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_2"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:30 %tmp_mat_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_3"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:31 %mat_out_assign_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mat_out_assign_2"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:32 %S_inv = alloca i64 1

]]></Node>
<StgValue><ssdm name="S_inv"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:33 %K = alloca i64 1

]]></Node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:34 %br_ln45 = br void

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %i = phi i11 %add_ln45, void %.split39, i11 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1 %add_ln45 = add i11 %i, i11 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %icmp_ln45 = icmp_eq  i11 %i, i11 1800

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1800, i64 1800, i64 1800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln45 = br i1 %icmp_ln45, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
.split39:0 %i_cast = zext i11 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39:2 %din_addr = getelementptr i32 %din, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="din_addr"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
.split39:3 %din_load = load i11 %din_addr

]]></Node>
<StgValue><ssdm name="din_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:1 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
.split39:3 %din_load = load i11 %din_addr

]]></Node>
<StgValue><ssdm name="din_load"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
.split39:4 %bitcast_ln46 = bitcast i32 %din_load

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39:5 %din_addr_3 = getelementptr i32 %din_s, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="din_addr_3"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split39:6 %store_ln46 = store i32 %bitcast_ln46, i11 %din_addr_3

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.split39:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %Q_addr = getelementptr i32 %Q, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Q_addr"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1 %store_ln50 = store i32 %q_read, i6 %Q_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %Q_addr_1 = getelementptr i32 %Q, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Q_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3 %store_ln50 = store i32 0, i6 %Q_addr_1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %R_addr = getelementptr i32 %R, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="R_addr"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:73 %store_ln58 = store i32 %r_read, i4 %R_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %R_addr_1 = getelementptr i32 %R, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="R_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:75 %store_ln58 = store i32 0, i4 %R_addr_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %Q_addr_2 = getelementptr i32 %Q, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Q_addr_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5 %store_ln50 = store i32 0, i6 %Q_addr_2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %Q_addr_3 = getelementptr i32 %Q, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Q_addr_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7 %store_ln50 = store i32 0, i6 %Q_addr_3

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %R_addr_2 = getelementptr i32 %R, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="R_addr_2"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:77 %store_ln58 = store i32 0, i4 %R_addr_2

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %R_addr_3 = getelementptr i32 %R, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="R_addr_3"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:79 %store_ln58 = store i32 0, i4 %R_addr_3

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %Q_addr_4 = getelementptr i32 %Q, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="Q_addr_4"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:9 %store_ln50 = store i32 0, i6 %Q_addr_4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %Q_addr_5 = getelementptr i32 %Q, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="Q_addr_5"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11 %store_ln50 = store i32 0, i6 %Q_addr_5

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %R_addr_4 = getelementptr i32 %R, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="R_addr_4"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:81 %store_ln58 = store i32 %r_read, i4 %R_addr_4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82 %R_addr_5 = getelementptr i32 %R, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="R_addr_5"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:83 %store_ln58 = store i32 0, i4 %R_addr_5

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %Q_addr_6 = getelementptr i32 %Q, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="Q_addr_6"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13 %store_ln50 = store i32 0, i6 %Q_addr_6

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %Q_addr_7 = getelementptr i32 %Q, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="Q_addr_7"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:15 %store_ln50 = store i32 %q_read, i6 %Q_addr_7

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %R_addr_6 = getelementptr i32 %R, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="R_addr_6"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:85 %store_ln58 = store i32 0, i4 %R_addr_6

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %R_addr_7 = getelementptr i32 %R, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="R_addr_7"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:87 %store_ln58 = store i32 0, i4 %R_addr_7

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %Q_addr_8 = getelementptr i32 %Q, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="Q_addr_8"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:17 %store_ln50 = store i32 0, i6 %Q_addr_8

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %Q_addr_9 = getelementptr i32 %Q, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="Q_addr_9"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:19 %store_ln50 = store i32 0, i6 %Q_addr_9

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %R_addr_8 = getelementptr i32 %R, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="R_addr_8"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:89 %store_ln58 = store i32 %r_read, i4 %R_addr_8

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %Q_addr_10 = getelementptr i32 %Q, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="Q_addr_10"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:21 %store_ln50 = store i32 0, i6 %Q_addr_10

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %Q_addr_11 = getelementptr i32 %Q, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="Q_addr_11"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:23 %store_ln50 = store i32 0, i6 %Q_addr_11

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %Q_addr_12 = getelementptr i32 %Q, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="Q_addr_12"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:25 %store_ln50 = store i32 0, i6 %Q_addr_12

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %Q_addr_13 = getelementptr i32 %Q, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="Q_addr_13"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:27 %store_ln50 = store i32 0, i6 %Q_addr_13

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %Q_addr_14 = getelementptr i32 %Q, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="Q_addr_14"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:29 %store_ln50 = store i32 %q_read, i6 %Q_addr_14

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %Q_addr_15 = getelementptr i32 %Q, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="Q_addr_15"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:31 %store_ln50 = store i32 0, i6 %Q_addr_15

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %Q_addr_16 = getelementptr i32 %Q, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="Q_addr_16"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:33 %store_ln50 = store i32 0, i6 %Q_addr_16

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %Q_addr_17 = getelementptr i32 %Q, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="Q_addr_17"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:35 %store_ln50 = store i32 0, i6 %Q_addr_17

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %Q_addr_18 = getelementptr i32 %Q, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="Q_addr_18"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:37 %store_ln50 = store i32 0, i6 %Q_addr_18

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %Q_addr_19 = getelementptr i32 %Q, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="Q_addr_19"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:39 %store_ln50 = store i32 0, i6 %Q_addr_19

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %Q_addr_20 = getelementptr i32 %Q, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="Q_addr_20"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:41 %store_ln50 = store i32 0, i6 %Q_addr_20

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %Q_addr_21 = getelementptr i32 %Q, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="Q_addr_21"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:43 %store_ln50 = store i32 %q_read, i6 %Q_addr_21

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %Q_addr_22 = getelementptr i32 %Q, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="Q_addr_22"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:45 %store_ln50 = store i32 0, i6 %Q_addr_22

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %Q_addr_23 = getelementptr i32 %Q, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="Q_addr_23"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:47 %store_ln50 = store i32 0, i6 %Q_addr_23

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %Q_addr_24 = getelementptr i32 %Q, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="Q_addr_24"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:49 %store_ln50 = store i32 0, i6 %Q_addr_24

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %Q_addr_25 = getelementptr i32 %Q, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="Q_addr_25"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:51 %store_ln50 = store i32 0, i6 %Q_addr_25

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %Q_addr_26 = getelementptr i32 %Q, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="Q_addr_26"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:53 %store_ln50 = store i32 0, i6 %Q_addr_26

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %Q_addr_27 = getelementptr i32 %Q, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="Q_addr_27"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:55 %store_ln50 = store i32 0, i6 %Q_addr_27

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %Q_addr_28 = getelementptr i32 %Q, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="Q_addr_28"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:57 %store_ln50 = store i32 %q_read, i6 %Q_addr_28

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %Q_addr_29 = getelementptr i32 %Q, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="Q_addr_29"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:59 %store_ln50 = store i32 0, i6 %Q_addr_29

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %Q_addr_30 = getelementptr i32 %Q, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="Q_addr_30"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:61 %store_ln50 = store i32 0, i6 %Q_addr_30

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %Q_addr_31 = getelementptr i32 %Q, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="Q_addr_31"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:63 %store_ln50 = store i32 0, i6 %Q_addr_31

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %din_addr_45 = getelementptr i32 %din_s, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="din_addr_45"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="11">
<![CDATA[
:92 %din_load_46 = load i11 %din_addr_45

]]></Node>
<StgValue><ssdm name="din_load_46"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102 %x_hat_addr_3 = getelementptr i32 %x_hat, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_hat_addr_3"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:103 %store_ln64 = store i32 0, i3 %x_hat_addr_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %x_hat_addr_4 = getelementptr i32 %x_hat, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_hat_addr_4"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:105 %store_ln64 = store i32 0, i3 %x_hat_addr_4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %Q_addr_32 = getelementptr i32 %Q, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="Q_addr_32"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:65 %store_ln50 = store i32 0, i6 %Q_addr_32

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %Q_addr_33 = getelementptr i32 %Q, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="Q_addr_33"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:67 %store_ln50 = store i32 0, i6 %Q_addr_33

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90 %x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_hat_addr"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="11">
<![CDATA[
:92 %din_load_46 = load i11 %din_addr_45

]]></Node>
<StgValue><ssdm name="din_load_46"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:93 %store_ln64 = store i32 %din_load_46, i3 %x_hat_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %din_addr_1 = getelementptr i32 %din_s, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="din_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="11">
<![CDATA[
:96 %din_load_1 = load i11 %din_addr_1

]]></Node>
<StgValue><ssdm name="din_load_1"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %din_addr_2 = getelementptr i32 %din_s, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="din_addr_2"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="11">
<![CDATA[
:100 %din_load_2 = load i11 %din_addr_2

]]></Node>
<StgValue><ssdm name="din_load_2"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %x_hat_addr_5 = getelementptr i32 %x_hat, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_hat_addr_5"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:107 %store_ln64 = store i32 0, i3 %x_hat_addr_5

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %Q_addr_34 = getelementptr i32 %Q, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="Q_addr_34"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:69 %store_ln50 = store i32 0, i6 %Q_addr_34

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %Q_addr_35 = getelementptr i32 %Q, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="Q_addr_35"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:71 %store_ln50 = store i32 %q_read, i6 %Q_addr_35

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %x_hat_addr_1 = getelementptr i32 %x_hat, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_hat_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="11">
<![CDATA[
:96 %din_load_1 = load i11 %din_addr_1

]]></Node>
<StgValue><ssdm name="din_load_1"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:97 %store_ln64 = store i32 %din_load_1, i3 %x_hat_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %x_hat_addr_2 = getelementptr i32 %x_hat, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_hat_addr_2"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="11">
<![CDATA[
:100 %din_load_2 = load i11 %din_addr_2

]]></Node>
<StgValue><ssdm name="din_load_2"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:101 %store_ln64 = store i32 %din_load_2, i3 %x_hat_addr_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:108 %br_ln65 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i6 0, void, i6 %empty_47, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:1 %empty_47 = add i6 %empty, i6 1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:3 %exitcond17938 = icmp_eq  i6 %empty, i6 35

]]></Node>
<StgValue><ssdm name="exitcond17938"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond17938, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17938" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="6">
<![CDATA[
memset.loop.split:0 %p_cast = zext i6 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17938" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %P_hat_addr_6 = getelementptr i32 %P_hat, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="P_hat_addr_6"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17938" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i32 0, i6 %P_hat_addr_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond17938" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:0 %P_hat_addr = getelementptr i32 %P_hat, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="P_hat_addr"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
split:1 %store_ln65 = store i32 1, i6 %P_hat_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:2 %P_hat_addr_1 = getelementptr i32 %P_hat, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="P_hat_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
split:3 %store_ln65 = store i32 1, i6 %P_hat_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:4 %P_hat_addr_2 = getelementptr i32 %P_hat, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="P_hat_addr_2"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
split:5 %store_ln65 = store i32 1, i6 %P_hat_addr_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:6 %P_hat_addr_3 = getelementptr i32 %P_hat, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="P_hat_addr_3"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
split:7 %store_ln65 = store i32 1, i6 %P_hat_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:8 %P_hat_addr_4 = getelementptr i32 %P_hat, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="P_hat_addr_4"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
split:9 %store_ln65 = store i32 1, i6 %P_hat_addr_4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:10 %P_hat_addr_5 = getelementptr i32 %P_hat, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="P_hat_addr_5"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
split:11 %store_ln65 = store i32 1, i6 %P_hat_addr_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
split:12 %br_ln76 = br void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i3 %add_ln76, void %.split36, i3 0, void %split

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln76 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln76 = icmp_eq  i3 %i_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln76 = br i1 %icmp_ln76, void %.split36, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="3">
<![CDATA[
.split36:0 %i_1_cast = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:2 %x_hat_addr_6 = getelementptr i32 %x_hat, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="x_hat_addr_6"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="3">
<![CDATA[
.split36:3 %x_hat_load = load i3 %x_hat_addr_6

]]></Node>
<StgValue><ssdm name="x_hat_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:1 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="3">
<![CDATA[
.split36:3 %x_hat_load = load i3 %x_hat_addr_6

]]></Node>
<StgValue><ssdm name="x_hat_load"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:4 %dout_addr = getelementptr i32 %dout_s, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="dout_addr"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split36:5 %store_ln76 = store i32 %x_hat_load, i11 %dout_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.split36:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:0 %x_addr = getelementptr i32 %x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:1 %x_addr_1 = getelementptr i32 %x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:2 %x_addr_2 = getelementptr i32 %x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:3 %x_addr_3 = getelementptr i32 %x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_addr_3"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:4 %x_addr_4 = getelementptr i32 %x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_addr_4"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:5 %x_addr_5 = getelementptr i32 %x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_addr_5"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:6 %P_addr = getelementptr i32 %P, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="P_addr"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:7 %P_hat_addr_7 = getelementptr i32 %P_hat, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="P_hat_addr_7"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:8 %P_addr_1 = getelementptr i32 %P, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="P_addr_1"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:9 %P_hat_addr_8 = getelementptr i32 %P_hat, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="P_hat_addr_8"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:10 %P_addr_2 = getelementptr i32 %P, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="P_addr_2"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:11 %P_hat_addr_9 = getelementptr i32 %P_hat, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="P_hat_addr_9"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:12 %P_addr_3 = getelementptr i32 %P, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="P_addr_3"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:13 %P_hat_addr_10 = getelementptr i32 %P_hat, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="P_hat_addr_10"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14 %P_addr_4 = getelementptr i32 %P, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="P_addr_4"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:15 %P_hat_addr_11 = getelementptr i32 %P_hat, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="P_hat_addr_11"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:16 %P_addr_5 = getelementptr i32 %P, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="P_addr_5"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:17 %P_hat_addr_12 = getelementptr i32 %P_hat, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="P_hat_addr_12"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:18 %P_addr_6 = getelementptr i32 %P, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="P_addr_6"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:19 %P_addr_7 = getelementptr i32 %P, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="P_addr_7"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:20 %P_hat_addr_13 = getelementptr i32 %P_hat, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="P_hat_addr_13"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:21 %P_addr_8 = getelementptr i32 %P, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="P_addr_8"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:22 %P_hat_addr_14 = getelementptr i32 %P_hat, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="P_hat_addr_14"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:23 %P_addr_9 = getelementptr i32 %P, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="P_addr_9"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:24 %P_hat_addr_15 = getelementptr i32 %P_hat, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="P_hat_addr_15"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:25 %P_addr_10 = getelementptr i32 %P, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="P_addr_10"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:26 %P_hat_addr_16 = getelementptr i32 %P_hat, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="P_hat_addr_16"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:27 %P_addr_11 = getelementptr i32 %P, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="P_addr_11"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:28 %P_hat_addr_17 = getelementptr i32 %P_hat, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="P_hat_addr_17"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:29 %P_addr_12 = getelementptr i32 %P, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="P_addr_12"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:30 %P_hat_addr_18 = getelementptr i32 %P_hat, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="P_hat_addr_18"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:31 %P_addr_13 = getelementptr i32 %P, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="P_addr_13"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:32 %P_addr_14 = getelementptr i32 %P, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="P_addr_14"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:33 %P_hat_addr_19 = getelementptr i32 %P_hat, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="P_hat_addr_19"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:34 %P_addr_15 = getelementptr i32 %P, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="P_addr_15"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:35 %P_hat_addr_20 = getelementptr i32 %P_hat, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="P_hat_addr_20"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:36 %P_addr_16 = getelementptr i32 %P, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="P_addr_16"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:37 %P_hat_addr_21 = getelementptr i32 %P_hat, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="P_hat_addr_21"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:38 %P_addr_17 = getelementptr i32 %P, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="P_addr_17"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:39 %P_hat_addr_22 = getelementptr i32 %P_hat, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="P_hat_addr_22"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:40 %P_addr_18 = getelementptr i32 %P, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="P_addr_18"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:41 %P_hat_addr_23 = getelementptr i32 %P_hat, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="P_hat_addr_23"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:42 %P_addr_19 = getelementptr i32 %P, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="P_addr_19"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:43 %P_hat_addr_24 = getelementptr i32 %P_hat, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="P_hat_addr_24"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:44 %P_addr_20 = getelementptr i32 %P, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="P_addr_20"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:45 %P_addr_21 = getelementptr i32 %P, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="P_addr_21"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:46 %P_hat_addr_25 = getelementptr i32 %P_hat, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="P_hat_addr_25"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:47 %P_addr_22 = getelementptr i32 %P, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="P_addr_22"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:48 %P_hat_addr_26 = getelementptr i32 %P_hat, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="P_hat_addr_26"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:49 %P_addr_23 = getelementptr i32 %P, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="P_addr_23"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:50 %P_hat_addr_27 = getelementptr i32 %P_hat, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="P_hat_addr_27"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:51 %P_addr_24 = getelementptr i32 %P, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="P_addr_24"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:52 %P_hat_addr_28 = getelementptr i32 %P_hat, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="P_hat_addr_28"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:53 %P_addr_25 = getelementptr i32 %P, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="P_addr_25"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:54 %P_hat_addr_29 = getelementptr i32 %P_hat, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="P_hat_addr_29"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:55 %P_addr_26 = getelementptr i32 %P, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="P_addr_26"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:56 %P_hat_addr_30 = getelementptr i32 %P_hat, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="P_hat_addr_30"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:57 %P_addr_27 = getelementptr i32 %P, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="P_addr_27"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:58 %P_addr_28 = getelementptr i32 %P, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="P_addr_28"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:59 %P_hat_addr_31 = getelementptr i32 %P_hat, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="P_hat_addr_31"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:60 %P_addr_29 = getelementptr i32 %P, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="P_addr_29"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:61 %P_hat_addr_32 = getelementptr i32 %P_hat, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="P_hat_addr_32"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:62 %P_addr_30 = getelementptr i32 %P, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="P_addr_30"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:63 %P_hat_addr_33 = getelementptr i32 %P_hat, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="P_hat_addr_33"/></StgValue>
</operation>

<operation id="448" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:64 %P_addr_31 = getelementptr i32 %P, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="P_addr_31"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:65 %P_hat_addr_34 = getelementptr i32 %P_hat, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="P_hat_addr_34"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:66 %P_addr_32 = getelementptr i32 %P, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="P_addr_32"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:67 %P_hat_addr_35 = getelementptr i32 %P_hat, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="P_hat_addr_35"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:68 %P_addr_33 = getelementptr i32 %P, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="P_addr_33"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:69 %P_hat_addr_36 = getelementptr i32 %P_hat, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="P_hat_addr_36"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:70 %P_addr_34 = getelementptr i32 %P, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="P_addr_34"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:71 %P_addr_35 = getelementptr i32 %P, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="P_addr_35"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:72 %tmp_mat_2_addr = getelementptr i32 %tmp_mat_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:73 %tmp_mat_2_addr_1 = getelementptr i32 %tmp_mat_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:74 %tmp_mat_2_addr_2 = getelementptr i32 %tmp_mat_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_2"/></StgValue>
</operation>

<operation id="459" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:75 %tmp_mat_2_addr_3 = getelementptr i32 %tmp_mat_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_3"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:76 %tmp_mat_2_addr_4 = getelementptr i32 %tmp_mat_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_4"/></StgValue>
</operation>

<operation id="461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:77 %tmp_mat_2_addr_5 = getelementptr i32 %tmp_mat_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_5"/></StgValue>
</operation>

<operation id="462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:78 %tmp_mat_2_addr_6 = getelementptr i32 %tmp_mat_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_6"/></StgValue>
</operation>

<operation id="463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:79 %tmp_mat_2_addr_7 = getelementptr i32 %tmp_mat_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_7"/></StgValue>
</operation>

<operation id="464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:80 %tmp_mat_2_addr_8 = getelementptr i32 %tmp_mat_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_8"/></StgValue>
</operation>

<operation id="465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:81 %tmp_mat_2_addr_9 = getelementptr i32 %tmp_mat_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_9"/></StgValue>
</operation>

<operation id="466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:82 %tmp_mat_2_addr_10 = getelementptr i32 %tmp_mat_2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_10"/></StgValue>
</operation>

<operation id="467" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:83 %tmp_mat_2_addr_11 = getelementptr i32 %tmp_mat_2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_11"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:84 %tmp_mat_2_addr_12 = getelementptr i32 %tmp_mat_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_12"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:85 %tmp_mat_2_addr_13 = getelementptr i32 %tmp_mat_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_13"/></StgValue>
</operation>

<operation id="470" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:86 %tmp_mat_2_addr_14 = getelementptr i32 %tmp_mat_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_14"/></StgValue>
</operation>

<operation id="471" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:87 %tmp_mat_2_addr_15 = getelementptr i32 %tmp_mat_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_15"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:88 %tmp_mat_2_addr_16 = getelementptr i32 %tmp_mat_2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_16"/></StgValue>
</operation>

<operation id="473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:89 %tmp_mat_2_addr_17 = getelementptr i32 %tmp_mat_2, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_17"/></StgValue>
</operation>

<operation id="474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:90 %tmp_mat_2_addr_18 = getelementptr i32 %tmp_mat_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_18"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:91 %tmp_mat_2_addr_19 = getelementptr i32 %tmp_mat_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_19"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:92 %tmp_mat_2_addr_20 = getelementptr i32 %tmp_mat_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_20"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:93 %tmp_mat_2_addr_21 = getelementptr i32 %tmp_mat_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_21"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:94 %tmp_mat_2_addr_22 = getelementptr i32 %tmp_mat_2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_22"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:95 %tmp_mat_2_addr_23 = getelementptr i32 %tmp_mat_2, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_23"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:96 %tmp_mat_2_addr_24 = getelementptr i32 %tmp_mat_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_24"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:97 %tmp_mat_2_addr_25 = getelementptr i32 %tmp_mat_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_25"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:98 %tmp_mat_2_addr_26 = getelementptr i32 %tmp_mat_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_26"/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:99 %tmp_mat_2_addr_27 = getelementptr i32 %tmp_mat_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_27"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:100 %tmp_mat_2_addr_28 = getelementptr i32 %tmp_mat_2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_28"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:101 %tmp_mat_2_addr_29 = getelementptr i32 %tmp_mat_2, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_29"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:102 %tmp_mat_2_addr_30 = getelementptr i32 %tmp_mat_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_30"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:103 %tmp_mat_2_addr_31 = getelementptr i32 %tmp_mat_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_31"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:104 %tmp_mat_2_addr_32 = getelementptr i32 %tmp_mat_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_32"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:105 %tmp_mat_2_addr_33 = getelementptr i32 %tmp_mat_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_33"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:106 %tmp_mat_2_addr_34 = getelementptr i32 %tmp_mat_2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_34"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:107 %tmp_mat_2_addr_35 = getelementptr i32 %tmp_mat_2, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_35"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:108 %x_minus_addr = getelementptr i32 %x_minus, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_minus_addr"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:109 %x_plus_addr = getelementptr i32 %x_plus, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_plus_addr"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:110 %x_minus_addr_1 = getelementptr i32 %x_minus, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_minus_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:111 %x_plus_addr_1 = getelementptr i32 %x_plus, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_plus_addr_1"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:112 %x_minus_addr_2 = getelementptr i32 %x_minus, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_minus_addr_2"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:113 %x_plus_addr_2 = getelementptr i32 %x_plus, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_plus_addr_2"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:114 %x_minus_addr_3 = getelementptr i32 %x_minus, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_minus_addr_3"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:115 %x_plus_addr_3 = getelementptr i32 %x_plus, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_plus_addr_3"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:116 %x_minus_addr_4 = getelementptr i32 %x_minus, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_minus_addr_4"/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:117 %x_plus_addr_4 = getelementptr i32 %x_plus, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_plus_addr_4"/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:118 %x_minus_addr_5 = getelementptr i32 %x_minus, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_minus_addr_5"/></StgValue>
</operation>

<operation id="503" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:119 %x_plus_addr_5 = getelementptr i32 %x_plus, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_plus_addr_5"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:120 %P_minus_addr = getelementptr i32 %P_minus, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="P_minus_addr"/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:121 %P_plus_addr = getelementptr i32 %P_plus, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="P_plus_addr"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:122 %P_minus_addr_1 = getelementptr i32 %P_minus, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="P_minus_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:123 %P_plus_addr_1 = getelementptr i32 %P_plus, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="P_plus_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:124 %P_minus_addr_2 = getelementptr i32 %P_minus, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="P_minus_addr_2"/></StgValue>
</operation>

<operation id="509" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:125 %P_plus_addr_2 = getelementptr i32 %P_plus, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="P_plus_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:126 %P_minus_addr_3 = getelementptr i32 %P_minus, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="P_minus_addr_3"/></StgValue>
</operation>

<operation id="511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:127 %P_plus_addr_3 = getelementptr i32 %P_plus, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="P_plus_addr_3"/></StgValue>
</operation>

<operation id="512" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:128 %P_minus_addr_4 = getelementptr i32 %P_minus, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="P_minus_addr_4"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:129 %P_plus_addr_4 = getelementptr i32 %P_plus, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="P_plus_addr_4"/></StgValue>
</operation>

<operation id="514" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:130 %P_minus_addr_5 = getelementptr i32 %P_minus, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="P_minus_addr_5"/></StgValue>
</operation>

<operation id="515" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:131 %P_plus_addr_5 = getelementptr i32 %P_plus, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="P_plus_addr_5"/></StgValue>
</operation>

<operation id="516" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:132 %P_minus_addr_6 = getelementptr i32 %P_minus, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="P_minus_addr_6"/></StgValue>
</operation>

<operation id="517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:133 %P_plus_addr_6 = getelementptr i32 %P_plus, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="P_plus_addr_6"/></StgValue>
</operation>

<operation id="518" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:134 %P_minus_addr_7 = getelementptr i32 %P_minus, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="P_minus_addr_7"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:135 %P_plus_addr_7 = getelementptr i32 %P_plus, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="P_plus_addr_7"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:136 %P_minus_addr_8 = getelementptr i32 %P_minus, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="P_minus_addr_8"/></StgValue>
</operation>

<operation id="521" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:137 %P_plus_addr_8 = getelementptr i32 %P_plus, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="P_plus_addr_8"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:138 %P_minus_addr_9 = getelementptr i32 %P_minus, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="P_minus_addr_9"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:139 %P_plus_addr_9 = getelementptr i32 %P_plus, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="P_plus_addr_9"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:140 %P_minus_addr_10 = getelementptr i32 %P_minus, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="P_minus_addr_10"/></StgValue>
</operation>

<operation id="525" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:141 %P_plus_addr_10 = getelementptr i32 %P_plus, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="P_plus_addr_10"/></StgValue>
</operation>

<operation id="526" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:142 %P_minus_addr_11 = getelementptr i32 %P_minus, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="P_minus_addr_11"/></StgValue>
</operation>

<operation id="527" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:143 %P_plus_addr_11 = getelementptr i32 %P_plus, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="P_plus_addr_11"/></StgValue>
</operation>

<operation id="528" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:144 %P_minus_addr_12 = getelementptr i32 %P_minus, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="P_minus_addr_12"/></StgValue>
</operation>

<operation id="529" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:145 %P_plus_addr_12 = getelementptr i32 %P_plus, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="P_plus_addr_12"/></StgValue>
</operation>

<operation id="530" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:146 %P_minus_addr_13 = getelementptr i32 %P_minus, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="P_minus_addr_13"/></StgValue>
</operation>

<operation id="531" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:147 %P_plus_addr_13 = getelementptr i32 %P_plus, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="P_plus_addr_13"/></StgValue>
</operation>

<operation id="532" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:148 %P_minus_addr_14 = getelementptr i32 %P_minus, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="P_minus_addr_14"/></StgValue>
</operation>

<operation id="533" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:149 %P_plus_addr_14 = getelementptr i32 %P_plus, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="P_plus_addr_14"/></StgValue>
</operation>

<operation id="534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:150 %P_minus_addr_15 = getelementptr i32 %P_minus, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="P_minus_addr_15"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:151 %P_plus_addr_15 = getelementptr i32 %P_plus, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="P_plus_addr_15"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:152 %P_minus_addr_16 = getelementptr i32 %P_minus, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="P_minus_addr_16"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:153 %P_plus_addr_16 = getelementptr i32 %P_plus, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="P_plus_addr_16"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:154 %P_minus_addr_17 = getelementptr i32 %P_minus, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="P_minus_addr_17"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:155 %P_plus_addr_17 = getelementptr i32 %P_plus, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="P_plus_addr_17"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:156 %P_minus_addr_18 = getelementptr i32 %P_minus, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="P_minus_addr_18"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:157 %P_plus_addr_18 = getelementptr i32 %P_plus, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="P_plus_addr_18"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:158 %P_minus_addr_19 = getelementptr i32 %P_minus, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="P_minus_addr_19"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:159 %P_plus_addr_19 = getelementptr i32 %P_plus, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="P_plus_addr_19"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:160 %P_minus_addr_20 = getelementptr i32 %P_minus, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="P_minus_addr_20"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:161 %P_plus_addr_20 = getelementptr i32 %P_plus, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="P_plus_addr_20"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:162 %P_minus_addr_21 = getelementptr i32 %P_minus, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="P_minus_addr_21"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:163 %P_plus_addr_21 = getelementptr i32 %P_plus, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="P_plus_addr_21"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:164 %P_minus_addr_22 = getelementptr i32 %P_minus, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="P_minus_addr_22"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:165 %P_plus_addr_22 = getelementptr i32 %P_plus, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="P_plus_addr_22"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:166 %P_minus_addr_23 = getelementptr i32 %P_minus, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="P_minus_addr_23"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:167 %P_plus_addr_23 = getelementptr i32 %P_plus, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="P_plus_addr_23"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:168 %P_minus_addr_24 = getelementptr i32 %P_minus, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="P_minus_addr_24"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:169 %P_plus_addr_24 = getelementptr i32 %P_plus, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="P_plus_addr_24"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:170 %P_minus_addr_25 = getelementptr i32 %P_minus, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="P_minus_addr_25"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:171 %P_plus_addr_25 = getelementptr i32 %P_plus, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="P_plus_addr_25"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:172 %P_minus_addr_26 = getelementptr i32 %P_minus, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="P_minus_addr_26"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:173 %P_plus_addr_26 = getelementptr i32 %P_plus, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="P_plus_addr_26"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:174 %P_minus_addr_27 = getelementptr i32 %P_minus, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="P_minus_addr_27"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:175 %P_plus_addr_27 = getelementptr i32 %P_plus, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="P_plus_addr_27"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:176 %P_minus_addr_28 = getelementptr i32 %P_minus, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="P_minus_addr_28"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:177 %P_plus_addr_28 = getelementptr i32 %P_plus, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="P_plus_addr_28"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:178 %P_minus_addr_29 = getelementptr i32 %P_minus, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="P_minus_addr_29"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:179 %P_plus_addr_29 = getelementptr i32 %P_plus, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="P_plus_addr_29"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:180 %P_minus_addr_30 = getelementptr i32 %P_minus, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="P_minus_addr_30"/></StgValue>
</operation>

<operation id="565" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:181 %P_plus_addr_30 = getelementptr i32 %P_plus, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="P_plus_addr_30"/></StgValue>
</operation>

<operation id="566" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:182 %P_minus_addr_31 = getelementptr i32 %P_minus, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="P_minus_addr_31"/></StgValue>
</operation>

<operation id="567" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:183 %P_plus_addr_31 = getelementptr i32 %P_plus, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="P_plus_addr_31"/></StgValue>
</operation>

<operation id="568" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:184 %P_minus_addr_32 = getelementptr i32 %P_minus, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="P_minus_addr_32"/></StgValue>
</operation>

<operation id="569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:185 %P_plus_addr_32 = getelementptr i32 %P_plus, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="P_plus_addr_32"/></StgValue>
</operation>

<operation id="570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:186 %P_minus_addr_33 = getelementptr i32 %P_minus, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="P_minus_addr_33"/></StgValue>
</operation>

<operation id="571" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:187 %P_plus_addr_33 = getelementptr i32 %P_plus, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="P_plus_addr_33"/></StgValue>
</operation>

<operation id="572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:188 %P_minus_addr_34 = getelementptr i32 %P_minus, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="P_minus_addr_34"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:189 %P_plus_addr_34 = getelementptr i32 %P_plus, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="P_plus_addr_34"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:190 %P_minus_addr_35 = getelementptr i32 %P_minus, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="P_minus_addr_35"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:191 %P_plus_addr_35 = getelementptr i32 %P_plus, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="P_plus_addr_35"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:192 %tmp_mat_3_addr = getelementptr i32 %tmp_mat_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_mat_3_addr"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:193 %tmp_mat_3_addr_1 = getelementptr i32 %tmp_mat_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_3_addr_1"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:194 %tmp_mat_3_addr_2 = getelementptr i32 %tmp_mat_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="tmp_mat_3_addr_2"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:195 %mat_out_assign_2_addr_1 = getelementptr i32 %mat_out_assign_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_addr_1"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:196 %S_inv_addr = getelementptr i32 %S_inv, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="S_inv_addr"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:197 %S_inv_addr_1 = getelementptr i32 %S_inv, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="S_inv_addr_1"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:198 %S_inv_addr_3 = getelementptr i32 %S_inv, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="S_inv_addr_3"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:199 %mat_out_assign_2_addr_2 = getelementptr i32 %mat_out_assign_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_addr_2"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:200 %S_inv_addr_4 = getelementptr i32 %S_inv, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="S_inv_addr_4"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:201 %S_inv_addr_5 = getelementptr i32 %S_inv, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="S_inv_addr_5"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:202 %S_inv_addr_6 = getelementptr i32 %S_inv, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="S_inv_addr_6"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:203 %mat_out_assign_2_addr_3 = getelementptr i32 %mat_out_assign_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_addr_3"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:204 %S_inv_addr_2 = getelementptr i32 %S_inv, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="S_inv_addr_2"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:205 %S_inv_addr_7 = getelementptr i32 %S_inv, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="S_inv_addr_7"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:206 %S_inv_addr_8 = getelementptr i32 %S_inv, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="S_inv_addr_8"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:207 %tmp_mat_1_addr = getelementptr i32 %tmp_mat_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:208 %tmp_mat_1_addr_1 = getelementptr i32 %tmp_mat_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_1"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:209 %tmp_mat_1_addr_2 = getelementptr i32 %tmp_mat_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_2"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:210 %tmp_mat_1_addr_3 = getelementptr i32 %tmp_mat_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_3"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:211 %tmp_mat_1_addr_4 = getelementptr i32 %tmp_mat_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_4"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:212 %tmp_mat_1_addr_5 = getelementptr i32 %tmp_mat_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_5"/></StgValue>
</operation>

<operation id="597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:213 %tmp_mat_1_addr_6 = getelementptr i32 %tmp_mat_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_6"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:214 %tmp_mat_1_addr_7 = getelementptr i32 %tmp_mat_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_7"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:215 %tmp_mat_1_addr_8 = getelementptr i32 %tmp_mat_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_8"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:216 %tmp_mat_1_addr_9 = getelementptr i32 %tmp_mat_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_9"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:217 %tmp_mat_1_addr_10 = getelementptr i32 %tmp_mat_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_10"/></StgValue>
</operation>

<operation id="602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:218 %tmp_mat_1_addr_11 = getelementptr i32 %tmp_mat_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_11"/></StgValue>
</operation>

<operation id="603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:219 %tmp_mat_1_addr_12 = getelementptr i32 %tmp_mat_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_12"/></StgValue>
</operation>

<operation id="604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:220 %tmp_mat_1_addr_13 = getelementptr i32 %tmp_mat_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_13"/></StgValue>
</operation>

<operation id="605" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:221 %tmp_mat_1_addr_14 = getelementptr i32 %tmp_mat_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_14"/></StgValue>
</operation>

<operation id="606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:222 %tmp_mat_1_addr_15 = getelementptr i32 %tmp_mat_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_15"/></StgValue>
</operation>

<operation id="607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:223 %tmp_mat_1_addr_16 = getelementptr i32 %tmp_mat_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_16"/></StgValue>
</operation>

<operation id="608" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:224 %tmp_mat_1_addr_17 = getelementptr i32 %tmp_mat_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_17"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:225 %tmp_mat_1_addr_18 = getelementptr i32 %tmp_mat_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_18"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:226 %tmp_mat_1_addr_19 = getelementptr i32 %tmp_mat_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_19"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:227 %tmp_mat_1_addr_20 = getelementptr i32 %tmp_mat_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_20"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:228 %tmp_mat_1_addr_21 = getelementptr i32 %tmp_mat_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_21"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:229 %tmp_mat_1_addr_22 = getelementptr i32 %tmp_mat_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_22"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:230 %tmp_mat_1_addr_23 = getelementptr i32 %tmp_mat_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_23"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:231 %tmp_mat_1_addr_24 = getelementptr i32 %tmp_mat_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_24"/></StgValue>
</operation>

<operation id="616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:232 %tmp_mat_1_addr_25 = getelementptr i32 %tmp_mat_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_25"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:233 %tmp_mat_1_addr_26 = getelementptr i32 %tmp_mat_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_26"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:234 %tmp_mat_1_addr_27 = getelementptr i32 %tmp_mat_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_27"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:235 %tmp_mat_1_addr_28 = getelementptr i32 %tmp_mat_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_28"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:236 %tmp_mat_1_addr_29 = getelementptr i32 %tmp_mat_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_29"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:237 %tmp_mat_1_addr_30 = getelementptr i32 %tmp_mat_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_30"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:238 %tmp_mat_1_addr_31 = getelementptr i32 %tmp_mat_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_31"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:239 %tmp_mat_1_addr_32 = getelementptr i32 %tmp_mat_1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_32"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:240 %tmp_mat_1_addr_33 = getelementptr i32 %tmp_mat_1, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_33"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:241 %tmp_mat_1_addr_34 = getelementptr i32 %tmp_mat_1, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_34"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:242 %tmp_mat_1_addr_35 = getelementptr i32 %tmp_mat_1, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_35"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:243 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="628" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:0 %P_hat_load_35 = phi i32 %P_plus_load_35, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="P_hat_load_35"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:1 %P_hat_load_28 = phi i32 %P_plus_load_28, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="P_hat_load_28"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:2 %P_hat_load_21 = phi i32 %P_plus_load_21, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="P_hat_load_21"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:3 %P_hat_load_14 = phi i32 %P_plus_load_14, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="P_hat_load_14"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:4 %P_hat_load_7 = phi i32 %P_plus_load_7, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="P_hat_load_7"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:5 %P_hat_load_0 = phi i32 %P_plus_load, void %matAdd<float, 6, 6>.exit, i32 1, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="P_hat_load_0"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:6 %x_hat_load_1_5 = phi i32 %x_plus_load_5, void %matAdd<float, 6, 6>.exit, i32 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="x_hat_load_1_5"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:7 %x_hat_load_1_4 = phi i32 %x_plus_load_4, void %matAdd<float, 6, 6>.exit, i32 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="x_hat_load_1_4"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:8 %x_hat_load_1_3 = phi i32 %x_plus_load_3, void %matAdd<float, 6, 6>.exit, i32 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="x_hat_load_1_3"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:9 %x_hat_load_1_2 = phi i32 %x_plus_load_2, void %matAdd<float, 6, 6>.exit, i32 %din_load_2, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="x_hat_load_1_2"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:10 %x_hat_load_1_1 = phi i32 %x_plus_load_1, void %matAdd<float, 6, 6>.exit, i32 %din_load_1, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="x_hat_load_1_1"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader5:11 %x_hat_load_1_0 = phi i32 %x_plus_load, void %matAdd<float, 6, 6>.exit, i32 %din_load_46, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="x_hat_load_1_0"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader5:12 %i_2 = phi i9 %add_ln79, void %matAdd<float, 6, 6>.exit, i9 1, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader5:13 %addr_in_ptr = phi i11 %indvars_iv_next170, void %matAdd<float, 6, 6>.exit, i11 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="addr_in_ptr"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:15 %icmp_ln79 = icmp_eq  i9 %i_2, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:16 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 299, i64 299, i64 299

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:17 %br_ln79 = br i1 %icmp_ln79, void %.split34, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split34:25 %store_ln101 = store i32 %x_hat_load_1_0, i3 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split34:26 %store_ln101 = store i32 %x_hat_load_1_1, i3 %x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:31 %store_ln102 = store i32 %P_hat_load_0, i6 %P_addr

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:44 %store_ln102 = store i32 %P_hat_load_7, i6 %P_addr_7

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="651" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split34:27 %store_ln101 = store i32 %x_hat_load_1_2, i3 %x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split34:28 %store_ln101 = store i32 %x_hat_load_1_3, i3 %x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:57 %store_ln102 = store i32 %P_hat_load_14, i6 %P_addr_14

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:70 %store_ln102 = store i32 %P_hat_load_21, i6 %P_addr_21

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="655" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:1 %add_ln99 = add i11 %addr_in_ptr, i11 3

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="656" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="11">
<![CDATA[
.split34:2 %zext_ln99 = zext i11 %add_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="657" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:3 %din_addr_4 = getelementptr i32 %din_s, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="din_addr_4"/></StgValue>
</operation>

<operation id="658" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="11">
<![CDATA[
.split34:4 %u_0 = load i11 %din_addr_4

]]></Node>
<StgValue><ssdm name="u_0"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:5 %add_ln99_1 = add i11 %addr_in_ptr, i11 4

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="11">
<![CDATA[
.split34:6 %zext_ln99_1 = zext i11 %add_ln99_1

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:7 %din_addr_5 = getelementptr i32 %din_s, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="din_addr_5"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="11">
<![CDATA[
.split34:8 %u_1 = load i11 %din_addr_5

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:9 %add_ln99_2 = add i11 %addr_in_ptr, i11 5

]]></Node>
<StgValue><ssdm name="add_ln99_2"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="11">
<![CDATA[
.split34:10 %zext_ln99_2 = zext i11 %add_ln99_2

]]></Node>
<StgValue><ssdm name="zext_ln99_2"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:11 %din_addr_6 = getelementptr i32 %din_s, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="din_addr_6"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="11">
<![CDATA[
.split34:12 %u_2 = load i11 %din_addr_6

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>

<operation id="667" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split34:29 %store_ln101 = store i32 %x_hat_load_1_4, i3 %x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="668" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split34:30 %store_ln101 = store i32 %x_hat_load_1_5, i3 %x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="669" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="6">
<![CDATA[
.split34:32 %P_hat_load = load i6 %P_hat_addr_7

]]></Node>
<StgValue><ssdm name="P_hat_load"/></StgValue>
</operation>

<operation id="670" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="6">
<![CDATA[
.split34:34 %P_hat_load_1 = load i6 %P_hat_addr_8

]]></Node>
<StgValue><ssdm name="P_hat_load_1"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:83 %store_ln102 = store i32 %P_hat_load_28, i6 %P_addr_28

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:96 %store_ln102 = store i32 %P_hat_load_35, i6 %P_addr_35

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="673" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="11">
<![CDATA[
.split34:4 %u_0 = load i11 %din_addr_4

]]></Node>
<StgValue><ssdm name="u_0"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="11">
<![CDATA[
.split34:8 %u_1 = load i11 %din_addr_5

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="11">
<![CDATA[
.split34:12 %u_2 = load i11 %din_addr_6

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="6">
<![CDATA[
.split34:32 %P_hat_load = load i6 %P_hat_addr_7

]]></Node>
<StgValue><ssdm name="P_hat_load"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:33 %store_ln102 = store i32 %P_hat_load, i6 %P_addr_1

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="6">
<![CDATA[
.split34:34 %P_hat_load_1 = load i6 %P_hat_addr_8

]]></Node>
<StgValue><ssdm name="P_hat_load_1"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:35 %store_ln102 = store i32 %P_hat_load_1, i6 %P_addr_2

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="6">
<![CDATA[
.split34:36 %P_hat_load_2 = load i6 %P_hat_addr_9

]]></Node>
<StgValue><ssdm name="P_hat_load_2"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="6">
<![CDATA[
.split34:38 %P_hat_load_3 = load i6 %P_hat_addr_10

]]></Node>
<StgValue><ssdm name="P_hat_load_3"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split34:97 %call_ln107 = call void @matMultiply<float, 6, 6, 6>.7, i32 %x, i32 %tmp_mat_1, i32 %A

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.split34:98 %call_ln108 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0, i32 %u_1, i32 %u_2, i32 %tmp_mat_2

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="684" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="6">
<![CDATA[
.split34:36 %P_hat_load_2 = load i6 %P_hat_addr_9

]]></Node>
<StgValue><ssdm name="P_hat_load_2"/></StgValue>
</operation>

<operation id="685" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:37 %store_ln102 = store i32 %P_hat_load_2, i6 %P_addr_3

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="686" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="6">
<![CDATA[
.split34:38 %P_hat_load_3 = load i6 %P_hat_addr_10

]]></Node>
<StgValue><ssdm name="P_hat_load_3"/></StgValue>
</operation>

<operation id="687" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:39 %store_ln102 = store i32 %P_hat_load_3, i6 %P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="688" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="6">
<![CDATA[
.split34:40 %P_hat_load_4 = load i6 %P_hat_addr_11

]]></Node>
<StgValue><ssdm name="P_hat_load_4"/></StgValue>
</operation>

<operation id="689" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="6">
<![CDATA[
.split34:42 %P_hat_load_5 = load i6 %P_hat_addr_12

]]></Node>
<StgValue><ssdm name="P_hat_load_5"/></StgValue>
</operation>

<operation id="690" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split34:97 %call_ln107 = call void @matMultiply<float, 6, 6, 6>.7, i32 %x, i32 %tmp_mat_1, i32 %A

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>

<operation id="691" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.split34:98 %call_ln108 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_0, i32 %u_1, i32 %u_2, i32 %tmp_mat_2

]]></Node>
<StgValue><ssdm name="call_ln108"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="692" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="6">
<![CDATA[
.split34:40 %P_hat_load_4 = load i6 %P_hat_addr_11

]]></Node>
<StgValue><ssdm name="P_hat_load_4"/></StgValue>
</operation>

<operation id="693" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:41 %store_ln102 = store i32 %P_hat_load_4, i6 %P_addr_5

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="694" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="6">
<![CDATA[
.split34:42 %P_hat_load_5 = load i6 %P_hat_addr_12

]]></Node>
<StgValue><ssdm name="P_hat_load_5"/></StgValue>
</operation>

<operation id="695" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:43 %store_ln102 = store i32 %P_hat_load_5, i6 %P_addr_6

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="696" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="6">
<![CDATA[
.split34:45 %P_hat_load_6 = load i6 %P_hat_addr_13

]]></Node>
<StgValue><ssdm name="P_hat_load_6"/></StgValue>
</operation>

<operation id="697" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
.split34:47 %P_hat_load_8 = load i6 %P_hat_addr_14

]]></Node>
<StgValue><ssdm name="P_hat_load_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="698" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="6">
<![CDATA[
.split34:45 %P_hat_load_6 = load i6 %P_hat_addr_13

]]></Node>
<StgValue><ssdm name="P_hat_load_6"/></StgValue>
</operation>

<operation id="699" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:46 %store_ln102 = store i32 %P_hat_load_6, i6 %P_addr_8

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="700" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
.split34:47 %P_hat_load_8 = load i6 %P_hat_addr_14

]]></Node>
<StgValue><ssdm name="P_hat_load_8"/></StgValue>
</operation>

<operation id="701" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:48 %store_ln102 = store i32 %P_hat_load_8, i6 %P_addr_9

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="702" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
.split34:49 %P_hat_load_9 = load i6 %P_hat_addr_15

]]></Node>
<StgValue><ssdm name="P_hat_load_9"/></StgValue>
</operation>

<operation id="703" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="6">
<![CDATA[
.split34:51 %P_hat_load_10 = load i6 %P_hat_addr_16

]]></Node>
<StgValue><ssdm name="P_hat_load_10"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="704" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
.split34:49 %P_hat_load_9 = load i6 %P_hat_addr_15

]]></Node>
<StgValue><ssdm name="P_hat_load_9"/></StgValue>
</operation>

<operation id="705" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:50 %store_ln102 = store i32 %P_hat_load_9, i6 %P_addr_10

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="706" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="6">
<![CDATA[
.split34:51 %P_hat_load_10 = load i6 %P_hat_addr_16

]]></Node>
<StgValue><ssdm name="P_hat_load_10"/></StgValue>
</operation>

<operation id="707" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:52 %store_ln102 = store i32 %P_hat_load_10, i6 %P_addr_11

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="708" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="6">
<![CDATA[
.split34:53 %P_hat_load_11 = load i6 %P_hat_addr_17

]]></Node>
<StgValue><ssdm name="P_hat_load_11"/></StgValue>
</operation>

<operation id="709" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="6">
<![CDATA[
.split34:55 %P_hat_load_12 = load i6 %P_hat_addr_18

]]></Node>
<StgValue><ssdm name="P_hat_load_12"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="710" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="6">
<![CDATA[
.split34:53 %P_hat_load_11 = load i6 %P_hat_addr_17

]]></Node>
<StgValue><ssdm name="P_hat_load_11"/></StgValue>
</operation>

<operation id="711" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:54 %store_ln102 = store i32 %P_hat_load_11, i6 %P_addr_12

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="712" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="6">
<![CDATA[
.split34:55 %P_hat_load_12 = load i6 %P_hat_addr_18

]]></Node>
<StgValue><ssdm name="P_hat_load_12"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:56 %store_ln102 = store i32 %P_hat_load_12, i6 %P_addr_13

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="6">
<![CDATA[
.split34:58 %P_hat_load_13 = load i6 %P_hat_addr_19

]]></Node>
<StgValue><ssdm name="P_hat_load_13"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="6">
<![CDATA[
.split34:60 %P_hat_load_15 = load i6 %P_hat_addr_20

]]></Node>
<StgValue><ssdm name="P_hat_load_15"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="716" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="6">
<![CDATA[
.split34:58 %P_hat_load_13 = load i6 %P_hat_addr_19

]]></Node>
<StgValue><ssdm name="P_hat_load_13"/></StgValue>
</operation>

<operation id="717" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:59 %store_ln102 = store i32 %P_hat_load_13, i6 %P_addr_15

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="718" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="6">
<![CDATA[
.split34:60 %P_hat_load_15 = load i6 %P_hat_addr_20

]]></Node>
<StgValue><ssdm name="P_hat_load_15"/></StgValue>
</operation>

<operation id="719" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:61 %store_ln102 = store i32 %P_hat_load_15, i6 %P_addr_16

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="720" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="6">
<![CDATA[
.split34:62 %P_hat_load_16 = load i6 %P_hat_addr_21

]]></Node>
<StgValue><ssdm name="P_hat_load_16"/></StgValue>
</operation>

<operation id="721" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="6">
<![CDATA[
.split34:64 %P_hat_load_17 = load i6 %P_hat_addr_22

]]></Node>
<StgValue><ssdm name="P_hat_load_17"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="722" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="6">
<![CDATA[
.split34:62 %P_hat_load_16 = load i6 %P_hat_addr_21

]]></Node>
<StgValue><ssdm name="P_hat_load_16"/></StgValue>
</operation>

<operation id="723" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:63 %store_ln102 = store i32 %P_hat_load_16, i6 %P_addr_17

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="724" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="6">
<![CDATA[
.split34:64 %P_hat_load_17 = load i6 %P_hat_addr_22

]]></Node>
<StgValue><ssdm name="P_hat_load_17"/></StgValue>
</operation>

<operation id="725" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:65 %store_ln102 = store i32 %P_hat_load_17, i6 %P_addr_18

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="726" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="6">
<![CDATA[
.split34:66 %P_hat_load_18 = load i6 %P_hat_addr_23

]]></Node>
<StgValue><ssdm name="P_hat_load_18"/></StgValue>
</operation>

<operation id="727" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6">
<![CDATA[
.split34:68 %P_hat_load_19 = load i6 %P_hat_addr_24

]]></Node>
<StgValue><ssdm name="P_hat_load_19"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="728" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="6">
<![CDATA[
.split34:66 %P_hat_load_18 = load i6 %P_hat_addr_23

]]></Node>
<StgValue><ssdm name="P_hat_load_18"/></StgValue>
</operation>

<operation id="729" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:67 %store_ln102 = store i32 %P_hat_load_18, i6 %P_addr_19

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="730" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6">
<![CDATA[
.split34:68 %P_hat_load_19 = load i6 %P_hat_addr_24

]]></Node>
<StgValue><ssdm name="P_hat_load_19"/></StgValue>
</operation>

<operation id="731" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:69 %store_ln102 = store i32 %P_hat_load_19, i6 %P_addr_20

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="732" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
.split34:71 %P_hat_load_20 = load i6 %P_hat_addr_25

]]></Node>
<StgValue><ssdm name="P_hat_load_20"/></StgValue>
</operation>

<operation id="733" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="6">
<![CDATA[
.split34:73 %P_hat_load_22 = load i6 %P_hat_addr_26

]]></Node>
<StgValue><ssdm name="P_hat_load_22"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="734" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
.split34:71 %P_hat_load_20 = load i6 %P_hat_addr_25

]]></Node>
<StgValue><ssdm name="P_hat_load_20"/></StgValue>
</operation>

<operation id="735" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:72 %store_ln102 = store i32 %P_hat_load_20, i6 %P_addr_22

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="736" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="6">
<![CDATA[
.split34:73 %P_hat_load_22 = load i6 %P_hat_addr_26

]]></Node>
<StgValue><ssdm name="P_hat_load_22"/></StgValue>
</operation>

<operation id="737" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:74 %store_ln102 = store i32 %P_hat_load_22, i6 %P_addr_23

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="738" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="6">
<![CDATA[
.split34:75 %P_hat_load_23 = load i6 %P_hat_addr_27

]]></Node>
<StgValue><ssdm name="P_hat_load_23"/></StgValue>
</operation>

<operation id="739" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="6">
<![CDATA[
.split34:77 %P_hat_load_24 = load i6 %P_hat_addr_28

]]></Node>
<StgValue><ssdm name="P_hat_load_24"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="740" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="6">
<![CDATA[
.split34:75 %P_hat_load_23 = load i6 %P_hat_addr_27

]]></Node>
<StgValue><ssdm name="P_hat_load_23"/></StgValue>
</operation>

<operation id="741" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:76 %store_ln102 = store i32 %P_hat_load_23, i6 %P_addr_24

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="742" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="6">
<![CDATA[
.split34:77 %P_hat_load_24 = load i6 %P_hat_addr_28

]]></Node>
<StgValue><ssdm name="P_hat_load_24"/></StgValue>
</operation>

<operation id="743" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:78 %store_ln102 = store i32 %P_hat_load_24, i6 %P_addr_25

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="744" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="6">
<![CDATA[
.split34:79 %P_hat_load_25 = load i6 %P_hat_addr_29

]]></Node>
<StgValue><ssdm name="P_hat_load_25"/></StgValue>
</operation>

<operation id="745" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="6">
<![CDATA[
.split34:81 %P_hat_load_26 = load i6 %P_hat_addr_30

]]></Node>
<StgValue><ssdm name="P_hat_load_26"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="746" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="6">
<![CDATA[
.split34:79 %P_hat_load_25 = load i6 %P_hat_addr_29

]]></Node>
<StgValue><ssdm name="P_hat_load_25"/></StgValue>
</operation>

<operation id="747" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:80 %store_ln102 = store i32 %P_hat_load_25, i6 %P_addr_26

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="748" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="6">
<![CDATA[
.split34:81 %P_hat_load_26 = load i6 %P_hat_addr_30

]]></Node>
<StgValue><ssdm name="P_hat_load_26"/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:82 %store_ln102 = store i32 %P_hat_load_26, i6 %P_addr_27

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="750" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="6">
<![CDATA[
.split34:84 %P_hat_load_27 = load i6 %P_hat_addr_31

]]></Node>
<StgValue><ssdm name="P_hat_load_27"/></StgValue>
</operation>

<operation id="751" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="6">
<![CDATA[
.split34:86 %P_hat_load_29 = load i6 %P_hat_addr_32

]]></Node>
<StgValue><ssdm name="P_hat_load_29"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="752" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="6">
<![CDATA[
.split34:84 %P_hat_load_27 = load i6 %P_hat_addr_31

]]></Node>
<StgValue><ssdm name="P_hat_load_27"/></StgValue>
</operation>

<operation id="753" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:85 %store_ln102 = store i32 %P_hat_load_27, i6 %P_addr_29

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="754" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="6">
<![CDATA[
.split34:86 %P_hat_load_29 = load i6 %P_hat_addr_32

]]></Node>
<StgValue><ssdm name="P_hat_load_29"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:87 %store_ln102 = store i32 %P_hat_load_29, i6 %P_addr_30

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="756" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="6">
<![CDATA[
.split34:88 %P_hat_load_30 = load i6 %P_hat_addr_33

]]></Node>
<StgValue><ssdm name="P_hat_load_30"/></StgValue>
</operation>

<operation id="757" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="6">
<![CDATA[
.split34:90 %P_hat_load_31 = load i6 %P_hat_addr_34

]]></Node>
<StgValue><ssdm name="P_hat_load_31"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="758" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:13 %indvars_iv_next170 = add i11 %addr_in_ptr, i11 6

]]></Node>
<StgValue><ssdm name="indvars_iv_next170"/></StgValue>
</operation>

<operation id="759" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="11">
<![CDATA[
.split34:14 %zext_ln100 = zext i11 %indvars_iv_next170

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="760" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:15 %din_addr_7 = getelementptr i32 %din_s, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="din_addr_7"/></StgValue>
</operation>

<operation id="761" st_id="45" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
.split34:16 %din_load_6 = load i11 %din_addr_7

]]></Node>
<StgValue><ssdm name="din_load_6"/></StgValue>
</operation>

<operation id="762" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:17 %add_ln100 = add i11 %addr_in_ptr, i11 7

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="763" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="11">
<![CDATA[
.split34:18 %zext_ln100_1 = zext i11 %add_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="764" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:19 %din_addr_8 = getelementptr i32 %din_s, i64 0, i64 %zext_ln100_1

]]></Node>
<StgValue><ssdm name="din_addr_8"/></StgValue>
</operation>

<operation id="765" st_id="45" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="11">
<![CDATA[
.split34:20 %din_load_7 = load i11 %din_addr_8

]]></Node>
<StgValue><ssdm name="din_load_7"/></StgValue>
</operation>

<operation id="766" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:21 %add_ln100_1 = add i11 %addr_in_ptr, i11 8

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="767" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="11">
<![CDATA[
.split34:22 %zext_ln100_2 = zext i11 %add_ln100_1

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="768" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:23 %din_addr_9 = getelementptr i32 %din_s, i64 0, i64 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="din_addr_9"/></StgValue>
</operation>

<operation id="769" st_id="45" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="11">
<![CDATA[
.split34:24 %din_load_8 = load i11 %din_addr_9

]]></Node>
<StgValue><ssdm name="din_load_8"/></StgValue>
</operation>

<operation id="770" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="6">
<![CDATA[
.split34:88 %P_hat_load_30 = load i6 %P_hat_addr_33

]]></Node>
<StgValue><ssdm name="P_hat_load_30"/></StgValue>
</operation>

<operation id="771" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:89 %store_ln102 = store i32 %P_hat_load_30, i6 %P_addr_31

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="772" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="6">
<![CDATA[
.split34:90 %P_hat_load_31 = load i6 %P_hat_addr_34

]]></Node>
<StgValue><ssdm name="P_hat_load_31"/></StgValue>
</operation>

<operation id="773" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:91 %store_ln102 = store i32 %P_hat_load_31, i6 %P_addr_32

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="774" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
.split34:92 %P_hat_load_32 = load i6 %P_hat_addr_35

]]></Node>
<StgValue><ssdm name="P_hat_load_32"/></StgValue>
</operation>

<operation id="775" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="6">
<![CDATA[
.split34:94 %P_hat_load_33 = load i6 %P_hat_addr_36

]]></Node>
<StgValue><ssdm name="P_hat_load_33"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="776" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="777" st_id="46" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
.split34:16 %din_load_6 = load i11 %din_addr_7

]]></Node>
<StgValue><ssdm name="din_load_6"/></StgValue>
</operation>

<operation id="778" st_id="46" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="11">
<![CDATA[
.split34:20 %din_load_7 = load i11 %din_addr_8

]]></Node>
<StgValue><ssdm name="din_load_7"/></StgValue>
</operation>

<operation id="779" st_id="46" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="11">
<![CDATA[
.split34:24 %din_load_8 = load i11 %din_addr_9

]]></Node>
<StgValue><ssdm name="din_load_8"/></StgValue>
</operation>

<operation id="780" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
.split34:92 %P_hat_load_32 = load i6 %P_hat_addr_35

]]></Node>
<StgValue><ssdm name="P_hat_load_32"/></StgValue>
</operation>

<operation id="781" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:93 %store_ln102 = store i32 %P_hat_load_32, i6 %P_addr_33

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="782" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="6">
<![CDATA[
.split34:94 %P_hat_load_33 = load i6 %P_hat_addr_36

]]></Node>
<StgValue><ssdm name="P_hat_load_33"/></StgValue>
</operation>

<operation id="783" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split34:95 %store_ln102 = store i32 %P_hat_load_33, i6 %P_addr_34

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="784" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
.split34:99 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="785" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i3 %add_ln41, void %._crit_edge.loopexit.i, i3 0, void %.split34

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="786" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln41 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="787" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln41 = icmp_eq  i3 %i_4, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="788" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="789" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln41 = br i1 %icmp_ln41, void %.split2.i, void %matAdd<float, 6, 6>.3.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="790" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="791" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
.split2.i:1 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="792" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
matAdd<float, 6, 6>.3.exit:0 %call_ln111 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="793" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:1 %store_ln88 = store i32 1, i6 %tmp_mat_2_addr

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="794" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:2 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="795" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %j = phi i1 1, void %.split.i, i1 0, void %.split2.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="796" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="1">
<![CDATA[
:1 %zext_ln44 = zext i1 %j

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="797" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="798" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln44 = br i1 %j, void %.split.i, void %._crit_edge.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="799" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split.i:1 %add_ln48 = add i3 %zext_ln44, i3 %i_4

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="800" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="3">
<![CDATA[
.split.i:2 %zext_ln48 = zext i3 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="801" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %tmp_mat_1_addr_36 = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="tmp_mat_1_addr_36"/></StgValue>
</operation>

<operation id="802" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
.split.i:4 %tmp_mat_1_load = load i6 %tmp_mat_1_addr_36

]]></Node>
<StgValue><ssdm name="tmp_mat_1_load"/></StgValue>
</operation>

<operation id="803" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:5 %tmp_mat_2_addr_36 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_36"/></StgValue>
</operation>

<operation id="804" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="6">
<![CDATA[
.split.i:6 %tmp_mat_2_load_36 = load i6 %tmp_mat_2_addr_36

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_36"/></StgValue>
</operation>

<operation id="805" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="806" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
.split.i:4 %tmp_mat_1_load = load i6 %tmp_mat_1_addr_36

]]></Node>
<StgValue><ssdm name="tmp_mat_1_load"/></StgValue>
</operation>

<operation id="807" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="6">
<![CDATA[
.split.i:6 %tmp_mat_2_load_36 = load i6 %tmp_mat_2_addr_36

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_36"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="808" st_id="50" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="809" st_id="51" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="810" st_id="52" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="811" st_id="53" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="812" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="813" st_id="54" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:7 %add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load_36

]]></Node>
<StgValue><ssdm name="add8_i"/></StgValue>
</operation>

<operation id="814" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:8 %x_minus_addr_6 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="x_minus_addr_6"/></StgValue>
</operation>

<operation id="815" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split.i:9 %store_ln48 = store i32 %add8_i, i3 %x_minus_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="816" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
.split.i:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="817" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
matAdd<float, 6, 6>.3.exit:0 %call_ln111 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="818" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:3 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="819" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:4 %store_ln88 = store i32 0.1, i6 %tmp_mat_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="820" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:5 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="821" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:6 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="822" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:7 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="823" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:8 %store_ln88 = store i32 1, i6 %tmp_mat_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="824" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:9 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="825" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:10 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="826" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:11 %store_ln88 = store i32 0.1, i6 %tmp_mat_2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="827" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:12 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_11

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="828" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:13 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_12

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="829" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:14 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="830" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:15 %store_ln88 = store i32 1, i6 %tmp_mat_2_addr_14

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="831" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:16 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="832" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:17 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_16

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="833" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:18 %store_ln88 = store i32 0.1, i6 %tmp_mat_2_addr_17

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="834" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:19 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_18

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="835" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:20 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_19

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="836" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:21 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_20

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="837" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:22 %store_ln88 = store i32 1, i6 %tmp_mat_2_addr_21

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="838" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:23 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_22

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="839" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:24 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_23

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="840" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:25 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_24

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="841" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:26 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_25

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="842" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:27 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_26

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="843" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:28 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_27

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="844" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:29 %store_ln88 = store i32 1, i6 %tmp_mat_2_addr_28

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="845" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:30 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_29

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="846" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:31 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_30

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="847" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:32 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_31

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="848" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:33 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_32

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="849" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:34 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_33

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="850" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:35 %store_ln88 = store i32 0, i6 %tmp_mat_2_addr_34

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="851" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.3.exit:36 %store_ln88 = store i32 1, i6 %tmp_mat_2_addr_35

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="852" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
matAdd<float, 6, 6>.3.exit:37 %call_ln113 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="853" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
matAdd<float, 6, 6>.3.exit:37 %call_ln113 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>

<operation id="854" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
matAdd<float, 6, 6>.3.exit:38 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="855" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_5 = phi i3 %add_ln41_1, void %._crit_edge.loopexit.i82, i3 0, void %matAdd<float, 6, 6>.3.exit

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="856" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln41_1 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="857" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln41_1 = icmp_eq  i3 %i_5, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="858" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="859" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln41 = br i1 %icmp_ln41_1, void %.split2.i69, void %matAdd<float, 6, 6>.2.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="860" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i69:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="861" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split2.i69:1 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_5, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="862" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split2.i69:2 %p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_5, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="863" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="4">
<![CDATA[
.split2.i69:3 %p_shl115_cast = zext i4 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl115_cast"/></StgValue>
</operation>

<operation id="864" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2.i69:4 %empty_48 = sub i6 %p_shl, i6 %p_shl115_cast

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="865" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
.split2.i69:5 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="866" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:0 %x_minus_load = load i3 %x_minus_addr

]]></Node>
<StgValue><ssdm name="x_minus_load"/></StgValue>
</operation>

<operation id="867" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:2 %x_minus_load_1 = load i3 %x_minus_addr_1

]]></Node>
<StgValue><ssdm name="x_minus_load_1"/></StgValue>
</operation>

<operation id="868" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:12 %P_minus_load = load i6 %P_minus_addr

]]></Node>
<StgValue><ssdm name="P_minus_load"/></StgValue>
</operation>

<operation id="869" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:14 %P_minus_load_1 = load i6 %P_minus_addr_1

]]></Node>
<StgValue><ssdm name="P_minus_load_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="870" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %j_1 = phi i3 %add_ln44, void %.split.i80, i3 0, void %.split2.i69

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="871" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln44 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="872" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="3">
<![CDATA[
:2 %zext_ln44_1 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="873" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln44 = icmp_eq  i3 %j_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="874" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="875" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln44 = br i1 %icmp_ln44, void %.split.i80, void %._crit_edge.loopexit.i82

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="876" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i80:1 %add_ln48_1 = add i6 %zext_ln44_1, i6 %empty_48

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="877" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="6">
<![CDATA[
.split.i80:2 %zext_ln48_1 = zext i6 %add_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="878" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i80:3 %tmp_mat_3_addr_3 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="tmp_mat_3_addr_3"/></StgValue>
</operation>

<operation id="879" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="6">
<![CDATA[
.split.i80:4 %tmp_mat_3_load_3 = load i6 %tmp_mat_3_addr_3

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_3"/></StgValue>
</operation>

<operation id="880" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i80:5 %Q_addr_36 = getelementptr i32 %Q, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="Q_addr_36"/></StgValue>
</operation>

<operation id="881" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="6">
<![CDATA[
.split.i80:6 %Q_load = load i6 %Q_addr_36

]]></Node>
<StgValue><ssdm name="Q_load"/></StgValue>
</operation>

<operation id="882" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i82:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="883" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="6">
<![CDATA[
.split.i80:4 %tmp_mat_3_load_3 = load i6 %tmp_mat_3_addr_3

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_3"/></StgValue>
</operation>

<operation id="884" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="6">
<![CDATA[
.split.i80:6 %Q_load = load i6 %Q_addr_36

]]></Node>
<StgValue><ssdm name="Q_load"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="885" st_id="77" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i80:7 %add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="886" st_id="78" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i80:7 %add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="887" st_id="79" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i80:7 %add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="888" st_id="80" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i80:7 %add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="889" st_id="81" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i80:7 %add8_i1 = fadd i32 %tmp_mat_3_load_3, i32 %Q_load

]]></Node>
<StgValue><ssdm name="add8_i1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="890" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i80:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="891" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i80:8 %P_minus_addr_36 = getelementptr i32 %P_minus, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="P_minus_addr_36"/></StgValue>
</operation>

<operation id="892" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split.i80:9 %store_ln48 = store i32 %add8_i1, i6 %P_minus_addr_36

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="893" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
.split.i80:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="894" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:0 %x_minus_load = load i3 %x_minus_addr

]]></Node>
<StgValue><ssdm name="x_minus_load"/></StgValue>
</operation>

<operation id="895" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:1 %store_ln116 = store i32 %x_minus_load, i3 %x_plus_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="896" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:2 %x_minus_load_1 = load i3 %x_minus_addr_1

]]></Node>
<StgValue><ssdm name="x_minus_load_1"/></StgValue>
</operation>

<operation id="897" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:3 %store_ln116 = store i32 %x_minus_load_1, i3 %x_plus_addr_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="898" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:4 %x_minus_load_2 = load i3 %x_minus_addr_2

]]></Node>
<StgValue><ssdm name="x_minus_load_2"/></StgValue>
</operation>

<operation id="899" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:6 %x_minus_load_3 = load i3 %x_minus_addr_3

]]></Node>
<StgValue><ssdm name="x_minus_load_3"/></StgValue>
</operation>

<operation id="900" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:12 %P_minus_load = load i6 %P_minus_addr

]]></Node>
<StgValue><ssdm name="P_minus_load"/></StgValue>
</operation>

<operation id="901" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:13 %store_ln117 = store i32 %P_minus_load, i6 %P_plus_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="902" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:14 %P_minus_load_1 = load i6 %P_minus_addr_1

]]></Node>
<StgValue><ssdm name="P_minus_load_1"/></StgValue>
</operation>

<operation id="903" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:15 %store_ln117 = store i32 %P_minus_load_1, i6 %P_plus_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="904" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:16 %P_minus_load_2 = load i6 %P_minus_addr_2

]]></Node>
<StgValue><ssdm name="P_minus_load_2"/></StgValue>
</operation>

<operation id="905" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:18 %P_minus_load_3 = load i6 %P_minus_addr_3

]]></Node>
<StgValue><ssdm name="P_minus_load_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="906" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:4 %x_minus_load_2 = load i3 %x_minus_addr_2

]]></Node>
<StgValue><ssdm name="x_minus_load_2"/></StgValue>
</operation>

<operation id="907" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:5 %store_ln116 = store i32 %x_minus_load_2, i3 %x_plus_addr_2

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="908" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:6 %x_minus_load_3 = load i3 %x_minus_addr_3

]]></Node>
<StgValue><ssdm name="x_minus_load_3"/></StgValue>
</operation>

<operation id="909" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:7 %store_ln116 = store i32 %x_minus_load_3, i3 %x_plus_addr_3

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="910" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:8 %x_minus_load_4 = load i3 %x_minus_addr_4

]]></Node>
<StgValue><ssdm name="x_minus_load_4"/></StgValue>
</operation>

<operation id="911" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:10 %x_minus_load_5 = load i3 %x_minus_addr_5

]]></Node>
<StgValue><ssdm name="x_minus_load_5"/></StgValue>
</operation>

<operation id="912" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:16 %P_minus_load_2 = load i6 %P_minus_addr_2

]]></Node>
<StgValue><ssdm name="P_minus_load_2"/></StgValue>
</operation>

<operation id="913" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:17 %store_ln117 = store i32 %P_minus_load_2, i6 %P_plus_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="914" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:18 %P_minus_load_3 = load i6 %P_minus_addr_3

]]></Node>
<StgValue><ssdm name="P_minus_load_3"/></StgValue>
</operation>

<operation id="915" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:19 %store_ln117 = store i32 %P_minus_load_3, i6 %P_plus_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="916" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:20 %P_minus_load_4 = load i6 %P_minus_addr_4

]]></Node>
<StgValue><ssdm name="P_minus_load_4"/></StgValue>
</operation>

<operation id="917" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:22 %P_minus_load_5 = load i6 %P_minus_addr_5

]]></Node>
<StgValue><ssdm name="P_minus_load_5"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="918" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:8 %x_minus_load_4 = load i3 %x_minus_addr_4

]]></Node>
<StgValue><ssdm name="x_minus_load_4"/></StgValue>
</operation>

<operation id="919" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:9 %store_ln116 = store i32 %x_minus_load_4, i3 %x_plus_addr_4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="920" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:10 %x_minus_load_5 = load i3 %x_minus_addr_5

]]></Node>
<StgValue><ssdm name="x_minus_load_5"/></StgValue>
</operation>

<operation id="921" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.2.exit:11 %store_ln116 = store i32 %x_minus_load_5, i3 %x_plus_addr_5

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="922" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:20 %P_minus_load_4 = load i6 %P_minus_addr_4

]]></Node>
<StgValue><ssdm name="P_minus_load_4"/></StgValue>
</operation>

<operation id="923" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:21 %store_ln117 = store i32 %P_minus_load_4, i6 %P_plus_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="924" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:22 %P_minus_load_5 = load i6 %P_minus_addr_5

]]></Node>
<StgValue><ssdm name="P_minus_load_5"/></StgValue>
</operation>

<operation id="925" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:23 %store_ln117 = store i32 %P_minus_load_5, i6 %P_plus_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="926" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:24 %P_minus_load_6 = load i6 %P_minus_addr_6

]]></Node>
<StgValue><ssdm name="P_minus_load_6"/></StgValue>
</operation>

<operation id="927" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:26 %P_minus_load_7 = load i6 %P_minus_addr_7

]]></Node>
<StgValue><ssdm name="P_minus_load_7"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="928" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:24 %P_minus_load_6 = load i6 %P_minus_addr_6

]]></Node>
<StgValue><ssdm name="P_minus_load_6"/></StgValue>
</operation>

<operation id="929" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:25 %store_ln117 = store i32 %P_minus_load_6, i6 %P_plus_addr_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="930" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:26 %P_minus_load_7 = load i6 %P_minus_addr_7

]]></Node>
<StgValue><ssdm name="P_minus_load_7"/></StgValue>
</operation>

<operation id="931" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:27 %store_ln117 = store i32 %P_minus_load_7, i6 %P_plus_addr_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="932" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:28 %P_minus_load_8 = load i6 %P_minus_addr_8

]]></Node>
<StgValue><ssdm name="P_minus_load_8"/></StgValue>
</operation>

<operation id="933" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:30 %P_minus_load_9 = load i6 %P_minus_addr_9

]]></Node>
<StgValue><ssdm name="P_minus_load_9"/></StgValue>
</operation>

<operation id="934" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:84 %call_ln128 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln128"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="935" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:28 %P_minus_load_8 = load i6 %P_minus_addr_8

]]></Node>
<StgValue><ssdm name="P_minus_load_8"/></StgValue>
</operation>

<operation id="936" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:29 %store_ln117 = store i32 %P_minus_load_8, i6 %P_plus_addr_8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="937" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:30 %P_minus_load_9 = load i6 %P_minus_addr_9

]]></Node>
<StgValue><ssdm name="P_minus_load_9"/></StgValue>
</operation>

<operation id="938" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:31 %store_ln117 = store i32 %P_minus_load_9, i6 %P_plus_addr_9

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="939" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:32 %P_minus_load_10 = load i6 %P_minus_addr_10

]]></Node>
<StgValue><ssdm name="P_minus_load_10"/></StgValue>
</operation>

<operation id="940" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:34 %P_minus_load_11 = load i6 %P_minus_addr_11

]]></Node>
<StgValue><ssdm name="P_minus_load_11"/></StgValue>
</operation>

<operation id="941" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:84 %call_ln128 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln128"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="942" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:32 %P_minus_load_10 = load i6 %P_minus_addr_10

]]></Node>
<StgValue><ssdm name="P_minus_load_10"/></StgValue>
</operation>

<operation id="943" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:33 %store_ln117 = store i32 %P_minus_load_10, i6 %P_plus_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="944" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:34 %P_minus_load_11 = load i6 %P_minus_addr_11

]]></Node>
<StgValue><ssdm name="P_minus_load_11"/></StgValue>
</operation>

<operation id="945" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:35 %store_ln117 = store i32 %P_minus_load_11, i6 %P_plus_addr_11

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="946" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:36 %P_minus_load_12 = load i6 %P_minus_addr_12

]]></Node>
<StgValue><ssdm name="P_minus_load_12"/></StgValue>
</operation>

<operation id="947" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:38 %P_minus_load_13 = load i6 %P_minus_addr_13

]]></Node>
<StgValue><ssdm name="P_minus_load_13"/></StgValue>
</operation>

<operation id="948" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:85 %tmp_mat_3_load = load i6 %tmp_mat_3_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load"/></StgValue>
</operation>

<operation id="949" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:87 %tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="950" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:36 %P_minus_load_12 = load i6 %P_minus_addr_12

]]></Node>
<StgValue><ssdm name="P_minus_load_12"/></StgValue>
</operation>

<operation id="951" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:37 %store_ln117 = store i32 %P_minus_load_12, i6 %P_plus_addr_12

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="952" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:38 %P_minus_load_13 = load i6 %P_minus_addr_13

]]></Node>
<StgValue><ssdm name="P_minus_load_13"/></StgValue>
</operation>

<operation id="953" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:39 %store_ln117 = store i32 %P_minus_load_13, i6 %P_plus_addr_13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="954" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:40 %P_minus_load_14 = load i6 %P_minus_addr_14

]]></Node>
<StgValue><ssdm name="P_minus_load_14"/></StgValue>
</operation>

<operation id="955" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:42 %P_minus_load_15 = load i6 %P_minus_addr_15

]]></Node>
<StgValue><ssdm name="P_minus_load_15"/></StgValue>
</operation>

<operation id="956" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:85 %tmp_mat_3_load = load i6 %tmp_mat_3_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load"/></StgValue>
</operation>

<operation id="957" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:87 %tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_1"/></StgValue>
</operation>

<operation id="958" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:89 %tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="959" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:40 %P_minus_load_14 = load i6 %P_minus_addr_14

]]></Node>
<StgValue><ssdm name="P_minus_load_14"/></StgValue>
</operation>

<operation id="960" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:41 %store_ln117 = store i32 %P_minus_load_14, i6 %P_plus_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="961" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:42 %P_minus_load_15 = load i6 %P_minus_addr_15

]]></Node>
<StgValue><ssdm name="P_minus_load_15"/></StgValue>
</operation>

<operation id="962" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:43 %store_ln117 = store i32 %P_minus_load_15, i6 %P_plus_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="963" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:44 %P_minus_load_16 = load i6 %P_minus_addr_16

]]></Node>
<StgValue><ssdm name="P_minus_load_16"/></StgValue>
</operation>

<operation id="964" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:46 %P_minus_load_17 = load i6 %P_minus_addr_17

]]></Node>
<StgValue><ssdm name="P_minus_load_17"/></StgValue>
</operation>

<operation id="965" st_id="90" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:86 %y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>

<operation id="966" st_id="90" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:88 %y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_1"/></StgValue>
</operation>

<operation id="967" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:89 %tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="968" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:44 %P_minus_load_16 = load i6 %P_minus_addr_16

]]></Node>
<StgValue><ssdm name="P_minus_load_16"/></StgValue>
</operation>

<operation id="969" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:45 %store_ln117 = store i32 %P_minus_load_16, i6 %P_plus_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="970" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:46 %P_minus_load_17 = load i6 %P_minus_addr_17

]]></Node>
<StgValue><ssdm name="P_minus_load_17"/></StgValue>
</operation>

<operation id="971" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:47 %store_ln117 = store i32 %P_minus_load_17, i6 %P_plus_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="972" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:48 %P_minus_load_18 = load i6 %P_minus_addr_18

]]></Node>
<StgValue><ssdm name="P_minus_load_18"/></StgValue>
</operation>

<operation id="973" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:50 %P_minus_load_19 = load i6 %P_minus_addr_19

]]></Node>
<StgValue><ssdm name="P_minus_load_19"/></StgValue>
</operation>

<operation id="974" st_id="91" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:86 %y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>

<operation id="975" st_id="91" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:88 %y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_1"/></StgValue>
</operation>

<operation id="976" st_id="91" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:90 %y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="y_bar_2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="977" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:48 %P_minus_load_18 = load i6 %P_minus_addr_18

]]></Node>
<StgValue><ssdm name="P_minus_load_18"/></StgValue>
</operation>

<operation id="978" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:49 %store_ln117 = store i32 %P_minus_load_18, i6 %P_plus_addr_18

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="979" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:50 %P_minus_load_19 = load i6 %P_minus_addr_19

]]></Node>
<StgValue><ssdm name="P_minus_load_19"/></StgValue>
</operation>

<operation id="980" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:51 %store_ln117 = store i32 %P_minus_load_19, i6 %P_plus_addr_19

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="981" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:52 %P_minus_load_20 = load i6 %P_minus_addr_20

]]></Node>
<StgValue><ssdm name="P_minus_load_20"/></StgValue>
</operation>

<operation id="982" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:54 %P_minus_load_21 = load i6 %P_minus_addr_21

]]></Node>
<StgValue><ssdm name="P_minus_load_21"/></StgValue>
</operation>

<operation id="983" st_id="92" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:86 %y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>

<operation id="984" st_id="92" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:88 %y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_1"/></StgValue>
</operation>

<operation id="985" st_id="92" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:90 %y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="y_bar_2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="986" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:52 %P_minus_load_20 = load i6 %P_minus_addr_20

]]></Node>
<StgValue><ssdm name="P_minus_load_20"/></StgValue>
</operation>

<operation id="987" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:53 %store_ln117 = store i32 %P_minus_load_20, i6 %P_plus_addr_20

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="988" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:54 %P_minus_load_21 = load i6 %P_minus_addr_21

]]></Node>
<StgValue><ssdm name="P_minus_load_21"/></StgValue>
</operation>

<operation id="989" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:55 %store_ln117 = store i32 %P_minus_load_21, i6 %P_plus_addr_21

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="990" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:56 %P_minus_load_22 = load i6 %P_minus_addr_22

]]></Node>
<StgValue><ssdm name="P_minus_load_22"/></StgValue>
</operation>

<operation id="991" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:58 %P_minus_load_23 = load i6 %P_minus_addr_23

]]></Node>
<StgValue><ssdm name="P_minus_load_23"/></StgValue>
</operation>

<operation id="992" st_id="93" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:86 %y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>

<operation id="993" st_id="93" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:88 %y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_1"/></StgValue>
</operation>

<operation id="994" st_id="93" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:90 %y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="y_bar_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="995" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:56 %P_minus_load_22 = load i6 %P_minus_addr_22

]]></Node>
<StgValue><ssdm name="P_minus_load_22"/></StgValue>
</operation>

<operation id="996" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:57 %store_ln117 = store i32 %P_minus_load_22, i6 %P_plus_addr_22

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="997" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:58 %P_minus_load_23 = load i6 %P_minus_addr_23

]]></Node>
<StgValue><ssdm name="P_minus_load_23"/></StgValue>
</operation>

<operation id="998" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:59 %store_ln117 = store i32 %P_minus_load_23, i6 %P_plus_addr_23

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="999" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:60 %P_minus_load_24 = load i6 %P_minus_addr_24

]]></Node>
<StgValue><ssdm name="P_minus_load_24"/></StgValue>
</operation>

<operation id="1000" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:62 %P_minus_load_25 = load i6 %P_minus_addr_25

]]></Node>
<StgValue><ssdm name="P_minus_load_25"/></StgValue>
</operation>

<operation id="1001" st_id="94" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:86 %y_bar_0 = fsub i32 %din_load_6, i32 %tmp_mat_3_load

]]></Node>
<StgValue><ssdm name="y_bar_0"/></StgValue>
</operation>

<operation id="1002" st_id="94" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:88 %y_bar_1 = fsub i32 %din_load_7, i32 %tmp_mat_3_load_1

]]></Node>
<StgValue><ssdm name="y_bar_1"/></StgValue>
</operation>

<operation id="1003" st_id="94" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:90 %y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="y_bar_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1004" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:60 %P_minus_load_24 = load i6 %P_minus_addr_24

]]></Node>
<StgValue><ssdm name="P_minus_load_24"/></StgValue>
</operation>

<operation id="1005" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:61 %store_ln117 = store i32 %P_minus_load_24, i6 %P_plus_addr_24

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1006" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:62 %P_minus_load_25 = load i6 %P_minus_addr_25

]]></Node>
<StgValue><ssdm name="P_minus_load_25"/></StgValue>
</operation>

<operation id="1007" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:63 %store_ln117 = store i32 %P_minus_load_25, i6 %P_plus_addr_25

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1008" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:64 %P_minus_load_26 = load i6 %P_minus_addr_26

]]></Node>
<StgValue><ssdm name="P_minus_load_26"/></StgValue>
</operation>

<operation id="1009" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:66 %P_minus_load_27 = load i6 %P_minus_addr_27

]]></Node>
<StgValue><ssdm name="P_minus_load_27"/></StgValue>
</operation>

<operation id="1010" st_id="95" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.2.exit:90 %y_bar_2 = fsub i32 %din_load_8, i32 %tmp_mat_3_load_2

]]></Node>
<StgValue><ssdm name="y_bar_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1011" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:64 %P_minus_load_26 = load i6 %P_minus_addr_26

]]></Node>
<StgValue><ssdm name="P_minus_load_26"/></StgValue>
</operation>

<operation id="1012" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:65 %store_ln117 = store i32 %P_minus_load_26, i6 %P_plus_addr_26

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1013" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:66 %P_minus_load_27 = load i6 %P_minus_addr_27

]]></Node>
<StgValue><ssdm name="P_minus_load_27"/></StgValue>
</operation>

<operation id="1014" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:67 %store_ln117 = store i32 %P_minus_load_27, i6 %P_plus_addr_27

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1015" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:68 %P_minus_load_28 = load i6 %P_minus_addr_28

]]></Node>
<StgValue><ssdm name="P_minus_load_28"/></StgValue>
</operation>

<operation id="1016" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:70 %P_minus_load_29 = load i6 %P_minus_addr_29

]]></Node>
<StgValue><ssdm name="P_minus_load_29"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1017" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:68 %P_minus_load_28 = load i6 %P_minus_addr_28

]]></Node>
<StgValue><ssdm name="P_minus_load_28"/></StgValue>
</operation>

<operation id="1018" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:69 %store_ln117 = store i32 %P_minus_load_28, i6 %P_plus_addr_28

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1019" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:70 %P_minus_load_29 = load i6 %P_minus_addr_29

]]></Node>
<StgValue><ssdm name="P_minus_load_29"/></StgValue>
</operation>

<operation id="1020" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:71 %store_ln117 = store i32 %P_minus_load_29, i6 %P_plus_addr_29

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1021" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:72 %P_minus_load_30 = load i6 %P_minus_addr_30

]]></Node>
<StgValue><ssdm name="P_minus_load_30"/></StgValue>
</operation>

<operation id="1022" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:74 %P_minus_load_31 = load i6 %P_minus_addr_31

]]></Node>
<StgValue><ssdm name="P_minus_load_31"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1023" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:72 %P_minus_load_30 = load i6 %P_minus_addr_30

]]></Node>
<StgValue><ssdm name="P_minus_load_30"/></StgValue>
</operation>

<operation id="1024" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:73 %store_ln117 = store i32 %P_minus_load_30, i6 %P_plus_addr_30

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1025" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:74 %P_minus_load_31 = load i6 %P_minus_addr_31

]]></Node>
<StgValue><ssdm name="P_minus_load_31"/></StgValue>
</operation>

<operation id="1026" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:75 %store_ln117 = store i32 %P_minus_load_31, i6 %P_plus_addr_31

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1027" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:76 %P_minus_load_32 = load i6 %P_minus_addr_32

]]></Node>
<StgValue><ssdm name="P_minus_load_32"/></StgValue>
</operation>

<operation id="1028" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:78 %P_minus_load_33 = load i6 %P_minus_addr_33

]]></Node>
<StgValue><ssdm name="P_minus_load_33"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1029" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:76 %P_minus_load_32 = load i6 %P_minus_addr_32

]]></Node>
<StgValue><ssdm name="P_minus_load_32"/></StgValue>
</operation>

<operation id="1030" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:77 %store_ln117 = store i32 %P_minus_load_32, i6 %P_plus_addr_32

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1031" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:78 %P_minus_load_33 = load i6 %P_minus_addr_33

]]></Node>
<StgValue><ssdm name="P_minus_load_33"/></StgValue>
</operation>

<operation id="1032" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:79 %store_ln117 = store i32 %P_minus_load_33, i6 %P_plus_addr_33

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1033" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:80 %P_minus_load_34 = load i6 %P_minus_addr_34

]]></Node>
<StgValue><ssdm name="P_minus_load_34"/></StgValue>
</operation>

<operation id="1034" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:82 %P_minus_load_35 = load i6 %P_minus_addr_35

]]></Node>
<StgValue><ssdm name="P_minus_load_35"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1035" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:80 %P_minus_load_34 = load i6 %P_minus_addr_34

]]></Node>
<StgValue><ssdm name="P_minus_load_34"/></StgValue>
</operation>

<operation id="1036" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:81 %store_ln117 = store i32 %P_minus_load_34, i6 %P_plus_addr_34

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1037" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:82 %P_minus_load_35 = load i6 %P_minus_addr_35

]]></Node>
<StgValue><ssdm name="P_minus_load_35"/></StgValue>
</operation>

<operation id="1038" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.2.exit:83 %store_ln117 = store i32 %P_minus_load_35, i6 %P_plus_addr_35

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1039" st_id="101" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:91 %call_ln131 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln131"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1040" st_id="102" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:91 %call_ln131 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln131"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1041" st_id="103" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:92 %call_ln132 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T

]]></Node>
<StgValue><ssdm name="call_ln132"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1042" st_id="104" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:92 %call_ln132 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T

]]></Node>
<StgValue><ssdm name="call_ln132"/></StgValue>
</operation>

<operation id="1043" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
matAdd<float, 6, 6>.2.exit:93 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1044" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i2 %add_ln41_2, void %._crit_edge.loopexit.i98, i2 0, void %matAdd<float, 6, 6>.2.exit

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="1045" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln41_2 = add i2 %i_6, i2 1

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="1046" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="5" op_0_bw="2">
<![CDATA[
:2 %zext_ln41 = zext i2 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="1047" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln41_2 = icmp_eq  i2 %i_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="1048" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1049" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln41 = br i1 %icmp_ln41_2, void %.split2.i85, void %matAdd<float, 6, 6>.1.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1050" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i85:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1051" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2.i85:1 %p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_6, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="1052" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="5" op_0_bw="4">
<![CDATA[
.split2.i85:2 %p_shl116_cast = zext i4 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl116_cast"/></StgValue>
</operation>

<operation id="1053" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2.i85:3 %empty_49 = sub i5 %p_shl116_cast, i5 %zext_ln41

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1054" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
.split2.i85:4 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="1055" st_id="105" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:0 %mat_out_assign_2_load = load i4 %mat_out_assign_2_addr_1

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_load"/></StgValue>
</operation>

<operation id="1056" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:3 %store_ln110 = store i32 0, i4 %S_inv_addr_1

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1057" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:4 %store_ln110 = store i32 0, i4 %S_inv_addr_3

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1058" st_id="105" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:5 %mat_out_assign_2_load_1 = load i4 %mat_out_assign_2_addr_2

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_load_1"/></StgValue>
</operation>

<operation id="1059" st_id="105" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:15 %call_ln136 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1060" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_2 = phi i2 %add_ln44_1, void %.split.i96, i2 0, void %.split2.i85

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1061" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln44_1 = add i2 %j_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="1062" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="5" op_0_bw="2">
<![CDATA[
:2 %zext_ln44_2 = zext i2 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="1063" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln44_1 = icmp_eq  i2 %j_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln44_1"/></StgValue>
</operation>

<operation id="1064" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln44 = br i1 %icmp_ln44_1, void %.split.i96, void %._crit_edge.loopexit.i98

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="1066" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split.i96:1 %add_ln48_2 = add i5 %zext_ln44_2, i5 %empty_49

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="1067" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="5">
<![CDATA[
.split.i96:2 %sext_ln48 = sext i5 %add_ln48_2

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="1068" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i96:3 %tmp_mat_2_addr_37 = getelementptr i32 %tmp_mat_2, i64 0, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="tmp_mat_2_addr_37"/></StgValue>
</operation>

<operation id="1069" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="6">
<![CDATA[
.split.i96:4 %tmp_mat_2_load_37 = load i6 %tmp_mat_2_addr_37

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_37"/></StgValue>
</operation>

<operation id="1070" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i98:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1071" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="6">
<![CDATA[
.split.i96:4 %tmp_mat_2_load_37 = load i6 %tmp_mat_2_addr_37

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_37"/></StgValue>
</operation>

<operation id="1072" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i96:5 %R_addr_9 = getelementptr i32 %R, i64 0, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="R_addr_9"/></StgValue>
</operation>

<operation id="1073" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="4">
<![CDATA[
.split.i96:6 %R_load = load i4 %R_addr_9

]]></Node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1074" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="4">
<![CDATA[
.split.i96:6 %R_load = load i4 %R_addr_9

]]></Node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>

<operation id="1075" st_id="108" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i96:7 %add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1076" st_id="109" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i96:7 %add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1077" st_id="110" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i96:7 %add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1078" st_id="111" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i96:7 %add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1079" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i96:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="1080" st_id="112" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i96:7 %add8_i2 = fadd i32 %tmp_mat_2_load_37, i32 %R_load

]]></Node>
<StgValue><ssdm name="add8_i2"/></StgValue>
</operation>

<operation id="1081" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i96:8 %mat_out_assign_2_addr = getelementptr i32 %mat_out_assign_2, i64 0, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_addr"/></StgValue>
</operation>

<operation id="1082" st_id="112" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split.i96:9 %store_ln48 = store i32 %add8_i2, i4 %mat_out_assign_2_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="1083" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
.split.i96:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1084" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:0 %mat_out_assign_2_load = load i4 %mat_out_assign_2_addr_1

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_load"/></StgValue>
</operation>

<operation id="1085" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:5 %mat_out_assign_2_load_1 = load i4 %mat_out_assign_2_addr_2

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_load_1"/></StgValue>
</operation>

<operation id="1086" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:7 %store_ln110 = store i32 0, i4 %S_inv_addr_5

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1087" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:9 %store_ln110 = store i32 0, i4 %S_inv_addr_6

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1088" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:10 %mat_out_assign_2_load_2 = load i4 %mat_out_assign_2_addr_3

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_load_2"/></StgValue>
</operation>

<operation id="1089" st_id="113" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:15 %call_ln136 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1090" st_id="114" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1091" st_id="114" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1092" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:10 %mat_out_assign_2_load_2 = load i4 %mat_out_assign_2_addr_3

]]></Node>
<StgValue><ssdm name="mat_out_assign_2_load_2"/></StgValue>
</operation>

<operation id="1093" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:12 %store_ln110 = store i32 0, i4 %S_inv_addr_7

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1094" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:13 %store_ln110 = store i32 0, i4 %S_inv_addr_8

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1095" st_id="115" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1096" st_id="115" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1097" st_id="115" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1098" st_id="116" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1099" st_id="116" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1100" st_id="116" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1101" st_id="117" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1102" st_id="117" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1103" st_id="117" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1104" st_id="118" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1105" st_id="118" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1106" st_id="118" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1107" st_id="119" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1108" st_id="119" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1109" st_id="119" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1110" st_id="120" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1111" st_id="120" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1112" st_id="120" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1113" st_id="121" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1114" st_id="121" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1115" st_id="121" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1116" st_id="122" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1117" st_id="122" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1118" st_id="122" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1119" st_id="123" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:1 %div_i = fdiv i32 1, i32 %mat_out_assign_2_load

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="1120" st_id="123" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:6 %div_i_1 = fdiv i32 1, i32 %mat_out_assign_2_load_1

]]></Node>
<StgValue><ssdm name="div_i_1"/></StgValue>
</operation>

<operation id="1121" st_id="123" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1122" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:2 %store_ln108 = store i32 %div_i, i4 %S_inv_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1123" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:8 %store_ln108 = store i32 %div_i_1, i4 %S_inv_addr_4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1124" st_id="124" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.1.exit:11 %div_i_2 = fdiv i32 1, i32 %mat_out_assign_2_load_2

]]></Node>
<StgValue><ssdm name="div_i_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1125" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
matAdd<float, 6, 6>.1.exit:14 %store_ln108 = store i32 %div_i_2, i4 %S_inv_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1126" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:16 %call_ln137 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1127" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:16 %call_ln137 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1128" st_id="128" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:17 %call_ln139 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_0, i32 %y_bar_1, i32 %y_bar_2, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln139"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1129" st_id="129" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:17 %call_ln139 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_0, i32 %y_bar_1, i32 %y_bar_2, i32 %tmp_mat_3

]]></Node>
<StgValue><ssdm name="call_ln139"/></StgValue>
</operation>

<operation id="1130" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
matAdd<float, 6, 6>.1.exit:18 %br_ln41 = br void

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1131" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_7 = phi i3 %add_ln41_3, void %._crit_edge.loopexit.i114, i3 0, void %matAdd<float, 6, 6>.1.exit

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1132" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln41_3 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="1133" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln41_3 = icmp_eq  i3 %i_7, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln41_3"/></StgValue>
</operation>

<operation id="1134" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1135" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln41 = br i1 %icmp_ln41_3, void %.split2.i101, void %matAdd<float, 6, 6>.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1136" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i101:0 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1137" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
.split2.i101:1 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="1138" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
matAdd<float, 6, 6>.exit:0 %add_ln79 = add i9 %i_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="1139" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:1 %call_ln142 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="1140" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:171 %x_plus_load = load i3 %x_plus_addr

]]></Node>
<StgValue><ssdm name="x_plus_load"/></StgValue>
</operation>

<operation id="1141" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:173 %x_plus_load_1 = load i3 %x_plus_addr_1

]]></Node>
<StgValue><ssdm name="x_plus_load_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1142" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %j_3 = phi i1 1, void %.split.i112, i1 0, void %.split2.i101

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="1143" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="1">
<![CDATA[
:1 %zext_ln44_3 = zext i1 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="1144" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1145" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln44 = br i1 %j_3, void %.split.i112, void %._crit_edge.loopexit.i114

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="1146" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split.i112:1 %add_ln48_3 = add i3 %zext_ln44_3, i3 %i_7

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="1147" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="3">
<![CDATA[
.split.i112:2 %zext_ln48_2 = zext i3 %add_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="1148" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i112:5 %tmp_mat_3_addr_4 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="tmp_mat_3_addr_4"/></StgValue>
</operation>

<operation id="1149" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="6">
<![CDATA[
.split.i112:6 %tmp_mat_3_load_4 = load i6 %tmp_mat_3_addr_4

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_4"/></StgValue>
</operation>

<operation id="1150" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i114:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1151" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i112:3 %x_minus_addr_7 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="x_minus_addr_7"/></StgValue>
</operation>

<operation id="1152" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="3">
<![CDATA[
.split.i112:4 %x_minus_load_6 = load i3 %x_minus_addr_7

]]></Node>
<StgValue><ssdm name="x_minus_load_6"/></StgValue>
</operation>

<operation id="1153" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="6">
<![CDATA[
.split.i112:6 %tmp_mat_3_load_4 = load i6 %tmp_mat_3_addr_4

]]></Node>
<StgValue><ssdm name="tmp_mat_3_load_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1154" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="3">
<![CDATA[
.split.i112:4 %x_minus_load_6 = load i3 %x_minus_addr_7

]]></Node>
<StgValue><ssdm name="x_minus_load_6"/></StgValue>
</operation>

<operation id="1155" st_id="133" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i112:7 %add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1156" st_id="134" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i112:7 %add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1157" st_id="135" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i112:7 %add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1158" st_id="136" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i112:7 %add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1159" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i112:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="1160" st_id="137" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i112:7 %add8_i3 = fadd i32 %x_minus_load_6, i32 %tmp_mat_3_load_4

]]></Node>
<StgValue><ssdm name="add8_i3"/></StgValue>
</operation>

<operation id="1161" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i112:8 %x_plus_addr_6 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="x_plus_addr_6"/></StgValue>
</operation>

<operation id="1162" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split.i112:9 %store_ln48 = store i32 %add8_i3, i3 %x_plus_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="1163" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
.split.i112:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1164" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:1 %call_ln142 = call void @matMultiply<float, 6, 6, 6>.1, i32 %K, i32 %tmp_mat_2, i32 %H

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="1165" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:171 %x_plus_load = load i3 %x_plus_addr

]]></Node>
<StgValue><ssdm name="x_plus_load"/></StgValue>
</operation>

<operation id="1166" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:172 %store_ln147 = store i32 %x_plus_load, i3 %x_hat_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="1167" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:173 %x_plus_load_1 = load i3 %x_plus_addr_1

]]></Node>
<StgValue><ssdm name="x_plus_load_1"/></StgValue>
</operation>

<operation id="1168" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:174 %store_ln147 = store i32 %x_plus_load_1, i3 %x_hat_addr_1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="1169" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:175 %x_plus_load_2 = load i3 %x_plus_addr_2

]]></Node>
<StgValue><ssdm name="x_plus_load_2"/></StgValue>
</operation>

<operation id="1170" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:177 %x_plus_load_3 = load i3 %x_plus_addr_3

]]></Node>
<StgValue><ssdm name="x_plus_load_3"/></StgValue>
</operation>

<operation id="1171" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="9">
<![CDATA[
matAdd<float, 6, 6>.exit:255 %empty_50 = trunc i9 %i_2

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1172" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:256 %p_shl3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %empty_50, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="1173" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
matAdd<float, 6, 6>.exit:257 %p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %i_2, i1 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="1174" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="11" op_0_bw="10">
<![CDATA[
matAdd<float, 6, 6>.exit:258 %p_shl13_cast = zext i10 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="1175" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:259 %empty_51 = sub i11 %p_shl3, i11 %p_shl13_cast

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1176" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:260 %zext_ln149 = zext i11 %empty_51

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="1177" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matAdd<float, 6, 6>.exit:261 %dout_addr_2 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="dout_addr_2"/></StgValue>
</operation>

<operation id="1178" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:262 %store_ln149 = store i32 %x_plus_load, i11 %dout_addr_2

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="1179" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:263 %or_ln149 = or i11 %empty_51, i11 1

]]></Node>
<StgValue><ssdm name="or_ln149"/></StgValue>
</operation>

<operation id="1180" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:264 %zext_ln149_1 = zext i11 %or_ln149

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="1181" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matAdd<float, 6, 6>.exit:265 %dout_addr_3 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_1

]]></Node>
<StgValue><ssdm name="dout_addr_3"/></StgValue>
</operation>

<operation id="1182" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:266 %store_ln149 = store i32 %x_plus_load_1, i11 %dout_addr_3

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1183" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:2 %tmp_mat_2_load = load i6 %tmp_mat_2_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load"/></StgValue>
</operation>

<operation id="1184" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:35 %tmp_mat_2_load_7 = load i6 %tmp_mat_2_addr_7

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_7"/></StgValue>
</operation>

<operation id="1185" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:175 %x_plus_load_2 = load i3 %x_plus_addr_2

]]></Node>
<StgValue><ssdm name="x_plus_load_2"/></StgValue>
</operation>

<operation id="1186" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:176 %store_ln147 = store i32 %x_plus_load_2, i3 %x_hat_addr_2

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="1187" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:177 %x_plus_load_3 = load i3 %x_plus_addr_3

]]></Node>
<StgValue><ssdm name="x_plus_load_3"/></StgValue>
</operation>

<operation id="1188" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:178 %store_ln147 = store i32 %x_plus_load_3, i3 %x_hat_addr_3

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="1189" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:179 %x_plus_load_4 = load i3 %x_plus_addr_4

]]></Node>
<StgValue><ssdm name="x_plus_load_4"/></StgValue>
</operation>

<operation id="1190" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:181 %x_plus_load_5 = load i3 %x_plus_addr_5

]]></Node>
<StgValue><ssdm name="x_plus_load_5"/></StgValue>
</operation>

<operation id="1191" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:267 %add_ln149 = add i11 %empty_51, i11 2

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="1192" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:268 %zext_ln149_2 = zext i11 %add_ln149

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="1193" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matAdd<float, 6, 6>.exit:269 %dout_addr_4 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_2

]]></Node>
<StgValue><ssdm name="dout_addr_4"/></StgValue>
</operation>

<operation id="1194" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:270 %store_ln149 = store i32 %x_plus_load_2, i11 %dout_addr_4

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="1195" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:271 %add_ln149_1 = add i11 %empty_51, i11 3

]]></Node>
<StgValue><ssdm name="add_ln149_1"/></StgValue>
</operation>

<operation id="1196" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:272 %zext_ln149_3 = zext i11 %add_ln149_1

]]></Node>
<StgValue><ssdm name="zext_ln149_3"/></StgValue>
</operation>

<operation id="1197" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matAdd<float, 6, 6>.exit:273 %dout_addr_5 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_3

]]></Node>
<StgValue><ssdm name="dout_addr_5"/></StgValue>
</operation>

<operation id="1198" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:274 %store_ln149 = store i32 %x_plus_load_3, i11 %dout_addr_5

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1199" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:2 %tmp_mat_2_load = load i6 %tmp_mat_2_addr

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load"/></StgValue>
</operation>

<operation id="1200" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:35 %tmp_mat_2_load_7 = load i6 %tmp_mat_2_addr_7

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_7"/></StgValue>
</operation>

<operation id="1201" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:68 %tmp_mat_2_load_14 = load i6 %tmp_mat_2_addr_14

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_14"/></StgValue>
</operation>

<operation id="1202" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:101 %tmp_mat_2_load_21 = load i6 %tmp_mat_2_addr_21

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_21"/></StgValue>
</operation>

<operation id="1203" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:179 %x_plus_load_4 = load i3 %x_plus_addr_4

]]></Node>
<StgValue><ssdm name="x_plus_load_4"/></StgValue>
</operation>

<operation id="1204" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:180 %store_ln147 = store i32 %x_plus_load_4, i3 %x_hat_addr_4

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="1205" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:181 %x_plus_load_5 = load i3 %x_plus_addr_5

]]></Node>
<StgValue><ssdm name="x_plus_load_5"/></StgValue>
</operation>

<operation id="1206" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
matAdd<float, 6, 6>.exit:182 %store_ln147 = store i32 %x_plus_load_5, i3 %x_hat_addr_5

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="1207" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:275 %add_ln149_2 = add i11 %empty_51, i11 4

]]></Node>
<StgValue><ssdm name="add_ln149_2"/></StgValue>
</operation>

<operation id="1208" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:276 %zext_ln149_4 = zext i11 %add_ln149_2

]]></Node>
<StgValue><ssdm name="zext_ln149_4"/></StgValue>
</operation>

<operation id="1209" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matAdd<float, 6, 6>.exit:277 %dout_addr_6 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_4

]]></Node>
<StgValue><ssdm name="dout_addr_6"/></StgValue>
</operation>

<operation id="1210" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:278 %store_ln149 = store i32 %x_plus_load_4, i11 %dout_addr_6

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="1211" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:279 %add_ln149_3 = add i11 %empty_51, i11 5

]]></Node>
<StgValue><ssdm name="add_ln149_3"/></StgValue>
</operation>

<operation id="1212" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:280 %zext_ln149_5 = zext i11 %add_ln149_3

]]></Node>
<StgValue><ssdm name="zext_ln149_5"/></StgValue>
</operation>

<operation id="1213" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matAdd<float, 6, 6>.exit:281 %dout_addr_7 = getelementptr i32 %dout_s, i64 0, i64 %zext_ln149_5

]]></Node>
<StgValue><ssdm name="dout_addr_7"/></StgValue>
</operation>

<operation id="1214" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
matAdd<float, 6, 6>.exit:282 %store_ln149 = store i32 %x_plus_load_5, i11 %dout_addr_7

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1215" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:68 %tmp_mat_2_load_14 = load i6 %tmp_mat_2_addr_14

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_14"/></StgValue>
</operation>

<operation id="1216" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:101 %tmp_mat_2_load_21 = load i6 %tmp_mat_2_addr_21

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_21"/></StgValue>
</operation>

<operation id="1217" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:134 %tmp_mat_2_load_28 = load i6 %tmp_mat_2_addr_28

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_28"/></StgValue>
</operation>

<operation id="1218" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:167 %tmp_mat_2_load_35 = load i6 %tmp_mat_2_addr_35

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_35"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1219" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:5 %tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_6

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_1"/></StgValue>
</operation>

<operation id="1220" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:10 %tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_12

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_2"/></StgValue>
</operation>

<operation id="1221" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:134 %tmp_mat_2_load_28 = load i6 %tmp_mat_2_addr_28

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_28"/></StgValue>
</operation>

<operation id="1222" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:167 %tmp_mat_2_load_35 = load i6 %tmp_mat_2_addr_35

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_35"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1223" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:5 %tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_6

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_1"/></StgValue>
</operation>

<operation id="1224" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:6 %bitcast_ln68 = bitcast i32 %tmp_mat_2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln68"/></StgValue>
</operation>

<operation id="1225" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:7 %xor_ln68 = xor i32 %bitcast_ln68, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="1226" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:8 %bitcast_ln68_1 = bitcast i32 %xor_ln68

]]></Node>
<StgValue><ssdm name="bitcast_ln68_1"/></StgValue>
</operation>

<operation id="1227" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:9 %store_ln68 = store i32 %bitcast_ln68_1, i6 %tmp_mat_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1228" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:10 %tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_12

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_2"/></StgValue>
</operation>

<operation id="1229" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:11 %bitcast_ln68_2 = bitcast i32 %tmp_mat_2_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln68_2"/></StgValue>
</operation>

<operation id="1230" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:12 %xor_ln68_1 = xor i32 %bitcast_ln68_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_1"/></StgValue>
</operation>

<operation id="1231" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:13 %bitcast_ln68_3 = bitcast i32 %xor_ln68_1

]]></Node>
<StgValue><ssdm name="bitcast_ln68_3"/></StgValue>
</operation>

<operation id="1232" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:14 %store_ln68 = store i32 %bitcast_ln68_3, i6 %tmp_mat_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1233" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:15 %tmp_mat_2_load_3 = load i6 %tmp_mat_2_addr_18

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_3"/></StgValue>
</operation>

<operation id="1234" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:20 %tmp_mat_2_load_4 = load i6 %tmp_mat_2_addr_24

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_4"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1235" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:15 %tmp_mat_2_load_3 = load i6 %tmp_mat_2_addr_18

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_3"/></StgValue>
</operation>

<operation id="1236" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:16 %bitcast_ln68_4 = bitcast i32 %tmp_mat_2_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln68_4"/></StgValue>
</operation>

<operation id="1237" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:17 %xor_ln68_2 = xor i32 %bitcast_ln68_4, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_2"/></StgValue>
</operation>

<operation id="1238" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:18 %bitcast_ln68_5 = bitcast i32 %xor_ln68_2

]]></Node>
<StgValue><ssdm name="bitcast_ln68_5"/></StgValue>
</operation>

<operation id="1239" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:19 %store_ln68 = store i32 %bitcast_ln68_5, i6 %tmp_mat_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1240" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:20 %tmp_mat_2_load_4 = load i6 %tmp_mat_2_addr_24

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_4"/></StgValue>
</operation>

<operation id="1241" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:21 %bitcast_ln68_6 = bitcast i32 %tmp_mat_2_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln68_6"/></StgValue>
</operation>

<operation id="1242" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:22 %xor_ln68_3 = xor i32 %bitcast_ln68_6, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_3"/></StgValue>
</operation>

<operation id="1243" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:23 %bitcast_ln68_7 = bitcast i32 %xor_ln68_3

]]></Node>
<StgValue><ssdm name="bitcast_ln68_7"/></StgValue>
</operation>

<operation id="1244" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:24 %store_ln68 = store i32 %bitcast_ln68_7, i6 %tmp_mat_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1245" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:25 %tmp_mat_2_load_5 = load i6 %tmp_mat_2_addr_30

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_5"/></StgValue>
</operation>

<operation id="1246" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:30 %tmp_mat_2_load_6 = load i6 %tmp_mat_2_addr_1

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_6"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1247" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:25 %tmp_mat_2_load_5 = load i6 %tmp_mat_2_addr_30

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_5"/></StgValue>
</operation>

<operation id="1248" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:26 %bitcast_ln68_8 = bitcast i32 %tmp_mat_2_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln68_8"/></StgValue>
</operation>

<operation id="1249" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:27 %xor_ln68_4 = xor i32 %bitcast_ln68_8, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_4"/></StgValue>
</operation>

<operation id="1250" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:28 %bitcast_ln68_9 = bitcast i32 %xor_ln68_4

]]></Node>
<StgValue><ssdm name="bitcast_ln68_9"/></StgValue>
</operation>

<operation id="1251" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:29 %store_ln68 = store i32 %bitcast_ln68_9, i6 %tmp_mat_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1252" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:30 %tmp_mat_2_load_6 = load i6 %tmp_mat_2_addr_1

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_6"/></StgValue>
</operation>

<operation id="1253" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:31 %bitcast_ln68_10 = bitcast i32 %tmp_mat_2_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln68_10"/></StgValue>
</operation>

<operation id="1254" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:32 %xor_ln68_5 = xor i32 %bitcast_ln68_10, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_5"/></StgValue>
</operation>

<operation id="1255" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:33 %bitcast_ln68_11 = bitcast i32 %xor_ln68_5

]]></Node>
<StgValue><ssdm name="bitcast_ln68_11"/></StgValue>
</operation>

<operation id="1256" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:34 %store_ln68 = store i32 %bitcast_ln68_11, i6 %tmp_mat_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1257" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:38 %tmp_mat_2_load_8 = load i6 %tmp_mat_2_addr_13

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_8"/></StgValue>
</operation>

<operation id="1258" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:43 %tmp_mat_2_load_9 = load i6 %tmp_mat_2_addr_19

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_9"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1259" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:38 %tmp_mat_2_load_8 = load i6 %tmp_mat_2_addr_13

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_8"/></StgValue>
</operation>

<operation id="1260" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:39 %bitcast_ln68_12 = bitcast i32 %tmp_mat_2_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln68_12"/></StgValue>
</operation>

<operation id="1261" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:40 %xor_ln68_6 = xor i32 %bitcast_ln68_12, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_6"/></StgValue>
</operation>

<operation id="1262" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:41 %bitcast_ln68_13 = bitcast i32 %xor_ln68_6

]]></Node>
<StgValue><ssdm name="bitcast_ln68_13"/></StgValue>
</operation>

<operation id="1263" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:42 %store_ln68 = store i32 %bitcast_ln68_13, i6 %tmp_mat_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1264" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:43 %tmp_mat_2_load_9 = load i6 %tmp_mat_2_addr_19

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_9"/></StgValue>
</operation>

<operation id="1265" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:44 %bitcast_ln68_14 = bitcast i32 %tmp_mat_2_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln68_14"/></StgValue>
</operation>

<operation id="1266" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:45 %xor_ln68_7 = xor i32 %bitcast_ln68_14, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_7"/></StgValue>
</operation>

<operation id="1267" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:46 %bitcast_ln68_15 = bitcast i32 %xor_ln68_7

]]></Node>
<StgValue><ssdm name="bitcast_ln68_15"/></StgValue>
</operation>

<operation id="1268" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:47 %store_ln68 = store i32 %bitcast_ln68_15, i6 %tmp_mat_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1269" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:48 %tmp_mat_2_load_10 = load i6 %tmp_mat_2_addr_25

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_10"/></StgValue>
</operation>

<operation id="1270" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:53 %tmp_mat_2_load_11 = load i6 %tmp_mat_2_addr_31

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_11"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1271" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:48 %tmp_mat_2_load_10 = load i6 %tmp_mat_2_addr_25

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_10"/></StgValue>
</operation>

<operation id="1272" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:49 %bitcast_ln68_16 = bitcast i32 %tmp_mat_2_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln68_16"/></StgValue>
</operation>

<operation id="1273" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:50 %xor_ln68_8 = xor i32 %bitcast_ln68_16, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_8"/></StgValue>
</operation>

<operation id="1274" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:51 %bitcast_ln68_17 = bitcast i32 %xor_ln68_8

]]></Node>
<StgValue><ssdm name="bitcast_ln68_17"/></StgValue>
</operation>

<operation id="1275" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:52 %store_ln68 = store i32 %bitcast_ln68_17, i6 %tmp_mat_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1276" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:53 %tmp_mat_2_load_11 = load i6 %tmp_mat_2_addr_31

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_11"/></StgValue>
</operation>

<operation id="1277" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:54 %bitcast_ln68_18 = bitcast i32 %tmp_mat_2_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln68_18"/></StgValue>
</operation>

<operation id="1278" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:55 %xor_ln68_9 = xor i32 %bitcast_ln68_18, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_9"/></StgValue>
</operation>

<operation id="1279" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:56 %bitcast_ln68_19 = bitcast i32 %xor_ln68_9

]]></Node>
<StgValue><ssdm name="bitcast_ln68_19"/></StgValue>
</operation>

<operation id="1280" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:57 %store_ln68 = store i32 %bitcast_ln68_19, i6 %tmp_mat_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1281" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:58 %tmp_mat_2_load_12 = load i6 %tmp_mat_2_addr_2

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_12"/></StgValue>
</operation>

<operation id="1282" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:63 %tmp_mat_2_load_13 = load i6 %tmp_mat_2_addr_8

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_13"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1283" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:58 %tmp_mat_2_load_12 = load i6 %tmp_mat_2_addr_2

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_12"/></StgValue>
</operation>

<operation id="1284" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:59 %bitcast_ln68_20 = bitcast i32 %tmp_mat_2_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln68_20"/></StgValue>
</operation>

<operation id="1285" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:60 %xor_ln68_10 = xor i32 %bitcast_ln68_20, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_10"/></StgValue>
</operation>

<operation id="1286" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:61 %bitcast_ln68_21 = bitcast i32 %xor_ln68_10

]]></Node>
<StgValue><ssdm name="bitcast_ln68_21"/></StgValue>
</operation>

<operation id="1287" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:62 %store_ln68 = store i32 %bitcast_ln68_21, i6 %tmp_mat_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1288" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:63 %tmp_mat_2_load_13 = load i6 %tmp_mat_2_addr_8

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_13"/></StgValue>
</operation>

<operation id="1289" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:64 %bitcast_ln68_22 = bitcast i32 %tmp_mat_2_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln68_22"/></StgValue>
</operation>

<operation id="1290" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:65 %xor_ln68_11 = xor i32 %bitcast_ln68_22, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_11"/></StgValue>
</operation>

<operation id="1291" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:66 %bitcast_ln68_23 = bitcast i32 %xor_ln68_11

]]></Node>
<StgValue><ssdm name="bitcast_ln68_23"/></StgValue>
</operation>

<operation id="1292" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:67 %store_ln68 = store i32 %bitcast_ln68_23, i6 %tmp_mat_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1293" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:71 %tmp_mat_2_load_15 = load i6 %tmp_mat_2_addr_20

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_15"/></StgValue>
</operation>

<operation id="1294" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:76 %tmp_mat_2_load_16 = load i6 %tmp_mat_2_addr_26

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_16"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1295" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:71 %tmp_mat_2_load_15 = load i6 %tmp_mat_2_addr_20

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_15"/></StgValue>
</operation>

<operation id="1296" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:72 %bitcast_ln68_24 = bitcast i32 %tmp_mat_2_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln68_24"/></StgValue>
</operation>

<operation id="1297" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:73 %xor_ln68_12 = xor i32 %bitcast_ln68_24, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_12"/></StgValue>
</operation>

<operation id="1298" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:74 %bitcast_ln68_25 = bitcast i32 %xor_ln68_12

]]></Node>
<StgValue><ssdm name="bitcast_ln68_25"/></StgValue>
</operation>

<operation id="1299" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:75 %store_ln68 = store i32 %bitcast_ln68_25, i6 %tmp_mat_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1300" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:76 %tmp_mat_2_load_16 = load i6 %tmp_mat_2_addr_26

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_16"/></StgValue>
</operation>

<operation id="1301" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:77 %bitcast_ln68_26 = bitcast i32 %tmp_mat_2_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln68_26"/></StgValue>
</operation>

<operation id="1302" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:78 %xor_ln68_13 = xor i32 %bitcast_ln68_26, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_13"/></StgValue>
</operation>

<operation id="1303" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:79 %bitcast_ln68_27 = bitcast i32 %xor_ln68_13

]]></Node>
<StgValue><ssdm name="bitcast_ln68_27"/></StgValue>
</operation>

<operation id="1304" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:80 %store_ln68 = store i32 %bitcast_ln68_27, i6 %tmp_mat_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1305" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:81 %tmp_mat_2_load_17 = load i6 %tmp_mat_2_addr_32

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_17"/></StgValue>
</operation>

<operation id="1306" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:86 %tmp_mat_2_load_18 = load i6 %tmp_mat_2_addr_3

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_18"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1307" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:81 %tmp_mat_2_load_17 = load i6 %tmp_mat_2_addr_32

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_17"/></StgValue>
</operation>

<operation id="1308" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:82 %bitcast_ln68_28 = bitcast i32 %tmp_mat_2_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln68_28"/></StgValue>
</operation>

<operation id="1309" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:83 %xor_ln68_14 = xor i32 %bitcast_ln68_28, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_14"/></StgValue>
</operation>

<operation id="1310" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:84 %bitcast_ln68_29 = bitcast i32 %xor_ln68_14

]]></Node>
<StgValue><ssdm name="bitcast_ln68_29"/></StgValue>
</operation>

<operation id="1311" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:85 %store_ln68 = store i32 %bitcast_ln68_29, i6 %tmp_mat_1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1312" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:86 %tmp_mat_2_load_18 = load i6 %tmp_mat_2_addr_3

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_18"/></StgValue>
</operation>

<operation id="1313" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:87 %bitcast_ln68_30 = bitcast i32 %tmp_mat_2_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln68_30"/></StgValue>
</operation>

<operation id="1314" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:88 %xor_ln68_15 = xor i32 %bitcast_ln68_30, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_15"/></StgValue>
</operation>

<operation id="1315" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:89 %bitcast_ln68_31 = bitcast i32 %xor_ln68_15

]]></Node>
<StgValue><ssdm name="bitcast_ln68_31"/></StgValue>
</operation>

<operation id="1316" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:90 %store_ln68 = store i32 %bitcast_ln68_31, i6 %tmp_mat_1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1317" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:91 %tmp_mat_2_load_19 = load i6 %tmp_mat_2_addr_9

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_19"/></StgValue>
</operation>

<operation id="1318" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:96 %tmp_mat_2_load_20 = load i6 %tmp_mat_2_addr_15

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_20"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1319" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:91 %tmp_mat_2_load_19 = load i6 %tmp_mat_2_addr_9

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_19"/></StgValue>
</operation>

<operation id="1320" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:92 %bitcast_ln68_32 = bitcast i32 %tmp_mat_2_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln68_32"/></StgValue>
</operation>

<operation id="1321" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:93 %xor_ln68_16 = xor i32 %bitcast_ln68_32, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_16"/></StgValue>
</operation>

<operation id="1322" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:94 %bitcast_ln68_33 = bitcast i32 %xor_ln68_16

]]></Node>
<StgValue><ssdm name="bitcast_ln68_33"/></StgValue>
</operation>

<operation id="1323" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:95 %store_ln68 = store i32 %bitcast_ln68_33, i6 %tmp_mat_1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1324" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:96 %tmp_mat_2_load_20 = load i6 %tmp_mat_2_addr_15

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_20"/></StgValue>
</operation>

<operation id="1325" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:97 %bitcast_ln68_34 = bitcast i32 %tmp_mat_2_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln68_34"/></StgValue>
</operation>

<operation id="1326" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:98 %xor_ln68_17 = xor i32 %bitcast_ln68_34, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_17"/></StgValue>
</operation>

<operation id="1327" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:99 %bitcast_ln68_35 = bitcast i32 %xor_ln68_17

]]></Node>
<StgValue><ssdm name="bitcast_ln68_35"/></StgValue>
</operation>

<operation id="1328" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:100 %store_ln68 = store i32 %bitcast_ln68_35, i6 %tmp_mat_1_addr_20

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1329" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:104 %tmp_mat_2_load_22 = load i6 %tmp_mat_2_addr_27

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_22"/></StgValue>
</operation>

<operation id="1330" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:109 %tmp_mat_2_load_23 = load i6 %tmp_mat_2_addr_33

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_23"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1331" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:104 %tmp_mat_2_load_22 = load i6 %tmp_mat_2_addr_27

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_22"/></StgValue>
</operation>

<operation id="1332" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:105 %bitcast_ln68_36 = bitcast i32 %tmp_mat_2_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln68_36"/></StgValue>
</operation>

<operation id="1333" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:106 %xor_ln68_18 = xor i32 %bitcast_ln68_36, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_18"/></StgValue>
</operation>

<operation id="1334" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:107 %bitcast_ln68_37 = bitcast i32 %xor_ln68_18

]]></Node>
<StgValue><ssdm name="bitcast_ln68_37"/></StgValue>
</operation>

<operation id="1335" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:108 %store_ln68 = store i32 %bitcast_ln68_37, i6 %tmp_mat_1_addr_22

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1336" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:109 %tmp_mat_2_load_23 = load i6 %tmp_mat_2_addr_33

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_23"/></StgValue>
</operation>

<operation id="1337" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:110 %bitcast_ln68_38 = bitcast i32 %tmp_mat_2_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln68_38"/></StgValue>
</operation>

<operation id="1338" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:111 %xor_ln68_19 = xor i32 %bitcast_ln68_38, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_19"/></StgValue>
</operation>

<operation id="1339" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:112 %bitcast_ln68_39 = bitcast i32 %xor_ln68_19

]]></Node>
<StgValue><ssdm name="bitcast_ln68_39"/></StgValue>
</operation>

<operation id="1340" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:113 %store_ln68 = store i32 %bitcast_ln68_39, i6 %tmp_mat_1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1341" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:114 %tmp_mat_2_load_24 = load i6 %tmp_mat_2_addr_4

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_24"/></StgValue>
</operation>

<operation id="1342" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:119 %tmp_mat_2_load_25 = load i6 %tmp_mat_2_addr_10

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_25"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1343" st_id="153" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:3 %sub_i1 = fsub i32 1, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="1344" st_id="153" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:36 %sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7

]]></Node>
<StgValue><ssdm name="sub_i1_1_1"/></StgValue>
</operation>

<operation id="1345" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:114 %tmp_mat_2_load_24 = load i6 %tmp_mat_2_addr_4

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_24"/></StgValue>
</operation>

<operation id="1346" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:115 %bitcast_ln68_40 = bitcast i32 %tmp_mat_2_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln68_40"/></StgValue>
</operation>

<operation id="1347" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:116 %xor_ln68_20 = xor i32 %bitcast_ln68_40, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_20"/></StgValue>
</operation>

<operation id="1348" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:117 %bitcast_ln68_41 = bitcast i32 %xor_ln68_20

]]></Node>
<StgValue><ssdm name="bitcast_ln68_41"/></StgValue>
</operation>

<operation id="1349" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:118 %store_ln68 = store i32 %bitcast_ln68_41, i6 %tmp_mat_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1350" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:119 %tmp_mat_2_load_25 = load i6 %tmp_mat_2_addr_10

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_25"/></StgValue>
</operation>

<operation id="1351" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:120 %bitcast_ln68_42 = bitcast i32 %tmp_mat_2_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln68_42"/></StgValue>
</operation>

<operation id="1352" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:121 %xor_ln68_21 = xor i32 %bitcast_ln68_42, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_21"/></StgValue>
</operation>

<operation id="1353" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:122 %bitcast_ln68_43 = bitcast i32 %xor_ln68_21

]]></Node>
<StgValue><ssdm name="bitcast_ln68_43"/></StgValue>
</operation>

<operation id="1354" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:123 %store_ln68 = store i32 %bitcast_ln68_43, i6 %tmp_mat_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1355" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:124 %tmp_mat_2_load_26 = load i6 %tmp_mat_2_addr_16

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_26"/></StgValue>
</operation>

<operation id="1356" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:129 %tmp_mat_2_load_27 = load i6 %tmp_mat_2_addr_22

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_27"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1357" st_id="154" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:3 %sub_i1 = fsub i32 1, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="1358" st_id="154" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:36 %sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7

]]></Node>
<StgValue><ssdm name="sub_i1_1_1"/></StgValue>
</operation>

<operation id="1359" st_id="154" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:69 %sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14

]]></Node>
<StgValue><ssdm name="sub_i1_2_2"/></StgValue>
</operation>

<operation id="1360" st_id="154" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:102 %sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21

]]></Node>
<StgValue><ssdm name="sub_i1_3_3"/></StgValue>
</operation>

<operation id="1361" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:124 %tmp_mat_2_load_26 = load i6 %tmp_mat_2_addr_16

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_26"/></StgValue>
</operation>

<operation id="1362" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:125 %bitcast_ln68_44 = bitcast i32 %tmp_mat_2_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln68_44"/></StgValue>
</operation>

<operation id="1363" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:126 %xor_ln68_22 = xor i32 %bitcast_ln68_44, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_22"/></StgValue>
</operation>

<operation id="1364" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:127 %bitcast_ln68_45 = bitcast i32 %xor_ln68_22

]]></Node>
<StgValue><ssdm name="bitcast_ln68_45"/></StgValue>
</operation>

<operation id="1365" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:128 %store_ln68 = store i32 %bitcast_ln68_45, i6 %tmp_mat_1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1366" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:129 %tmp_mat_2_load_27 = load i6 %tmp_mat_2_addr_22

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_27"/></StgValue>
</operation>

<operation id="1367" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:130 %bitcast_ln68_46 = bitcast i32 %tmp_mat_2_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln68_46"/></StgValue>
</operation>

<operation id="1368" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:131 %xor_ln68_23 = xor i32 %bitcast_ln68_46, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_23"/></StgValue>
</operation>

<operation id="1369" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:132 %bitcast_ln68_47 = bitcast i32 %xor_ln68_23

]]></Node>
<StgValue><ssdm name="bitcast_ln68_47"/></StgValue>
</operation>

<operation id="1370" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:133 %store_ln68 = store i32 %bitcast_ln68_47, i6 %tmp_mat_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1371" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:137 %tmp_mat_2_load_29 = load i6 %tmp_mat_2_addr_34

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_29"/></StgValue>
</operation>

<operation id="1372" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:142 %tmp_mat_2_load_30 = load i6 %tmp_mat_2_addr_5

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_30"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1373" st_id="155" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:3 %sub_i1 = fsub i32 1, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="1374" st_id="155" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:36 %sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7

]]></Node>
<StgValue><ssdm name="sub_i1_1_1"/></StgValue>
</operation>

<operation id="1375" st_id="155" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:69 %sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14

]]></Node>
<StgValue><ssdm name="sub_i1_2_2"/></StgValue>
</operation>

<operation id="1376" st_id="155" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:102 %sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21

]]></Node>
<StgValue><ssdm name="sub_i1_3_3"/></StgValue>
</operation>

<operation id="1377" st_id="155" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:135 %sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28

]]></Node>
<StgValue><ssdm name="sub_i1_4_4"/></StgValue>
</operation>

<operation id="1378" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:137 %tmp_mat_2_load_29 = load i6 %tmp_mat_2_addr_34

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_29"/></StgValue>
</operation>

<operation id="1379" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:138 %bitcast_ln68_48 = bitcast i32 %tmp_mat_2_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln68_48"/></StgValue>
</operation>

<operation id="1380" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:139 %xor_ln68_24 = xor i32 %bitcast_ln68_48, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_24"/></StgValue>
</operation>

<operation id="1381" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:140 %bitcast_ln68_49 = bitcast i32 %xor_ln68_24

]]></Node>
<StgValue><ssdm name="bitcast_ln68_49"/></StgValue>
</operation>

<operation id="1382" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:141 %store_ln68 = store i32 %bitcast_ln68_49, i6 %tmp_mat_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1383" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:142 %tmp_mat_2_load_30 = load i6 %tmp_mat_2_addr_5

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_30"/></StgValue>
</operation>

<operation id="1384" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:143 %bitcast_ln68_50 = bitcast i32 %tmp_mat_2_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln68_50"/></StgValue>
</operation>

<operation id="1385" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:144 %xor_ln68_25 = xor i32 %bitcast_ln68_50, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_25"/></StgValue>
</operation>

<operation id="1386" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:145 %bitcast_ln68_51 = bitcast i32 %xor_ln68_25

]]></Node>
<StgValue><ssdm name="bitcast_ln68_51"/></StgValue>
</operation>

<operation id="1387" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:146 %store_ln68 = store i32 %bitcast_ln68_51, i6 %tmp_mat_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1388" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:147 %tmp_mat_2_load_31 = load i6 %tmp_mat_2_addr_11

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_31"/></StgValue>
</operation>

<operation id="1389" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:152 %tmp_mat_2_load_32 = load i6 %tmp_mat_2_addr_17

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_32"/></StgValue>
</operation>

<operation id="1390" st_id="155" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:168 %sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35

]]></Node>
<StgValue><ssdm name="sub_i1_5_5"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1391" st_id="156" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:3 %sub_i1 = fsub i32 1, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="1392" st_id="156" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:36 %sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7

]]></Node>
<StgValue><ssdm name="sub_i1_1_1"/></StgValue>
</operation>

<operation id="1393" st_id="156" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:69 %sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14

]]></Node>
<StgValue><ssdm name="sub_i1_2_2"/></StgValue>
</operation>

<operation id="1394" st_id="156" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:102 %sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21

]]></Node>
<StgValue><ssdm name="sub_i1_3_3"/></StgValue>
</operation>

<operation id="1395" st_id="156" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:135 %sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28

]]></Node>
<StgValue><ssdm name="sub_i1_4_4"/></StgValue>
</operation>

<operation id="1396" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:147 %tmp_mat_2_load_31 = load i6 %tmp_mat_2_addr_11

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_31"/></StgValue>
</operation>

<operation id="1397" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:148 %bitcast_ln68_52 = bitcast i32 %tmp_mat_2_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln68_52"/></StgValue>
</operation>

<operation id="1398" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:149 %xor_ln68_26 = xor i32 %bitcast_ln68_52, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_26"/></StgValue>
</operation>

<operation id="1399" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:150 %bitcast_ln68_53 = bitcast i32 %xor_ln68_26

]]></Node>
<StgValue><ssdm name="bitcast_ln68_53"/></StgValue>
</operation>

<operation id="1400" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:151 %store_ln68 = store i32 %bitcast_ln68_53, i6 %tmp_mat_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1401" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:152 %tmp_mat_2_load_32 = load i6 %tmp_mat_2_addr_17

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_32"/></StgValue>
</operation>

<operation id="1402" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:153 %bitcast_ln68_54 = bitcast i32 %tmp_mat_2_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln68_54"/></StgValue>
</operation>

<operation id="1403" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:154 %xor_ln68_27 = xor i32 %bitcast_ln68_54, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_27"/></StgValue>
</operation>

<operation id="1404" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:155 %bitcast_ln68_55 = bitcast i32 %xor_ln68_27

]]></Node>
<StgValue><ssdm name="bitcast_ln68_55"/></StgValue>
</operation>

<operation id="1405" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:156 %store_ln68 = store i32 %bitcast_ln68_55, i6 %tmp_mat_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1406" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:157 %tmp_mat_2_load_33 = load i6 %tmp_mat_2_addr_23

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_33"/></StgValue>
</operation>

<operation id="1407" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:162 %tmp_mat_2_load_34 = load i6 %tmp_mat_2_addr_29

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_34"/></StgValue>
</operation>

<operation id="1408" st_id="156" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:168 %sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35

]]></Node>
<StgValue><ssdm name="sub_i1_5_5"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1409" st_id="157" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:3 %sub_i1 = fsub i32 1, i32 %tmp_mat_2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="1410" st_id="157" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:36 %sub_i1_1_1 = fsub i32 1, i32 %tmp_mat_2_load_7

]]></Node>
<StgValue><ssdm name="sub_i1_1_1"/></StgValue>
</operation>

<operation id="1411" st_id="157" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:69 %sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14

]]></Node>
<StgValue><ssdm name="sub_i1_2_2"/></StgValue>
</operation>

<operation id="1412" st_id="157" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:102 %sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21

]]></Node>
<StgValue><ssdm name="sub_i1_3_3"/></StgValue>
</operation>

<operation id="1413" st_id="157" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:135 %sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28

]]></Node>
<StgValue><ssdm name="sub_i1_4_4"/></StgValue>
</operation>

<operation id="1414" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:157 %tmp_mat_2_load_33 = load i6 %tmp_mat_2_addr_23

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_33"/></StgValue>
</operation>

<operation id="1415" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:158 %bitcast_ln68_56 = bitcast i32 %tmp_mat_2_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln68_56"/></StgValue>
</operation>

<operation id="1416" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:159 %xor_ln68_28 = xor i32 %bitcast_ln68_56, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_28"/></StgValue>
</operation>

<operation id="1417" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:160 %bitcast_ln68_57 = bitcast i32 %xor_ln68_28

]]></Node>
<StgValue><ssdm name="bitcast_ln68_57"/></StgValue>
</operation>

<operation id="1418" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:161 %store_ln68 = store i32 %bitcast_ln68_57, i6 %tmp_mat_1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1419" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:162 %tmp_mat_2_load_34 = load i6 %tmp_mat_2_addr_29

]]></Node>
<StgValue><ssdm name="tmp_mat_2_load_34"/></StgValue>
</operation>

<operation id="1420" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:163 %bitcast_ln68_58 = bitcast i32 %tmp_mat_2_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln68_58"/></StgValue>
</operation>

<operation id="1421" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:164 %xor_ln68_29 = xor i32 %bitcast_ln68_58, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln68_29"/></StgValue>
</operation>

<operation id="1422" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:165 %bitcast_ln68_59 = bitcast i32 %xor_ln68_29

]]></Node>
<StgValue><ssdm name="bitcast_ln68_59"/></StgValue>
</operation>

<operation id="1423" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:166 %store_ln68 = store i32 %bitcast_ln68_59, i6 %tmp_mat_1_addr_34

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1424" st_id="157" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:168 %sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35

]]></Node>
<StgValue><ssdm name="sub_i1_5_5"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1425" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:4 %store_ln68 = store i32 %sub_i1, i6 %tmp_mat_1_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1426" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:37 %store_ln68 = store i32 %sub_i1_1_1, i6 %tmp_mat_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1427" st_id="158" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:69 %sub_i1_2_2 = fsub i32 1, i32 %tmp_mat_2_load_14

]]></Node>
<StgValue><ssdm name="sub_i1_2_2"/></StgValue>
</operation>

<operation id="1428" st_id="158" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:102 %sub_i1_3_3 = fsub i32 1, i32 %tmp_mat_2_load_21

]]></Node>
<StgValue><ssdm name="sub_i1_3_3"/></StgValue>
</operation>

<operation id="1429" st_id="158" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:135 %sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28

]]></Node>
<StgValue><ssdm name="sub_i1_4_4"/></StgValue>
</operation>

<operation id="1430" st_id="158" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:168 %sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35

]]></Node>
<StgValue><ssdm name="sub_i1_5_5"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1431" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:70 %store_ln68 = store i32 %sub_i1_2_2, i6 %tmp_mat_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1432" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:103 %store_ln68 = store i32 %sub_i1_3_3, i6 %tmp_mat_1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1433" st_id="159" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:135 %sub_i1_4_4 = fsub i32 1, i32 %tmp_mat_2_load_28

]]></Node>
<StgValue><ssdm name="sub_i1_4_4"/></StgValue>
</operation>

<operation id="1434" st_id="159" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matAdd<float, 6, 6>.exit:168 %sub_i1_5_5 = fsub i32 1, i32 %tmp_mat_2_load_35

]]></Node>
<StgValue><ssdm name="sub_i1_5_5"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1435" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:136 %store_ln68 = store i32 %sub_i1_4_4, i6 %tmp_mat_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1436" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:169 %store_ln68 = store i32 %sub_i1_5_5, i6 %tmp_mat_1_addr_35

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1437" st_id="161" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:170 %call_ln144 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1438" st_id="162" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:170 %call_ln144 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1439" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:183 %P_plus_load = load i6 %P_plus_addr

]]></Node>
<StgValue><ssdm name="P_plus_load"/></StgValue>
</operation>

<operation id="1440" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:185 %P_plus_load_1 = load i6 %P_plus_addr_1

]]></Node>
<StgValue><ssdm name="P_plus_load_1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1441" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:183 %P_plus_load = load i6 %P_plus_addr

]]></Node>
<StgValue><ssdm name="P_plus_load"/></StgValue>
</operation>

<operation id="1442" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:184 %store_ln148 = store i32 %P_plus_load, i6 %P_hat_addr

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1443" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:185 %P_plus_load_1 = load i6 %P_plus_addr_1

]]></Node>
<StgValue><ssdm name="P_plus_load_1"/></StgValue>
</operation>

<operation id="1444" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:186 %store_ln148 = store i32 %P_plus_load_1, i6 %P_hat_addr_7

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1445" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:187 %P_plus_load_2 = load i6 %P_plus_addr_2

]]></Node>
<StgValue><ssdm name="P_plus_load_2"/></StgValue>
</operation>

<operation id="1446" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:189 %P_plus_load_3 = load i6 %P_plus_addr_3

]]></Node>
<StgValue><ssdm name="P_plus_load_3"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1447" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:187 %P_plus_load_2 = load i6 %P_plus_addr_2

]]></Node>
<StgValue><ssdm name="P_plus_load_2"/></StgValue>
</operation>

<operation id="1448" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:188 %store_ln148 = store i32 %P_plus_load_2, i6 %P_hat_addr_8

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1449" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:189 %P_plus_load_3 = load i6 %P_plus_addr_3

]]></Node>
<StgValue><ssdm name="P_plus_load_3"/></StgValue>
</operation>

<operation id="1450" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:190 %store_ln148 = store i32 %P_plus_load_3, i6 %P_hat_addr_9

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1451" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:191 %P_plus_load_4 = load i6 %P_plus_addr_4

]]></Node>
<StgValue><ssdm name="P_plus_load_4"/></StgValue>
</operation>

<operation id="1452" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:193 %P_plus_load_5 = load i6 %P_plus_addr_5

]]></Node>
<StgValue><ssdm name="P_plus_load_5"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1453" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:191 %P_plus_load_4 = load i6 %P_plus_addr_4

]]></Node>
<StgValue><ssdm name="P_plus_load_4"/></StgValue>
</operation>

<operation id="1454" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:192 %store_ln148 = store i32 %P_plus_load_4, i6 %P_hat_addr_10

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1455" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:193 %P_plus_load_5 = load i6 %P_plus_addr_5

]]></Node>
<StgValue><ssdm name="P_plus_load_5"/></StgValue>
</operation>

<operation id="1456" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:194 %store_ln148 = store i32 %P_plus_load_5, i6 %P_hat_addr_11

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1457" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:195 %P_plus_load_6 = load i6 %P_plus_addr_6

]]></Node>
<StgValue><ssdm name="P_plus_load_6"/></StgValue>
</operation>

<operation id="1458" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:197 %P_plus_load_7 = load i6 %P_plus_addr_7

]]></Node>
<StgValue><ssdm name="P_plus_load_7"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1459" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:195 %P_plus_load_6 = load i6 %P_plus_addr_6

]]></Node>
<StgValue><ssdm name="P_plus_load_6"/></StgValue>
</operation>

<operation id="1460" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:196 %store_ln148 = store i32 %P_plus_load_6, i6 %P_hat_addr_12

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1461" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:197 %P_plus_load_7 = load i6 %P_plus_addr_7

]]></Node>
<StgValue><ssdm name="P_plus_load_7"/></StgValue>
</operation>

<operation id="1462" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:198 %store_ln148 = store i32 %P_plus_load_7, i6 %P_hat_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1463" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:199 %P_plus_load_8 = load i6 %P_plus_addr_8

]]></Node>
<StgValue><ssdm name="P_plus_load_8"/></StgValue>
</operation>

<operation id="1464" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:201 %P_plus_load_9 = load i6 %P_plus_addr_9

]]></Node>
<StgValue><ssdm name="P_plus_load_9"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1465" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:199 %P_plus_load_8 = load i6 %P_plus_addr_8

]]></Node>
<StgValue><ssdm name="P_plus_load_8"/></StgValue>
</operation>

<operation id="1466" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:200 %store_ln148 = store i32 %P_plus_load_8, i6 %P_hat_addr_13

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1467" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:201 %P_plus_load_9 = load i6 %P_plus_addr_9

]]></Node>
<StgValue><ssdm name="P_plus_load_9"/></StgValue>
</operation>

<operation id="1468" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:202 %store_ln148 = store i32 %P_plus_load_9, i6 %P_hat_addr_14

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1469" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:203 %P_plus_load_10 = load i6 %P_plus_addr_10

]]></Node>
<StgValue><ssdm name="P_plus_load_10"/></StgValue>
</operation>

<operation id="1470" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:205 %P_plus_load_11 = load i6 %P_plus_addr_11

]]></Node>
<StgValue><ssdm name="P_plus_load_11"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1471" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:203 %P_plus_load_10 = load i6 %P_plus_addr_10

]]></Node>
<StgValue><ssdm name="P_plus_load_10"/></StgValue>
</operation>

<operation id="1472" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:204 %store_ln148 = store i32 %P_plus_load_10, i6 %P_hat_addr_15

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1473" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:205 %P_plus_load_11 = load i6 %P_plus_addr_11

]]></Node>
<StgValue><ssdm name="P_plus_load_11"/></StgValue>
</operation>

<operation id="1474" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:206 %store_ln148 = store i32 %P_plus_load_11, i6 %P_hat_addr_16

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1475" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:207 %P_plus_load_12 = load i6 %P_plus_addr_12

]]></Node>
<StgValue><ssdm name="P_plus_load_12"/></StgValue>
</operation>

<operation id="1476" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:209 %P_plus_load_13 = load i6 %P_plus_addr_13

]]></Node>
<StgValue><ssdm name="P_plus_load_13"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1477" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:207 %P_plus_load_12 = load i6 %P_plus_addr_12

]]></Node>
<StgValue><ssdm name="P_plus_load_12"/></StgValue>
</operation>

<operation id="1478" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:208 %store_ln148 = store i32 %P_plus_load_12, i6 %P_hat_addr_17

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1479" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:209 %P_plus_load_13 = load i6 %P_plus_addr_13

]]></Node>
<StgValue><ssdm name="P_plus_load_13"/></StgValue>
</operation>

<operation id="1480" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:210 %store_ln148 = store i32 %P_plus_load_13, i6 %P_hat_addr_18

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1481" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:211 %P_plus_load_14 = load i6 %P_plus_addr_14

]]></Node>
<StgValue><ssdm name="P_plus_load_14"/></StgValue>
</operation>

<operation id="1482" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:213 %P_plus_load_15 = load i6 %P_plus_addr_15

]]></Node>
<StgValue><ssdm name="P_plus_load_15"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1483" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:211 %P_plus_load_14 = load i6 %P_plus_addr_14

]]></Node>
<StgValue><ssdm name="P_plus_load_14"/></StgValue>
</operation>

<operation id="1484" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:212 %store_ln148 = store i32 %P_plus_load_14, i6 %P_hat_addr_2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1485" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:213 %P_plus_load_15 = load i6 %P_plus_addr_15

]]></Node>
<StgValue><ssdm name="P_plus_load_15"/></StgValue>
</operation>

<operation id="1486" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:214 %store_ln148 = store i32 %P_plus_load_15, i6 %P_hat_addr_19

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1487" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:215 %P_plus_load_16 = load i6 %P_plus_addr_16

]]></Node>
<StgValue><ssdm name="P_plus_load_16"/></StgValue>
</operation>

<operation id="1488" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:217 %P_plus_load_17 = load i6 %P_plus_addr_17

]]></Node>
<StgValue><ssdm name="P_plus_load_17"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1489" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:215 %P_plus_load_16 = load i6 %P_plus_addr_16

]]></Node>
<StgValue><ssdm name="P_plus_load_16"/></StgValue>
</operation>

<operation id="1490" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:216 %store_ln148 = store i32 %P_plus_load_16, i6 %P_hat_addr_20

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1491" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:217 %P_plus_load_17 = load i6 %P_plus_addr_17

]]></Node>
<StgValue><ssdm name="P_plus_load_17"/></StgValue>
</operation>

<operation id="1492" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:218 %store_ln148 = store i32 %P_plus_load_17, i6 %P_hat_addr_21

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1493" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:219 %P_plus_load_18 = load i6 %P_plus_addr_18

]]></Node>
<StgValue><ssdm name="P_plus_load_18"/></StgValue>
</operation>

<operation id="1494" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:221 %P_plus_load_19 = load i6 %P_plus_addr_19

]]></Node>
<StgValue><ssdm name="P_plus_load_19"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1495" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:219 %P_plus_load_18 = load i6 %P_plus_addr_18

]]></Node>
<StgValue><ssdm name="P_plus_load_18"/></StgValue>
</operation>

<operation id="1496" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:220 %store_ln148 = store i32 %P_plus_load_18, i6 %P_hat_addr_22

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1497" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:221 %P_plus_load_19 = load i6 %P_plus_addr_19

]]></Node>
<StgValue><ssdm name="P_plus_load_19"/></StgValue>
</operation>

<operation id="1498" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:222 %store_ln148 = store i32 %P_plus_load_19, i6 %P_hat_addr_23

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1499" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:223 %P_plus_load_20 = load i6 %P_plus_addr_20

]]></Node>
<StgValue><ssdm name="P_plus_load_20"/></StgValue>
</operation>

<operation id="1500" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:225 %P_plus_load_21 = load i6 %P_plus_addr_21

]]></Node>
<StgValue><ssdm name="P_plus_load_21"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1501" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:223 %P_plus_load_20 = load i6 %P_plus_addr_20

]]></Node>
<StgValue><ssdm name="P_plus_load_20"/></StgValue>
</operation>

<operation id="1502" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:224 %store_ln148 = store i32 %P_plus_load_20, i6 %P_hat_addr_24

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1503" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:225 %P_plus_load_21 = load i6 %P_plus_addr_21

]]></Node>
<StgValue><ssdm name="P_plus_load_21"/></StgValue>
</operation>

<operation id="1504" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:226 %store_ln148 = store i32 %P_plus_load_21, i6 %P_hat_addr_3

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1505" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:227 %P_plus_load_22 = load i6 %P_plus_addr_22

]]></Node>
<StgValue><ssdm name="P_plus_load_22"/></StgValue>
</operation>

<operation id="1506" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:229 %P_plus_load_23 = load i6 %P_plus_addr_23

]]></Node>
<StgValue><ssdm name="P_plus_load_23"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1507" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:227 %P_plus_load_22 = load i6 %P_plus_addr_22

]]></Node>
<StgValue><ssdm name="P_plus_load_22"/></StgValue>
</operation>

<operation id="1508" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:228 %store_ln148 = store i32 %P_plus_load_22, i6 %P_hat_addr_25

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1509" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:229 %P_plus_load_23 = load i6 %P_plus_addr_23

]]></Node>
<StgValue><ssdm name="P_plus_load_23"/></StgValue>
</operation>

<operation id="1510" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:230 %store_ln148 = store i32 %P_plus_load_23, i6 %P_hat_addr_26

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1511" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:231 %P_plus_load_24 = load i6 %P_plus_addr_24

]]></Node>
<StgValue><ssdm name="P_plus_load_24"/></StgValue>
</operation>

<operation id="1512" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:233 %P_plus_load_25 = load i6 %P_plus_addr_25

]]></Node>
<StgValue><ssdm name="P_plus_load_25"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1513" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:231 %P_plus_load_24 = load i6 %P_plus_addr_24

]]></Node>
<StgValue><ssdm name="P_plus_load_24"/></StgValue>
</operation>

<operation id="1514" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:232 %store_ln148 = store i32 %P_plus_load_24, i6 %P_hat_addr_27

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1515" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:233 %P_plus_load_25 = load i6 %P_plus_addr_25

]]></Node>
<StgValue><ssdm name="P_plus_load_25"/></StgValue>
</operation>

<operation id="1516" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:234 %store_ln148 = store i32 %P_plus_load_25, i6 %P_hat_addr_28

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1517" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:235 %P_plus_load_26 = load i6 %P_plus_addr_26

]]></Node>
<StgValue><ssdm name="P_plus_load_26"/></StgValue>
</operation>

<operation id="1518" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:237 %P_plus_load_27 = load i6 %P_plus_addr_27

]]></Node>
<StgValue><ssdm name="P_plus_load_27"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1519" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:235 %P_plus_load_26 = load i6 %P_plus_addr_26

]]></Node>
<StgValue><ssdm name="P_plus_load_26"/></StgValue>
</operation>

<operation id="1520" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:236 %store_ln148 = store i32 %P_plus_load_26, i6 %P_hat_addr_29

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1521" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:237 %P_plus_load_27 = load i6 %P_plus_addr_27

]]></Node>
<StgValue><ssdm name="P_plus_load_27"/></StgValue>
</operation>

<operation id="1522" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:238 %store_ln148 = store i32 %P_plus_load_27, i6 %P_hat_addr_30

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1523" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:239 %P_plus_load_28 = load i6 %P_plus_addr_28

]]></Node>
<StgValue><ssdm name="P_plus_load_28"/></StgValue>
</operation>

<operation id="1524" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:241 %P_plus_load_29 = load i6 %P_plus_addr_29

]]></Node>
<StgValue><ssdm name="P_plus_load_29"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1525" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:239 %P_plus_load_28 = load i6 %P_plus_addr_28

]]></Node>
<StgValue><ssdm name="P_plus_load_28"/></StgValue>
</operation>

<operation id="1526" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:240 %store_ln148 = store i32 %P_plus_load_28, i6 %P_hat_addr_4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1527" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:241 %P_plus_load_29 = load i6 %P_plus_addr_29

]]></Node>
<StgValue><ssdm name="P_plus_load_29"/></StgValue>
</operation>

<operation id="1528" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:242 %store_ln148 = store i32 %P_plus_load_29, i6 %P_hat_addr_31

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1529" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:243 %P_plus_load_30 = load i6 %P_plus_addr_30

]]></Node>
<StgValue><ssdm name="P_plus_load_30"/></StgValue>
</operation>

<operation id="1530" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:245 %P_plus_load_31 = load i6 %P_plus_addr_31

]]></Node>
<StgValue><ssdm name="P_plus_load_31"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1531" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:243 %P_plus_load_30 = load i6 %P_plus_addr_30

]]></Node>
<StgValue><ssdm name="P_plus_load_30"/></StgValue>
</operation>

<operation id="1532" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:244 %store_ln148 = store i32 %P_plus_load_30, i6 %P_hat_addr_32

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1533" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:245 %P_plus_load_31 = load i6 %P_plus_addr_31

]]></Node>
<StgValue><ssdm name="P_plus_load_31"/></StgValue>
</operation>

<operation id="1534" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:246 %store_ln148 = store i32 %P_plus_load_31, i6 %P_hat_addr_33

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1535" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:247 %P_plus_load_32 = load i6 %P_plus_addr_32

]]></Node>
<StgValue><ssdm name="P_plus_load_32"/></StgValue>
</operation>

<operation id="1536" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:249 %P_plus_load_33 = load i6 %P_plus_addr_33

]]></Node>
<StgValue><ssdm name="P_plus_load_33"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1537" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:247 %P_plus_load_32 = load i6 %P_plus_addr_32

]]></Node>
<StgValue><ssdm name="P_plus_load_32"/></StgValue>
</operation>

<operation id="1538" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:248 %store_ln148 = store i32 %P_plus_load_32, i6 %P_hat_addr_34

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1539" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:249 %P_plus_load_33 = load i6 %P_plus_addr_33

]]></Node>
<StgValue><ssdm name="P_plus_load_33"/></StgValue>
</operation>

<operation id="1540" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:250 %store_ln148 = store i32 %P_plus_load_33, i6 %P_hat_addr_35

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1541" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:251 %P_plus_load_34 = load i6 %P_plus_addr_34

]]></Node>
<StgValue><ssdm name="P_plus_load_34"/></StgValue>
</operation>

<operation id="1542" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:253 %P_plus_load_35 = load i6 %P_plus_addr_35

]]></Node>
<StgValue><ssdm name="P_plus_load_35"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1543" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:251 %P_plus_load_34 = load i6 %P_plus_addr_34

]]></Node>
<StgValue><ssdm name="P_plus_load_34"/></StgValue>
</operation>

<operation id="1544" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:252 %store_ln148 = store i32 %P_plus_load_34, i6 %P_hat_addr_36

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1545" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:253 %P_plus_load_35 = load i6 %P_plus_addr_35

]]></Node>
<StgValue><ssdm name="P_plus_load_35"/></StgValue>
</operation>

<operation id="1546" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
matAdd<float, 6, 6>.exit:254 %store_ln148 = store i32 %P_plus_load_35, i6 %P_hat_addr_5

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1547" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0">
<![CDATA[
matAdd<float, 6, 6>.exit:283 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1548" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader:0 %i_3 = phi i11 %add_ln153, void %.split, i11 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1549" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1 %add_ln153 = add i11 %i_3, i11 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="1550" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1551" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:3 %icmp_ln153 = icmp_eq  i11 %i_3, i11 1800

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="1552" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1800, i64 1800, i64 1800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1553" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln153 = br i1 %icmp_ln153, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="1554" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="11">
<![CDATA[
.split:0 %i_3_cast = zext i11 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="1555" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %dout_addr_1 = getelementptr i32 %dout_s, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="dout_addr_1"/></StgValue>
</operation>

<operation id="1556" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="11">
<![CDATA[
.split:3 %dout_load = load i11 %dout_addr_1

]]></Node>
<StgValue><ssdm name="dout_load"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1557" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln153"/></StgValue>
</operation>

<operation id="1558" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="11">
<![CDATA[
.split:3 %dout_load = load i11 %dout_addr_1

]]></Node>
<StgValue><ssdm name="dout_load"/></StgValue>
</operation>

<operation id="1559" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32">
<![CDATA[
.split:4 %bitcast_ln154 = bitcast i32 %dout_load

]]></Node>
<StgValue><ssdm name="bitcast_ln154"/></StgValue>
</operation>

<operation id="1560" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %dout_addr_52 = getelementptr i32 %dout, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="dout_addr_52"/></StgValue>
</operation>

<operation id="1561" st_id="183" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split:6 %store_ln154 = store i32 %bitcast_ln154, i11 %dout_addr_52

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="1562" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1563" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0">
<![CDATA[
:0 %ret_ln156 = ret

]]></Node>
<StgValue><ssdm name="ret_ln156"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
