================================================================================ 
Commit: 6a19f9ea628824aabff7a821291cc6c57dc8f0fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:20:21 2019 +0530 
-------------------------------------------------------------------------------- 
Labelling LKF Bios label 3133

Wed Mar 27 19:44:59 2019 +0530
Original commit date: Wed Mar 27 19:44:59 2019 +0530
Change-Id: I38306ab0214c562f65e977587c466dfe72d963e3
Original commit hash: 194b15d0e1e02c1b9a41ec22e7ffb322d612b1ef

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a9cfe6942b772bf67673296709e0369441fe2d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:20:20 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF_A1] [ES1] [Imaging][LKF_A1 ES1]Green Led lights always glowing in UF camera  IMX351 sensor module in WW10.4 IFWI and during boot time  green led continuously blinks in both sensors and off

Unit test done:
1. SUT is booting with expected behaviour
2. Led of UF camera is not continuosly ON.

Original commit date: Mon Mar 25 19:55:48 2019 +0530
Change-Id: I435e424d4954e81b85bf699a18f2a2f4dd289477
Original commit hash: 571fb7612dc3d41c15f70071b1de8312aaaee13e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/WarrenCovePmic.asl

================================================================================ 
Commit: 710d70e456a2dc450357d35a88d0184188894043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:20:17 2019 +0530 
-------------------------------------------------------------------------------- 
MRC Version 133,15,0,00: Removing Hard Code value of Inputs->CpuStepping in MrcGeneral.c

Tracker-link: NA
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 25 15:10:18 2019 +0530
Change-Id: I5b36bb6e3f45fbb0a9d2ec0bd0f55c69d347fd42
Original commit hash: 9003e907689611a9fc117c9253f44577a4739be1

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf0xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf2xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf3xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf4xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf5xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf6xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89efe97668ae6ec800d9501f5983a51fe1d8775d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:20:12 2019 +0530 
-------------------------------------------------------------------------------- 
ICL to LKF (ww36 - ww08) PCH Changes

Below reviewed ICL PCH related changes, we need to merge in LKF.

SHA1-ID	Title	HSD
c04f7e3af07db822d0f1c5235ce5ead02cce5f70	Platform policy to disable PCH force idle	                    1407501305
8595c47a2b1a5a3f7cc8c22a3bae5990ff1c1e1b	IceLakeSiliconPkg: TestUsbTsLdoShutdown policy to be removed	 1407811102
94dd1131fc56f4cde397a23d49d6add10a3be4a8	Not validate data buffer in SmmSpiHandler	                    1506867194
6055ebb0caa7eba19bf058132f869429e2be46bd	IceLakeSiliconPkg: Merge KBL commit id
                                         123724e6e48608677144e5eafc876527600178a8 BIOS workaround to do
					 speed change earlier for Intel Wireless-AC 9260, so that
					 Endpoint will be in correct state by the time downstream
					 devices configuration is executed.	                           1606680526
6378903d20764d3234254daf8beac42040b9ac9c	[ICL] Add missing function to OcWdtLibNull	                   1406784140
c9cec3f4d4f614cf79ae92d3813e573d6d95d557	Add clarity/specificity to PCH PCI Express Clock Gating Knob
                                         and remove redundant Pch Knob	                                1408396344
472e735342136948c3c92ea041d7a50da4a9d7bd	System hang observed while connecting NvmExpressDxe driver and
                                         if 8259 driver is not included	                               2206278436

UNIT_TEST:
SPI - Booted to OS.
BFX - Booted to OS.

Hsd-es-id: https
Original commit date: Fri Mar 22 09:57:52 2019 +0530
Change-Id: Ife8faaea9c11169c51e438e395adfe84d96fa216
Original commit hash: 173bb55dee9e35294330223381e358b9829d740f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldPlatSamplePkg/Setup/PchSetup.uni
LakeFieldSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
LakeFieldSiliconPkg/Pch/Library/PeiOcWdtLibNull/PeiOcWdtLibNull.c
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c
LakeFieldSiliconPkg/Pch/Spi/Dxe/SpiSmmDxe.c

================================================================================ 
Commit: da4a1a435e3b6b7aa1d889cb6e2453d3a14f77c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:20:08 2019 +0530 
-------------------------------------------------------------------------------- 
[HP DT][ENT19] Offset DCh of Bus0 Dev1F Fun0 can be changed

Need to set SMI_EN_TCO when doing SPI/LPC BIOS WP SMI registration.

Hsd-es-id: 1507119100
Original commit date: Wed Mar 20 16:47:20 2019 +0800
Change-Id: I35923c5bc30807a7e5646466afaaa3a3b2835326
Original commit hash: 012fbcde22bc485860934cc3ac1ff254744cfb48

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: 1e92e3fe0130f8d3142e448db6e5915a1bf6618d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:20:07 2019 +0530 
-------------------------------------------------------------------------------- 
USB IP Version 18.0 BIOS programming update (rev14)

Hsd-es-id: 1807216789
Attestation-link: LakefieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Mar 14 12:54:52 2019 +0100
Change-Id: I7e62a10071e9be74875e74d5f37c04817b9c3747
Original commit hash: 650f96c47017ff9686a7285c549d879f817a5609

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 8b9e16065884d7075eb938267a6545fd597de50d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:20:04 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] ICL Sync Pending Changes till WW35 & WW 28 changes.

SHA ID from b62de4c4b9c57873c22b030b68d17764f2f837f0 to 407fa727d27553f47e0a6514cb790d5db8e302d2

ICl WW28 Changes:

a83c004e73e46228ba47cc547f7ab7bb3bb94c5c   Consume IceLakeSiliconPkgConfig.dsc on PlatformPkg.dsc and FspPkg.dsc
293f13b4b020cf92fcbb8e30c01cd40f5fd8f466   [ICL] Remove obsolete SMBIOS Table Type 10 (On Board Devices Information)
67d30d877ba8a18038700cddaefcce0bcd0777cd   Merge SHA-ID: 5d298703ac4e75b271f3066758224cad8b0244eb CNL BIOS to support CSE ARB SVN commands
8c7abd45e18cf8aa1b21629e0122bbb4a8a32aa2   Move IgfxOpGbda.asl and IgfxOpSbcb.asl out side GSCI()
b62de4c4b9c57873c22b030b68d17764f2f837f0   IceLakeFspPkg: FSP build batch update.

ICL Sync Pending Changes:

aee40d7ceee1717625ffc62f16d7d025651a829b   CPU SMM PCDs implementation clean up
604e3f7fc085b65ba2a2d0df741fb130888976f4   Title: [ICL HaT] BIOS may write uninitialized MOR variable Resolution: Return failure for unknown definitions of TCG MOR
a26a02ed526fd68b746ba91a90493217f2449567   Title: [ICL-U DAILY CI] SUT is hanging at 0E29 post code after disabling cameras in bios with debug bios
18d29d4a1d776d41aed04c0c3fcb55b53e98ca46   IceLakeSiliconPkg: Bios reset at PC 9E06 when Skip System Reset setup option is enabled
e726e8cf80528bf909f7c1ee2881e7be50dc979f   Remove PrepareBaseTools.cmd bat file.

Unit Testing Done:
1. Booting to OS and Shell and S4/S5 for FSP SPI Release/Debug is fine.
2. Booting to OS and Shell and S5 for FSP BFX Release/Debug is fine

Hsd-es-id: 1607063150
Original commit date: Fri Mar 22 01:07:14 2019 +0530
Change-Id: If19343342464e67269f7474d4671edb761619945
Original commit hash: de873cfb18668606348686f0e2e875535919e49e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.c
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.h
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.inf
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmmExtra.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/Tpm.asl
ClientSiliconPkg/BuildFsp.cmd
ClientSiliconPkg/PrepareBaseTools.cmd
LakeFieldFspPkg/BuildFv.cmd
LakeFieldFspPkg/LakeFieldFspPkg.dsc
LakeFieldFspPkg/LakeFieldFspPkgConfig.dsc
LakeFieldPlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
LakeFieldPlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscStrings.h
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
LakeFieldPlatSamplePkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.c
LakeFieldPlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
LakeFieldPlatSamplePkg/PlatformPkg.dec
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldPlatSamplePkg/PlatformPkgConfig.dsc
LakeFieldPlatSamplePkg/Setup/MeSetup.c
LakeFieldPlatSamplePkg/Setup/MeSetup.h
LakeFieldPlatSamplePkg/Setup/MeSetup.hfr
LakeFieldPlatSamplePkg/Setup/MeSetup.uni
LakeFieldPlatSamplePkg/Setup/SetupId.h
LakeFieldPlatSamplePkg/prebuild.bat
LakeFieldPlatSamplePkg/prep.bat
LakeFieldSiliconPkg/LakeFieldSiliconBuild.bat
LakeFieldSiliconPkg/Me/HeciInit/Dxe/HeciFlow.c
LakeFieldSiliconPkg/Me/Include/Library/DxeMeLib.h
LakeFieldSiliconPkg/Me/Include/MeBiosPayloadData.h
LakeFieldSiliconPkg/Me/Include/MkhiMsgs.h
LakeFieldSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
LakeFieldSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
LakeFieldSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpDebugPrint.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiIshInitLib/PeiIshInitLib.inf
LakeFieldSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
LakeFieldSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxOpRn.asl

================================================================================ 
Commit: 4fb08644a0406afa97897540e0b16663f6113881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:56 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] :- ICL Sync for WW36.2 & WW39.2 changes

Below Mentioned ICL check-in's are merged into LKF.

c684c64bb2ce77aacca6824f9dd698bd22b3047f    Resolve BIOS ASSERT after reset at the point that setup varariable exists and InitSetupVariable not set.
aefff4762700eec738e0b6a86cfbb4399544229a    Sync CFL SEC library code to ICL.
825d30f5e3377f6480ef5e05416a62a741b05bfc    ICL-U SDS:SMBIOS Type 3 Values showing Error in Self-Test Tool
df99248c6821ead0b1200706ccde4811d7d2100e    USB Keyboard is still working in PS/2 console with fast boot enabled and PS/2 serial console enabled with COM port support.
d1d9377df816a8fb863f650c5b6aab02b78bc500    [ICL] SMBIOS - remove unnecessary structure SystemInfo1 in SmbiosPlatformInfo.c
ba78683818a271fffd84f3553aacc3b5c9375903    [ICL B1]Need to enable the C6dram knob by default in the official IFWI release  => Already Taken care in LKF, Chandna Confirmed
f1a4609829ab76a5469b3c338edb0949a8f4428d    Fix build issue of "FSP Wrapper(FSP NO API)" build  =>Sync CFL SEC library code to ICL - Previous Check-in Dependent.
d79a53a5285fc105a7b680a8a44619aeead9698b    USB Keyboard is still working in PS/2 console with fast boot enabled and PS/2 serial console enabled with COM port support.
a801f28a4a8d607779cfc8fef9328604f710ab52    Klocwork issues for ICL PCH based on ICL Release_2361_00
c2478e9931aa38092688e3765cf55d094a209057    Title: System will hang after setting MonitorMWait to disable

Unit Testing:
FSP SPI Debug & Release bios Booted to OS
FSP BFX Debug & Release Bios Booted to OS

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1607063117
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Mar 11 12:50:01 2019 +0530
Change-Id: I36e9acd9295bd7361ccfc03ff0c62cf7f2c3a095
Original commit hash: e7b91c6175df41fc6014e028a222277e8a42d0e4

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dsc
LakeFieldFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
LakeFieldPlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
LakeFieldPlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
LakeFieldPlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
LakeFieldPlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
LakeFieldPlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
LakeFieldPlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
LakeFieldPlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
LakeFieldPlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/Setup/CpuSetup.hfr
LakeFieldSiliconPkg/Cpu/Include/CpuRegs.h
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/FspMPlatformSecLib.inf
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/FspSPlatformSecLib.inf
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/FspTPlatformSecLib.inf
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Chipset.i
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Chipset.inc
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/ChipsetNasm.inc
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Flat32.S
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Flat32.asm
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Flat32.nasm
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Platform.i
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/Platform.inc
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/PlatformNasm.inc
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCore.i
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCore.inc
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/Ia32/SecCoreNasm.inc
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.c
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLib.inf
LakeFieldSiliconPkg/Cpu/Library/PlatformSecLib/PlatformSecLibrary.h

================================================================================ 
Commit: be16268edc618954fa78ba5b8bc688f98f9651ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:50 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF RVP PO] [A1 SOC] Memory type & manufacturer info showing as Unknown under Memory Configuration in BIOS.

Verified that Memory type is shown as LPDDR4 in BIOS setup page.

Tracker-link: https://hsdes.intel.com/appstore/article/#/1606784090
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Mar 19 12:11:19 2019 +0530
Change-Id: If3c0dc26ea0a54cd24d63f6d91c0e8e54d1f3c5f
Original commit hash: abaedd63f724d570069267823a18e491866a52a1

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Include/DimmInfo.h
LakeFieldPlatSamplePkg/Setup/DimmInfo.c
LakeFieldPlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 9aa9a85071c3cd9dd4e2ad5b7b4a16dbf18f4cde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:49 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Return safely from ISH CS handler.

 Unit Test :
 Able to return safely from ISH CS handler.

 Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1507013902
 Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Mar 19 12:13:23 2019 +0530
Change-Id: I1731bd84a59b4e38ca3237f3b48783f28cfc4148
Original commit hash: d71346f441135894a26c15c2e332991e4fc2e003

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/EcLite.asl

================================================================================ 
Commit: e9e99ee85e12ded3b70ccf64ba5c9c6025d1b569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:47 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] :- ICL Sync for WW40.2 & WW41.3 changes

Below reviewed ICL check-ins are merged into LKF.

95b6d4a12e48f1112b8c94fa5d591e2ea0b95202  --  Doxygen: Add PackageDocumentTools routine as alternative approach
8f3e40e0103442c8cc48f4a0342f349c437b52b9  --  ICL-U-SDS:Virtual Keyboard not showing after setting EDK Shell as a First Boot Order. -- done
81d1e5a613d8685f2414c68a9c8d56ffddf306a4  --  ICL YN BIOS[B1 Stepping] : System is not booting to BIOS page while pressing F2 at first boot after flashing Performance Bios -- Done
f7850323d3227185fd9c8fc8fcbb346f08ab061f  --  [ICL] Clean up ACPI/ASL warning message -- done
c2c278e3da2cfd786a9b34a3135a7abfd8787a2f  --  [Merging CNL to ICL]Customer reports suspected coding error in pchrootports.c -- Done
51c462ff508057a2f3db41d37f678881f462b047  --  [Merging CNL to ICL][CFL] 3rd Party PCIe device cannot enter L1 state at CFL platform -- Done
830136c23939f59ca4c26c24e089d147d8d120ae  --  Request to reintroduce the knob of GPIO ACPI device enable/disable BIOS policy -- Done
d3921f62eb302e2b102d1e1f2465c5e84084888a  --  Read Clock Frequency showing invalid setting -- Done
9a486073855293629b8d202b3b65a07dea8dc868  --  ICL-SDS/RVP:AES Setup option is missing after disable from CPU Configuration Page-Not having option to enable back. -- Done
c2c278e3da2cfd786a9b34a3135a7abfd8787a2f  --  [Merging CNL to ICL]Customer reports suspected coding error in pchrootports.c -- Done

Unit Testing:
1. SPI & BFX FSP Debug Bios Booting to OS
2. SPI & BFX FSP Release Bios Booting to OS - Restart & Shutdown working fine.

Hsd-es-id: 1507109909
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Thu Mar 14 19:40:28 2019 +0530
Change-Id: Ibe1f4bbb4e4f0dfac227b5e71670353347879dbc
Original commit hash: fca843f3908d84f964ae648e96200b19f2699cb2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl
LakeFieldPlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3I2cTouchDev.asl
LakeFieldPlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
LakeFieldPlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
LakeFieldPlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
LakeFieldPlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
LakeFieldPlatSamplePkg/Setup/Main.vfr
LakeFieldPlatSamplePkg/Setup/PchSetup.c
LakeFieldPlatSamplePkg/Setup/PlatformSetup.uni
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
LakeFieldSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsSpi.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 21ad9da84056cd498e857759ca3e072d97b388df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:43 2019 +0530 
-------------------------------------------------------------------------------- 
Labelling LKF Bios Label 3125 - First Official B0 drop

Fri Mar 22 21:33:05 2019 +0530
Original commit date: Fri Mar 22 21:33:05 2019 +0530
Change-Id: Ifd131a0bb6cc7ce8ffdbc0bf031595c715fd1171
Original commit hash: 533f3fa7c73ab0ba3d1d3ac1437e8cd7c4f14a2d

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d45f497a64ccdb8cb53a2ccfa60fb4af8f05d1a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:41 2019 +0530 
-------------------------------------------------------------------------------- 
Skip the Power button check for Simics and HSLE build.

Hsd-es-id: NA
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 22 11:46:00 2019 +0530
Change-Id: Ie39ba4ad9f9b95aa29ddd71d46125887ff02cbcb
Original commit hash: 3e346a419036d2bcfb45882b07cfed947fc76810

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: b70a3ecb23645be76a24de9ad9f36214d728020e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:39 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF-A1][Security]:FW ISH Pdt Update is not happening from EFI/OS with Harmonized  Standalone Capsule

Veriifed the ISH pdt update with changes ,its happened successfully and booted to OS.

Hsd-es-id: 1507110142
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Thu Mar 21 20:27:59 2019 +0530
Change-Id: I683ac08ba6ecd253c5919a4ab6e097684fcfb7d8
Original commit hash: 442f93c693e8bd5352195b75caf4808ddb0ad4df

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf

================================================================================ 
Commit: 0527fff36772fdb369929093128c5e7be3bf5256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:37 2019 +0530 
-------------------------------------------------------------------------------- 
LKF: Carry forward the WAs from LKF Basedie A0 and A1 to  B0 for power-on

This request came from MVE team and they are aware and confirmed that there
wont be any side effects of having the WA on B0 even though B0 have the
silicon fix. As soon as first boot to OS on B0 completes, we need to review
this and retain the WAs that are only required for B0.

Hsd-es-id: 1607085758
Original commit date: Tue Mar 19 20:31:35 2019 +0530
Change-Id: Idd79653ff1a9b91a98a4a76f1b8712363a7e9d7d
Original commit hash: 86ebb9fc3a5cfd81bde3d1da0aa4c26de29c8ced

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI3cLib.c

================================================================================ 
Commit: c15683be3898ca0790f12ea15e70d3b3784ca8cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:34 2019 +0530 
-------------------------------------------------------------------------------- 
Remove LKF PO Flags around the workaround for Set Variable not updating before reset

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1606898585
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Wed Mar 20 14:55:00 2019 +0530
Change-Id: I5ba25bfa49125cc4b1d0a678b8f4fc7ed29f2aab
Original commit hash: 50af875472dee5450706b024ea7f3f5c4a5d260f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmMisc.c

================================================================================ 
Commit: 8d0cc8d492e3004efcbf47092f735943475cf6dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:32 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Update Processor Revision table for LKF B0

Hsd-es-id: 1607088498
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Thu Mar 21 10:14:03 2019 +0530
Change-Id: If477aceba0bef6fa7bf972e61cb32c03a73c6025
Original commit hash: c0ddc9284bfc04feabaf33bc811437febb07f3c0

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 4f842e681e09bcb8fbc5eee5e2d2842dbba2f907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:29 2019 +0530 
-------------------------------------------------------------------------------- 
MRC Version 133,10,0,00: LKF BStep MRC changes

Tracker-link: NA
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Mar 21 14:34:08 2019 +0530
Change-Id: I7cefe0c35f2d28a1f7f1ffceade523993344af8e
Original commit hash: 08ce6736a91eac13bf18602d4c5ef4227298dc70

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf0xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf2xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf3xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf4xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf5xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf6xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf9xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterStructLkf0xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterStructLkf2xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterStructLkf3xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterStructLkf4xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterStructLkf5xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterStructLkf6xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterStructLkf9xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcStaticGenerated.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 6e64bbc2014ddfadaf2ace95a0dfdfdf297764c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:17 2019 +0530 
-------------------------------------------------------------------------------- 
MRC Version 132,2,2,23: Enabling of DCC causes Bios boot to Hang at Random place

i) Enabling DccTraining for ddrfrequency 4267Mhz.
ii) DccTraining is disbled by default.

Tracker-link: https://hsdes.intel.com/appstore/article/#/2206767148
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Feb 27 09:46:15 2019 +0530
Change-Id: I81a100dbe0e13118973a0ee0fbd6c1b9c754b77b
Original commit hash: 2afa55c93c8985ddfcc5903e98ec6c1fbd18ebb2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LakeFieldFspPkg/Upd/FspmUpd.dsc
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldPlatSamplePkg/Setup/SaSetup.uni
LakeFieldSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcStaticGenerated.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 676161fcd96d3e149e784ab3117ebca54caac415 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:11 2019 +0530 
-------------------------------------------------------------------------------- 
Remove Tier2 mapping check in GPIO APIs that gets & clears GPE status and interrupt status

GPI_IS and GPI_GPE_STS registers reflects the status regardless of Tier1
and Tier2 mapping of the given GPIO pad. And hence removed Tier2 mapping
check from the input validation for the following GPIO APIs
GpioGetGpiIntSts
GpioClearGpiSts
GpioGetGpiGpeSts
GpioClearGpiGpeSts

Hsd-es-id: 1607043986
Original commit date: Tue Feb 26 17:15:08 2019 +0530
Change-Id: I3f27abd3515f0fba48d0b25d2ccff02c93d63e41
Original commit hash: 4f30c7e20bede9362ed5a009806ceae9c9e68223

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c

================================================================================ 
Commit: e2853d93586f0202c2dbcdee9c7c9190035f7874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:10 2019 +0530 
-------------------------------------------------------------------------------- 
LKF:Remove code under LKF_PO_FLAG in PCH RC which was done during A0&A1 power-on.

We had enabled Touch over i2c to unblock A0 and A1 as USB was not working and
only mode of OS input was touch. Now as we have the USB up and THC also
working, there is no need of touch over i2c which is not POR.
With this only Touch inteface supported is Touch controller and is the POR.

Currently PCie Gen2 is supported and Gen3 would be enabled after the PMC FW
fix i.e. HSD#1409021262.

Hsd-es-id: 1607085569
Original commit date: Tue Mar 19 18:54:25 2019 +0530
Change-Id: I061ea3b85a404231a34ebb347fcc42df0d2e2e61
Original commit hash: 9c0185f5c7dd74c53178449af0372a5a15c384a5

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 80d8fc47dd55e7bc7a405a2c418524c4928c630b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:08 2019 +0530 
-------------------------------------------------------------------------------- 
Labelling LKF Bios label 3123

Wed Mar 20 22:48:44 2019 +0530
Original commit date: Wed Mar 20 22:48:44 2019 +0530
Change-Id: I1aa13973854a9b3c11e8199b454e887ad72f06ec
Original commit hash: a2b8d7beafd3c1c648e412d1326f6a102336993e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 90f4c8237f2c99300f5a2c0016268147a3aeaa63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:06 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] AutoRestart is happening when we remove charger while we are in Charging OEMxt

In SxCallBackForCharging function. based on below two condition, we are restarting
system to boot to Charging OEMxt.
1. Charging OEMxt is enabled and Charger is present(mPlatformNvsAreaPtr->PowerState).
By default mPlatformNvsAreaPtr->PowerState) set as 1 in ACPIPlatform.c,so it is restarting,
if we remove charger in charging OEMxt.

Testing:
System is not restarting, after removing charger in charging OEMxt.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1607088116
Attestation-link:LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 20 21:20:56 2019 +0530
Change-Id: I65812ee8b1eace64977ffa942da3fce0c7b091c6
Original commit hash: b103c032b36073479cdfe713751f8bfa7d5650f0

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: 6460d2326c2b6f9f0364879a37f8769062ca6bdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:04 2019 +0530 
-------------------------------------------------------------------------------- 
Need a setup option to de-feature MSFT requirement to "Boot from Sx only on PB press" to allow RTC wake

Verified with this changes system booting to OS without Power Button press.
If you enabled the Setup option "State After G3", Need to Press the Power button system boot to OS.

Hsd-es-id: 1507108857
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 15 10:48:13 2019 +0530
Change-Id: Ie2e04aede8287229928b416f95b7a88b98768601
Original commit hash: 8f6114398d294120bf094a836c31e994aea6b457

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.inf
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: abb7bb47ca4879d8ba77381936ef3d3e8d3eab78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:01 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Use SLP_TYPE register to check S4/S5 when we do S4/S5 from OS.

Modifying logic mistake for SHA-ID c3b367f54257c4541d780430db9abf524f324549

Hsd-es-id: https
Original commit date: Sun Mar 17 16:56:25 2019 +0530
Change-Id: If4e54f626557a7ef419a873d8964787273228c9c
Original commit hash: e727b51603ee3d2c80d4be0f6f231328284a1cbd

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c

================================================================================ 
Commit: d9724cb1d0dec5cf71e24d7bc022a331756863f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:19:00 2019 +0530 
-------------------------------------------------------------------------------- 
Remove PO flag from SaSetup.hfr

Hsd-es-id: No HSD
Original commit date: Tue Mar 19 14:22:01 2019 +0530
Change-Id: I4e7fde8389258558e638ea01aeb03c73808abc7b
Original commit hash: f085ab5925df2b8353365c5aa695489bc9cf4be5

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 62e10195b1619e6ac162c73eab8ce541d5610ea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:57 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] SUT is not entering into Charging OEMxt in External Display

we have added Brightness protocol in depex session,So for external display
Brightness protocol is not installed. because of that charging OEMxt is not loaded.

Testing:
Charging OEMxt is coming in External Display

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1607078493
Attestation-link:LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Mar 19 21:11:38 2019 +0530
Change-Id: I7965f51fb1f3a5fe6159924a4da2d2544e57b16d
Original commit hash: e643b399e6fb14de20e50df36dc505d95f586597

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.inf

================================================================================ 
Commit: 10ebc149a36b387681be7e30dcf58caf197fafbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:56 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF RVP A1] [UFS BIOS] W/A for External FSP and External EDK builds are not booting to BIOS & OS

 Unit Test :
 Able to boot to Os : debug ufs bios

 Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1607081339
 Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Mar 19 20:29:00 2019 +0530
Change-Id: I869d865411202e6577f6591defecf945a7e84dc0
Original commit hash: 7952017db34e751f2dc9d6da1f08a1706c1b5bdd

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/postbuild.bat

================================================================================ 
Commit: 8cc4e86953db6dba7b710ab65200e27fcc7a598a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:54 2019 +0530 
-------------------------------------------------------------------------------- 
LakeFieldSiliconPkg/IshHeciCore: Replace CopyMem with DWORD copy loop

The CopyMem call attempts a 64-bit (QWORD) copy, which is not a valid
access of the HECI device, leading to data corruption. This replaces the
CopyMem call inside IshHeciReceivePacket and IshHeciSend with a DWORD
copy loop.

Hsd-es-id: 2207134443
Attestation-link: LakefieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 18 18:09:52 2019 -0700
Change-Id: Idf1964994702367126c30821455c9d3c7f772d77
Original commit hash: 25923bca3ea27e9950d2876884dc2b9e9d6006a0

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
LakeFieldSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/IshHeciCore.c

================================================================================ 
Commit: e17985b5ee74422a6465c08548ce7136dd6cbcd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:52 2019 +0530 
-------------------------------------------------------------------------------- 
LKF : 64-bit PCI MMIO Read/Write does not work - adding a file missing in Change-Id: Iac6d343ca16e582b38c7e7237c6b371ea5f1b3cc

64-bit MMIO Read/Write does not work for PCI devices.
This needs to be split into 2 DWORD Read/Writes.
- Updated for CPU RC

Hsd-es-id: 2206624665
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx

Original commit date: Mon Mar 11 18:43:23 2019 +0530
Change-Id: I1db8c4e8261ab44ae03759c176bc929d2c6713bf
Original commit hash: 01acd39bc10dab175af9081f40e2898bdf2ecda2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 0a0fe1fdb6898af8b7f005adc01f092b4992538e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:51 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF][ A1 ][19H1][Debug & Trace] [NVMe & UFS] Windbg not connecting through com port (UART)

* Added Missing DBG2 policy for Fsps

Hsd-es-id: 1607076905
Original commit date: Fri Mar 15 12:22:56 2019 -0700
Change-Id: I23824c071a179f7f0b31a40443f914807f16179c
Original commit hash: 4f58daa31c3fdfc87a55172b20a724ce3ae0a714

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 39ffc8f92fdec667a6af6f817aab524e419d5e31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:48 2019 +0530 
-------------------------------------------------------------------------------- 
Revert:: Forcing PL Limits to 0, Even Package TDP FUSE provides some value.

Default tdp_power_of_sku fuse value as per SSKU, PL limits are programmed to non-zero value and in that case we are seeing system freeze with 2 failing signatures so far:
1. Pending transaction in XQ (opcode 0xDF lock)
2. Pending frequency or svid transition in the pcode FSM

Removed WA in BIOS : To unblock volume validation, we will have BIOS to force PL limits to 0 immaterial of the tdp_power_of_sku

Hsd-es-id: 1606787384
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xls
Original commit date: Mon Mar 18 14:57:36 2019 +0530
Change-Id: I73ed8da4f021221c15cdfea93eb8ea69215f2bbc
Original commit hash: ef5b0d5cd406621fd56a5309f7e98ff366b447bd

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 82b6e581e8acd4aff78b6b1dbb64a257cd0e6545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:46 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF A1 PO] RTC date and time saved in BIOS not reflecting in both OS and BIOS level

i) Changed Index and Data register of RTC_IO to 0x70 and 0x71 in TimeAndAlarmDevice.asl
ii) Changed the default value of setup variable SystemTimeAndAlarmSource to ACPI Time and Alarm Device
iii) Changed the RTC write sequence to Year,Month,Day,Hour,Minute,Seconds in PcRtcSetTime()

Unit test done: FSP SPI release BIOS
i) Boot to setup -> Change date and time -> Reset from setup -> Boot to setup (Changes Reflected)->Boot to OS (Changes reflected)
ii) Boot to OS -> Change date and time -> Restart from OS -> Boot to Setup (Changes Reflected) -> Boot to OS (Changes reflected)

Tracker-link: https://hsdes.intel.com/appstore/article/#/1606806754
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 13 17:17:15 2019 +0530
Change-Id: Iebf5b80053c09a357c70f176633e5c8e599992c9
Original commit hash: 3ceb00fdccdb4508808d9967c138e507cc6b35d9

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Fadt/Fadt6.1.h
LakeFieldPlatSamplePkg/Override/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcRtc.c
LakeFieldPlatSamplePkg/Override/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcRtc.h
LakeFieldPlatSamplePkg/Override/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcRtc.uni
LakeFieldPlatSamplePkg/Override/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcRtcEntry.c
LakeFieldPlatSamplePkg/Override/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcRtcExtra.uni
LakeFieldPlatSamplePkg/Override/PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldPlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 6eda0c186508c239de19105613259c81035f54f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:42 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF-SSKU][WW 11.3][CNVi][19h1]Co-ex Manager not enabled in BIOS by default

Unit test done:
1. SUT is booted to OS with UFS-FSP after made Co-Ex Manager enabled by default

Original commit date: Fri Mar 15 18:34:49 2019 +0530
Change-Id: I7d315d0151f645b5c17757bc9bb959906183f4d6
Original commit hash: c2389a21d53074c9c27e79b24407425b89c07e6c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 7c6fb51d44499c33c87e6e3fd2623ea4b2ece9e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:41 2019 +0530 
-------------------------------------------------------------------------------- 
Remove unnecessary PO Flag for CPU

Hsd-es-id: NA
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xls
Original commit date: Mon Mar 18 10:57:57 2019 +0530
Change-Id: I5cc798737744032788b8360aa9c7c56254062dde
Original commit hash: 10e374f815a2de3fe1ba7687f4e7ca0bbaf8e744

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/PeiCpuInitLibFsp.inf
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 25ac53e822d8c2939cb4ba32a2b6dea85804a648 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:39 2019 +0530 
-------------------------------------------------------------------------------- 
LakeFieldSiliconPkg: Replace hard-coded values with enum names

UDK2018 added ProcessorFOEMxly definitions for Intel Core m3/m5/m7 and
ProcessorUpgrade definitions for Socket LGA1151, BGA1356, BGA1440, and
BGA1515.
This commit replaces hard-coded values with the enum names added in
MdePkg.

Hsd-es-id: N/A
Attestation-link: LakefieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 13 15:10:53 2019 -0700
Change-Id: If8bbd2d36990b91cd128de5eceebc50d3073a36d
Original commit hash: 30d79bb3d2508a0598408f52c481f9c153c9ec51

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Cpu/Library/Private/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 7f2acd5e981a981b6a3bdede4275223f80b301af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:37 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Battery Participants (BTY#) do not populate values or Battery Tracker when plugged in
UID should be same b/w Battery reported to OS and DPTF Battery Participants

Tracker-link: https://hsdes.intel.com/appstore/article/#/2206511078
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Mar 14 06:27:55 2019 +0530
Change-Id: I063938df06a4ed1ea5b6ae4fccc1d97e571bbd7c
Original commit hash: d1042171003799850609703e02a026f1c64d846b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Battery1Participant.asl
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Battery2Participant.asl

================================================================================ 
Commit: b68450c44aa58f59848fdca1b0ede38f54f43fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:35 2019 +0530 
-------------------------------------------------------------------------------- 
BIST WA Removal.
ACM has fixed the BIST value in Version 1.8.3. Removing the WA added.

Hsd-es-id: 1606747848
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xls
Original commit date: Wed Mar 13 10:40:11 2019 +0530
Change-Id: I36a9a6d56006e0eab5e474eb40bd5be0f10be0e7
Original commit hash: aab972c3844539a4a0684e07802fcac15a1f675e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dsc
LakeFieldFspPkg/LakeFieldFspPkg.fdf
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldSiliconPkg/Override/UefiCpuPkg/CpuMpPei/CpuBist.c
LakeFieldSiliconPkg/Override/UefiCpuPkg/CpuMpPei/CpuMpPei.c
LakeFieldSiliconPkg/Override/UefiCpuPkg/CpuMpPei/CpuMpPei.h
LakeFieldSiliconPkg/Override/UefiCpuPkg/CpuMpPei/CpuMpPei.inf
LakeFieldSiliconPkg/Override/UefiCpuPkg/CpuMpPei/CpuMpPei.uni
LakeFieldSiliconPkg/Override/UefiCpuPkg/CpuMpPei/CpuMpPeiExtra.uni

================================================================================ 
Commit: 36d532f9030db0a27ef7fc12df3b45b553b6ca31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:32 2019 +0530 
-------------------------------------------------------------------------------- 
[ICL to LKF][ICL_FSP] FSP explicitly make GSPI device in D3 and disable MMIO space if UPD set as PCI mode

* Added Save and Restore in Pci mode
  During Serial Io initialization any device in Pci mode will have its BAR0 assigned.
  if true BAR0, MSE, PMECSR (D0/D3) and PPR reset (MMIO) settings are saved and restored after initialization,

Hsd-es-id: 1606725845
Original commit date: Tue Feb 26 14:24:16 2019 -0800
Change-Id: I72ede996cea013b3b7c73c7db4614fe7e4afdd59
Original commit hash: 7a8386e94489b1e0229126cafc1a16616b05e954

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 771b7c5ee8cd503d678351e0d946facb076801d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:30 2019 +0530 
-------------------------------------------------------------------------------- 
Labelling Bios version 3114

Thu Mar 14 09:12:44 2019 +0530
Original commit date: Thu Mar 14 09:12:44 2019 +0530
Change-Id: I48386c4e2d7a1f679fe5b4f5446b7271fba9543c
Original commit hash: c2c5063baec78f5a1e7232ec9ff3df8f9b6f6418

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f7306311b65ebb9acd4d6e62eb0b4c3c4014ae45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:28 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF-A1] [Automation] [SPI] : SUT is not booting with V3103_00_253 SPI EDK release bios in DAILY CI Build.

Fix I3c iteration during policy update

Hsd-es-id: 1507108020
Original commit date: Wed Mar 13 13:08:47 2019 -0700
Change-Id: I4d3e65a4b6a0188e621c714e48631dcb6760991d
Original commit hash: f129d1afa93ade3e956b2aa05b15a959f745767b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldSiliconPkg/Pch/Include/Private/PchConfigHob.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: 1431a472707ec0692acee9329c938909bad0b1f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:26 2019 +0530 
-------------------------------------------------------------------------------- 
Labelling bios version 3113

Wed Mar 13 20:33:43 2019 +0530
Original commit date: Wed Mar 13 20:33:43 2019 +0530
Change-Id: Ia23ec57fce06acf31e86d26cb3175e24c9796baa
Original commit hash: 4acca92459165dd7ed87f4daea576e6171064f0b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 992be7265289a083a4760c0ae630a2acb600f9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:25 2019 +0530 
-------------------------------------------------------------------------------- 
LKF- Haptics SW support through separate client driver rather than EC-Lite mail box driver.

Unit test done: FSP SPI release BIOS
i)	Booted to OS successfully, Verified restart from OS and reset w
ii)	HPTI device is listed under unknown device in device manager
iii)	Verified that SB.HPTI device is mapped in DSDT table using RW Tool

Tracker-link: https://hsdes.intel.com/appstore/article/#/1606821545
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 13 11:38:18 2019 +0530
Change-Id: I5470b071b6f0ccb61341dc1a6529070896954c67
Original commit hash: fc7b294d850cd1749f5d539f3217cd9aa9bc0ae5

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Haptics.asl
LakeFieldPlatSamplePkg/Include/EcLite.h

================================================================================ 
Commit: 372c35358833fce9daab63a45ddd826c24aabd80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:22 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF RVP] [A1 SOC] LPDDR4 Write DQ DQS Retraining Memory Training option not present under BIOS setup

moving setup option "LPDDR4 Write DQ DQS Retraining" to BIOS/Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/

test cases done:
i) Setup option "LPDDR4 Write DQ DQS Retraining" enabled by default and verified Write DQ/DQS training is executed (LpDdrDqDqsReTraining : 1h) using debug log.
ii) Boot to setup -> Disabled "LPDDR4 Write DQ DQS Retraining" -> Reset from setup -> verified in debug log that Write DQ/DQS training not executed (LpDdrDqDqsReTraining : 0h)

Tracker-link: https://hsdes.intel.com/appstore/article/#/1606930040
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Mar 12 10:36:42 2019 +0530
Change-Id: I7776e44ae6f5cec2235cefd17efc06d92c65859b
Original commit hash: 091a9455cba9dccf6b0abfe13af413f638d2abf9

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldPlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 46ee849ecdea083fc453eb51f0b61c2f2a6c401e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:20 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[LKF RVP A1] ACPI0003 value not present in ACPI dump""

This reverts commit e0cd0a84f35988be1d2536872ab669ebe5b6607c.

Wed Mar 13 15:33:20 2019 +0530
Original commit date: Wed Mar 13 15:33:20 2019 +0530
Original commit hash: bf53554f4c6df72943d82dcc3dd52506ffdeeb72

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/PowerState.asl
LakeFieldPlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
LakeFieldPlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 8896410a6ca1beba81bf85f013acbbd067f87f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:18 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF][SDcard] BIOS to update SDcard configuration for Clk source and DLL setting

Changed the Clock Source and DLL settings as per recommended values -

Tx CMD Delay        (820h)   0x00000505
Tx Data Delay 1     (824h)   0x00000a12
Tx Data Delay 2     (828h)   0x22262727
Rx CMD/Data Delay 1 (82Ch)   0x36393131
Rx CMD/Data Delay 2 (834h)   0x00010022

Hsd-es-id: 1507103681
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Mar 13 11:47:06 2019 +0530
Change-Id: I1b03684dea28e83a81b990d9f18c1cf77e848ec8
Original commit hash: 5fb38b347fd7680c0d2dd5fb38f9c90f609d0a72

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitLkf.c

================================================================================ 
Commit: 7e80fab30d60bcca972d3b5a1032fa12f191902b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:16 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Enable Fault Tolerant BIOS update for SPI

Verified all the BIOS recovery flows on SPI boot are working fine.
Also confirmed Capsule stored on NVME will be used to continue update process and recovered the system in the cases of power-loss conditions.

Unit Test:
Below mentioned Boots are verified, its booted to OS.

SPI:
FSP Debug BIOS
FSP Release BIOS
EDK Debug BIOS
EDK Release BIOS

UFS:
FSP Debug BIOS
FSP Release BIOS
EDK Debug BIOS
EDK Release BIOS

Hsd-es-id: 1607029315
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Sat Feb 9 08:07:49 2019 +0530
Change-Id: I282ebae083975ebc7568b68d32b110ede0d4b9a7
Original commit hash: b24fac18546b291f72397641065e3c85525b3f6f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/BiosInfo/BiosInfo.c
LakeFieldPlatSamplePkg/BiosInfo/BiosInfo.inf
LakeFieldPlatSamplePkg/CapsuleUpdateConfig/BiosUpdateConfigSpi.ini
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfigSpi.ini
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FitBpmGen.bat
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
LakeFieldPlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
LakeFieldPlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
LakeFieldPlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
LakeFieldPlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
LakeFieldPlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/BaseFspWrapperPlatformLib.inf
LakeFieldPlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
LakeFieldPlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
LakeFieldPlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldPlatSamplePkg/Override/DoxygenRpOverride.h
LakeFieldPlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
LakeFieldPlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
LakeFieldPlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/BaseFspWrapperApiLib.inf
LakeFieldPlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
LakeFieldPlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
LakeFieldPlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
LakeFieldPlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatformIcl.inf
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
LakeFieldPlatSamplePkg/PlatformPkg.dec
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldPlatSamplePkg/PlatformPkgConfig.dsc
LakeFieldPlatSamplePkg/postbuild.bat
LakeFieldSiliconPkg/Pch/Include/Library/TopSwapLib.h
LakeFieldSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
LakeFieldSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
LakeFieldSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: 7229eba3ab826ba43354d23c0d9cd8cb0a01e5da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:10 2019 +0530 
-------------------------------------------------------------------------------- 
BIST ASSERT WA removal

Hsd-es-id: 1606747848
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xls
Original commit date: Tue Feb 5 15:42:50 2019 +0530
Change-Id: I34473cd29375f49ef0a47fdccd849dbec3543963
Original commit hash: 6c885d0127c91c89106232d4699e3cef887d21e2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/PeiCpuInitLib.inf

================================================================================ 
Commit: 5f10f617b9cccde278ed23fb3410b2fb8d779352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:07 2019 +0530 
-------------------------------------------------------------------------------- 
Remove MKHI Client support for MCA messages

The MCHI client will be used for BIOS MCA messages. This change removes
HECI messages used to get the MCA client address for the given boot that
were introduced during the transition period of the client change for
backward compability.

Hsd-es-id: 2207077872
Attestation-link: LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 8 11:57:41 2019 -0800
Change-Id: I954985fdf68934f546da558900f6434cb949b8cd
Original commit hash: e1b198697143306bb296ae93784a12db6c6bbe5f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
LakeFieldSiliconPkg/VariableStorage/Dxe/CseVariableStorageCommandQueueRuntimeDxe/CseVariableStorageCommandQueue.c
LakeFieldSiliconPkg/VariableStorage/Library/Private/SmmCseVariableStorageIoLib/CseVariableStorageIoSmm.h
LakeFieldSiliconPkg/VariableStorage/Library/Private/SmmCseVariableStorageIoLib/SmmCseVariableStorageIoLib.c
LakeFieldSiliconPkg/VariableStorage/Library/Private/SmmCseVariableStorageIoLib/SmmCseVariableStorageIoLibGeneralDataRead.c
LakeFieldSiliconPkg/VariableStorage/Library/Private/SmmCseVariableStorageIoLib/SmmCseVariableStorageIoLibGeneralDataWrite.c
LakeFieldSiliconPkg/VariableStorage/Library/Private/SmmCseVariableStorageIoLib/SmmCseVariableStorageIoLibSmmCommandQueue.c

================================================================================ 
Commit: 2580aedd296579a0fb06908c7778d1712fbab276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:05 2019 +0530 
-------------------------------------------------------------------------------- 
FROM_LKFC_A0: Snoop Conflict flow doesn't work with SnpScrub
 - Enable MARS Feature from LKF B0 Step and above.

Hsd-es-id: 1507078908
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xls
Original commit date: Tue Mar 5 22:59:59 2019 +0530
Change-Id: Ia5930bf7b73df004be010c7f3db6ee29d46be4dd
Original commit hash: 0f29b48acb8bbeb9554f357dc2a8a5fa47af0fb9

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 67310440881aa6d06c5dd756209c67a5b62c08b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:03 2019 +0530 
-------------------------------------------------------------------------------- 
Lakefield A0/A1 (CPUID 0x806a0) Unified (uCode+Punit) Production Patch #00c

Hsd-es-id: NoHSD
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xls
Original commit date: Mon Mar 11 11:05:28 2019 +0530
Change-Id: Ib076cabe7b1a1bc2f462b9a051b6c8b1546ec871
Original commit hash: b586197afa45d5d6524399e028536614b94fe4f2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 1dbb5c5408562dc4b467c6f5c8199250f629f143 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:18:01 2019 +0530 
-------------------------------------------------------------------------------- 
[ICL to LKF] UART TRC Part 3 - Add Debug Library support for Uart configuration and higher baud rate benefit

Redesign UART Debug Lib Property usage by adding new librarires and setup option to support UARTs configuration
Fixed Pei Debug Property Lib

Hsd-es-id: 1408348238
Original commit date: Thu Feb 28 13:05:01 2019 -0800
Change-Id: I9b2588bbc6d718abfc9d9a264bfc9458d1847130
Original commit hash: ba2ec471f092727d1ae5b14260d43f15b2ac6f66

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Include/Library/FspSerialIoUartDebugPropertyLib.h
LakeFieldFspPkg/LakeFieldFspPkg.dsc
LakeFieldFspPkg/LakeFieldFspPkg.fdf
LakeFieldFspPkg/Library/FspSerialIoUartDebugPropertyLib/FspSerialIoUartDebugPropertyLib.c
LakeFieldFspPkg/Library/FspSerialIoUartDebugPropertyLib/FspSerialIoUartDebugPropertyLib.inf
LakeFieldFspPkg/Library/SerialPortLib/SerialPortLib.c
LakeFieldFspPkg/Library/SerialPortLib/SerialPortLib.inf
LakeFieldFspPkg/Upd/FspmUpd.dsc
LakeFieldPlatSamplePkg/Include/Library/GetBaudRateLib.h
LakeFieldPlatSamplePkg/Include/Library/SerialIoUartDebugPropertyLib.h
LakeFieldPlatSamplePkg/Include/Setup.h
LakeFieldPlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c
LakeFieldPlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.inf
LakeFieldPlatSamplePkg/Library/DxeSmmSerialPortParameterLib/DxeSmmSerialPortParameterLib.c
LakeFieldPlatSamplePkg/Library/GetBaudRateLib/GetBaudRateLib.c
LakeFieldPlatSamplePkg/Library/GetBaudRateLib/GetBaudRateLib.inf
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
LakeFieldPlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.c
LakeFieldPlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.inf
LakeFieldPlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.c
LakeFieldPlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.inf
LakeFieldPlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.c
LakeFieldPlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.inf
LakeFieldPlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.c
LakeFieldPlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.inf
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/Setup/Setup.inf
LakeFieldPlatSamplePkg/Setup/StatusCodeSetup.hfr
LakeFieldPlatSamplePkg/Setup/StatusCodeSetup.uni
LakeFieldSiliconPkg/Pch/Include/Library/SerialIoUartDebugPropertyPcdLib.h
LakeFieldSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
LakeFieldSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
LakeFieldSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
LakeFieldSiliconPkg/Pch/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.c
LakeFieldSiliconPkg/Pch/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.inf
LakeFieldSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: 3897a847c39b5e85092f2eb5950013a001d6f10c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:54 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF][PO][A1] I3C Instance 1 doesn't work due to SCL being hold as low

Added I3C1 support for GPIO and ACPI related settings.

Hsd-es-id: 1506777951
Original commit date: Tue Mar 5 16:04:50 2019 -0800
Change-Id: I6ba8af0e6f0b287b6e916c1a3281822205553716
Original commit hash: c656d0162754bf53b27264922d914e5eb90bbea2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldPlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldPlatSamplePkg/Setup/AcpiSetup.hfr
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr
LakeFieldPlatSamplePkg/Setup/PchSetup.uni
LakeFieldSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI3c.asl
LakeFieldSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
LakeFieldSiliconPkg/Pch/Include/Library/PchInfoLib.h
LakeFieldSiliconPkg/Pch/Include/PchLimits.h
LakeFieldSiliconPkg/Pch/Include/Private/GpioNativePads.h
LakeFieldSiliconPkg/Pch/Include/Private/PchConfigHob.h
LakeFieldSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibClient.c
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibLkf.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.c
LakeFieldSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: ac2c999e3ad5cabc0ebecd523752fc998fb8a9f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:49 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Use SLP_TYPE register to check S4/S5 when we do S4/S5 from OS.

When we do S4/S5 from OS, we need to boot to charging OEMxt if it is enabled. so for that we are updating NVRAM variable in smmplatform.c and resetting the system. by next boot check NVRAM variable and booting to Charging OEMxt.
but there is issue with updating NVRAM variable in UFS.(https://hsdes.intel.com/appstore/article/#/1606875914)
To avoid above issue,in smmplatform.c just reset the system for S4/S5 and next boot read SLP_TYPE register. it is S4/S5 we can boot to charging OEMxt.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1607070410
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Mar 8 17:18:40 2019 +0530
Change-Id: Icfa8a3be6fa8e8b2ff94a4317dfcf0329701bb27
Original commit hash: c3b367f54257c4541d780430db9abf524f324549

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.inf
LakeFieldPlatSamplePkg/Features/ChargingApplet/PeiChargingApplet/PeiChargingApplet.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/PeiChargingApplet/PeiChargingApplet.inf
LakeFieldPlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
LakeFieldPlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: aebaa37460b25cfe90974cd1ab555961687bdb37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:47 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Logic mistake in PbpWresetCresetPboNvmCase function  in DxeChargingOEMxt.c

if power button is pressed boot to OS always.

Testing:
Booting to OS if power button is pressed.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1607070895
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Sat Mar 9 11:31:18 2019 +0530
Change-Id: Iaa2cfd1a2f019aaa23bd5a1307b696674f072ddf
Original commit hash: d9b3a14540598c552572ae6aed65b14458c8d14e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c

================================================================================ 
Commit: 1e2b94faad0fc96eda8a8d9d4fdc11ad94c4cbbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:45 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] :- ICL Sync for WW37.2 & WW38.2 changes

ICL Sync done for WW37.2 & WW38.2.

Below SHA-ID changes are covered:
9a4fdc9a9c2b03523c9fa86a338a1a22e91865c0    Title: [ICL]- Warning items in Intel SelfTest Execution testfor Fixed MTRRs
47df8e4310d7575c71f778c8509549d8776a87a1    Clean up the platform override of ClientCommonPkg
66fbff5068d75fdd4af0b4d852d7789e7a5b2cc7    Remove _CID for all DPTF PCHP participant in BIOS
7e62f92099e406cd7f016c9c28b462e797aa3c35    [PM][ICL-YN] Hide or Disable BIOS Side PEP Constraint options for PEP EMMC and PEP SDXC are not ICL-YN POR
5a6c278a23aea15590bcf9203b2554e1021d2f0b    ICL Move Cpu Nvs protocol to private folder
2da3ed2eee09f9b60dae002a0a5f8b4bc0c794b0    [ICL-Y][ICL-U][BIOS][ICL-SDS] Pre-OS Virtual keyboard not disappear when tap on it.
80b1d2d7e06cc1e314e585625fee39e124011199    [1x1][ICL-U][RVP][BIOS]:ACPI event viewer error observed during reboot cycling
7f691a1051af49101d8ec253fd3043e7ce91323f    Klocwork issues for Platform based on ICL Release_2361_00
73b0bc10a757fb7b975728240b6a510e862884a3    [ICL] Clean up CpuRestrictedConfig block (HwpReqFastUncoreMsr policy) in ICL codebase Impacted: ICL

Removed the Set HW Req Fast Uncore MSR Enabled & Set Thread Info Fast Uncore MSR Enabled in CPU_POWER_MGMT_RESTRICTED_CONFIG block

Unit Testing:
SPI FSP - Release & Debug booted to OS.
BFX FSP - Release & Debug booted to OS.

Hsd-es-id: 1607062291
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 4 17:13:17 2019 +0530
Change-Id: I8b00a36b6aa5dc0d8a4569f477aa2a33b47c7798
Original commit hash: 4244801d903e119b548f74c58b241f6c73813353

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/VirtualKeyboard.h
ClientCommonPkg/Include/Protocol/VirtualKeyboardLayout.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/Keyboard.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/CapitalLetterKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/DigitKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/FullIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/SimpleIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/SimpleKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/VK_MAP.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboard.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDriver.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDxe.inf
LakeFieldFspPkg/FspInit/Pei/FspInitPreMem.c
LakeFieldPlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Bat0Virt.asl
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
LakeFieldPlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
LakeFieldPlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
LakeFieldPlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
LakeFieldPlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
LakeFieldPlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
LakeFieldPlatSamplePkg/PlatformPkg.fdf
LakeFieldPlatSamplePkg/Setup/CpuSetup.uni
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr
LakeFieldSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl

================================================================================ 
Commit: 1c2958c035d8e6658e085cdf912021a2d2590756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:38 2019 +0530 
-------------------------------------------------------------------------------- 
Unable to install the ITH driver with latest IFWI

Forgot to Modified the year on below check-in files
SHA-ID : 574382285f6d173a4be5ce5163ee375736fbad8a

Hsd-es-id: 1507092736
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 11 10:23:01 2019 +0530
Change-Id: Ia083b9368faccd52fb9b02d40c57a1d940e86192
Original commit hash: ca4ecf271b8c5fd01e2de7bce5b36e7ada268992

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/DebugSetup.hfr
LakeFieldSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c

================================================================================ 
Commit: fbaed66fc18a1eddff9d2aaf6582310923425507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:36 2019 +0530 
-------------------------------------------------------------------------------- 
LKF Heci Runtime driver needs updated Heci Device context before it is hidden

Hsd-es-id: 1607046538
Original commit date: Fri Mar 8 17:23:29 2019 +0530
Change-Id: Ic9de0dbd23adeb387bbf37d594f1616c591d54c3
Original commit hash: 1e75bf57797233cb9995867cf8e0bd07693c0a3c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Me/Library/Private/RuntimeDxeSmmHeciRuntimeLib/SmmHeciRuntimeLib.c
LakeFieldSiliconPkg/Me/Library/Private/RuntimeDxeSmmHeciRuntimeLib/SmmHeciRuntimeLib.inf

================================================================================ 
Commit: 6b3889115e9a59c4a422f570ac9bce634bf51e5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:34 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF][ A1 ][19H1][Debug & Trace] [NVMe] Unable to install the ITH driver with latest IFWI

By Default enabled the PCH Trace Hub Mode for enumerating ITH device in Device manager.
Verified ITH device exposed in Device manager.

Hsd-es-id: 1507092736
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 8 17:42:11 2019 +0530
Change-Id: I2c61019587476d82d691fafcae0829eb103cdbd8
Original commit hash: 574382285f6d173a4be5ce5163ee375736fbad8a

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/DebugSetup.hfr
LakeFieldSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c

================================================================================ 
Commit: d273a2ef726729cb943405deeaf3b3a97e9d8eea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:33 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "LKF HECI#2 is not hidden in BIOS""

This reverts commit 265a5ec5939c2e58b31e8f72dac554772d93bfcd.

Fri Mar 8 17:11:09 2019 +0530
Original commit date: Fri Mar 8 17:11:09 2019 +0530
Original commit hash: 8e71236a929c2be5978d1d6677d1829e9687df28

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dsc
LakeFieldSiliconPkg/Pch/Include/Private/Library/P2sbCommonLib.h
LakeFieldSiliconPkg/Pch/Include/Private/Library/PeiP2sbPrivateLib.h
LakeFieldSiliconPkg/Pch/Include/Private/PchConfigHob.h
LakeFieldSiliconPkg/Pch/Library/Private/BasePchP2sbCommonLib/BasePchP2sbCommonLib.inf
LakeFieldSiliconPkg/Pch/Library/Private/BasePchP2sbCommonLib/P2sbCommonLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiItssLib/PeiItssLibLkf.inf
LakeFieldSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
LakeFieldSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
LakeFieldSiliconPkg/Pch/PchInit/Smm/PchDevicesLockSmm.c
LakeFieldSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
LakeFieldSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
LakeFieldSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
LakeFieldSiliconPkg/SiInit/Pei/SiInit.c
LakeFieldSiliconPkg/SiPkgCommonLib.dsc
LakeFieldSiliconPkg/VariableStorage/Library/Private/SmmCseVariableStorageIoLib/SmmCseVariableStorageIoLib.c

================================================================================ 
Commit: facf0e885629ef5bf608086dfbb90a13075771fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:29 2019 +0530 
-------------------------------------------------------------------------------- 
Integrate latest GOP V1017

Hsd-es-id: 1607064902
Original commit date: Wed Mar 6 09:40:25 2019 +0530
Change-Id: Ibd89edf76a28f17c69d123ecb3c98a164f2e69f7
Original commit hash: a7a4af364d7440c3666f49998dedb9e7fbae919d

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspBinPkg/SampleCode/Vbt/Vbt.bsf
LakeFieldFspBinPkg/SampleCode/Vbt/VbtBoeMipi.bin
LakeFieldFspBinPkg/SampleCode/Vbt/VbtSimics.bin
LakeFieldFspBinPkg/SampleCode/Vbt/VbtTianmaMipi.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtBoeMipi.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtSimics.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtTianmaMipi.bin
LakeFieldSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
LakeFieldSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
LakeFieldSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: 42cc88cceed28d18240f2115c8c8328fc7e7e08e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 10 17:17:27 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] AC Power Status and Battery Status are wrong in CapsuleUpdate Policy

Verified the AC Power and Battery status.

Hsd-es-id: 1607055730
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 4 10:03:30 2019 +0530
Change-Id: Ia319f240b2e5c735b98d0b1e4652071e91c01a23
Original commit hash: 1c8fe599dce11103a58b6bf9b7a03cb510f79507

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
LakeFieldPlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c
LakeFieldPlatSamplePkg/Include/Library/EcLiteMiscLib.h
LakeFieldPlatSamplePkg/Library/BaseEcLiteMiscLib/BaseEcLiteMiscLib.c
