

================================================================
== Vitis HLS Report for 'diffeq'
================================================================
* Date:           Mon Jan 23 16:09:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        diffeq_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |        ?|        ?|        37|         28|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     86|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   17|    1602|   2868|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    316|    -|
|Register         |        -|    -|     801|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   17|    2403|   3270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U1  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U4         |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U3       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |dsub_64ns_64ns_64_7_full_dsp_1_U2      |dsub_64ns_64ns_64_7_full_dsp_1      |        0|   3|  630|  1141|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  17| 1602|  2868|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |and_ln6_1_fu_226_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln6_fu_221_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_223      |       and|   0|  0|   2|           1|           1|
    |ap_condition_658      |       and|   0|  0|   2|           1|           1|
    |ap_condition_662      |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_1_fu_209_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln6_2_fu_149_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln6_3_fu_155_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln6_fu_203_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln6_1_fu_161_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln6_fu_215_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  86|         134|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  130|         29|    1|         29|
    |ap_done_int                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_sig_allocacmp_u_assign_load  |    9|          2|   64|        128|
    |ap_sig_allocacmp_x_assign_load  |    9|          2|   64|        128|
    |grp_fu_104_p0                   |   31|          6|   64|        384|
    |grp_fu_104_p1                   |   20|          4|   64|        256|
    |grp_fu_96_opcode                |   14|          3|    2|          6|
    |grp_fu_96_p0                    |   20|          4|   64|        256|
    |grp_fu_96_p1                    |   20|          4|   64|        256|
    |u_assign_fu_62                  |    9|          2|   64|        128|
    |x_assign_fu_54                  |    9|          2|   64|        128|
    |y_assign_fu_58                  |    9|          2|   64|        128|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  316|         68|  583|       1835|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln6_1_reg_303            |   1|   0|    1|          0|
    |ap_CS_fsm                    |  28|   0|   28|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |dx_read_reg_284              |  64|   0|   64|          0|
    |mul6_reg_320                 |  64|   0|   64|          0|
    |or_ln6_1_reg_290             |   1|   0|    1|          0|
    |reg_114                      |  64|   0|   64|          0|
    |reg_120                      |  64|   0|   64|          0|
    |reg_125                      |  64|   0|   64|          0|
    |u1_reg_325                   |  64|   0|   64|          0|
    |u_assign_fu_62               |  64|   0|   64|          0|
    |u_assign_load_reg_313        |  64|   0|   64|          0|
    |x_assign_fu_54               |  64|   0|   64|          0|
    |x_assign_load_reg_295        |  64|   0|   64|          0|
    |y_assign_fu_58               |  64|   0|   64|          0|
    |y_assign_load_reg_307        |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 801|   0|  801|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        diffeq|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        diffeq|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        diffeq|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        diffeq|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        diffeq|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        diffeq|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|        diffeq|  return value|
|x          |   in|   64|     ap_none|             x|        scalar|
|dx         |   in|   64|     ap_none|            dx|        scalar|
|u          |   in|   64|     ap_none|             u|        scalar|
|a          |   in|   64|     ap_none|             a|        scalar|
|clock      |   in|   64|     ap_none|         clock|        scalar|
|y          |   in|   64|     ap_none|             y|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

