FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"PULSE_IN_ANAL<0..11>";
2"SCOPE_OUT_ANAL<0..7>";
3"CAEN_OUT_ANAL<0..7>";
4"SYNC24_LVDS_N";
5"SYNC_LVDS_N";
6"SYNC24_LVDS_P";
7"SYNC_LVDS_P";
8"GT_NIM";
%"CAEN_DIGITAL_PORTS"
"1","(-750,3450)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"SYNC24_LVDS_N \B"
VHDL_MODE"IN"4;
"SYNC24_LVDS_P"
VHDL_MODE"IN"6;
"SYNC_LVDS_N \B"
VHDL_MODE"IN"5;
"SYNC_LVDS_P"
VHDL_MODE"IN"7;
"GT_NIM"
VHDL_MODE"IN"8;
%"INPORT"
"1","(-1825,3675)","0","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"CAEN_ANALOG_PORTS"
"1","(-1100,1875)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"OUT"1;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"IN"2;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"IN"3;
%"OUTPORT"
"1","(-25,2125)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"INPORT"
"1","(-2500,2200)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-2500,2300)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(-1825,3375)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-1825,3425)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-1825,3525)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-1825,3600)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
END.
