#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc9b780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc9b910 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0xc93c80 .functor NOT 1, L_0xcca260, C4<0>, C4<0>, C4<0>;
L_0xcc9fc0 .functor XOR 2, L_0xcc9e80, L_0xcc9f20, C4<00>, C4<00>;
L_0xcca150 .functor XOR 2, L_0xcc9fc0, L_0xcca080, C4<00>, C4<00>;
v0xcc7730_0 .net *"_ivl_10", 1 0, L_0xcca080;  1 drivers
v0xcc7830_0 .net *"_ivl_12", 1 0, L_0xcca150;  1 drivers
v0xcc7910_0 .net *"_ivl_2", 1 0, L_0xcc9de0;  1 drivers
v0xcc79d0_0 .net *"_ivl_4", 1 0, L_0xcc9e80;  1 drivers
v0xcc7ab0_0 .net *"_ivl_6", 1 0, L_0xcc9f20;  1 drivers
v0xcc7be0_0 .net *"_ivl_8", 1 0, L_0xcc9fc0;  1 drivers
v0xcc7cc0_0 .var "clk", 0 0;
v0xcc7d60_0 .net "in", 2 0, v0xcc5f80_0;  1 drivers
v0xcc7e00_0 .net "out_dut", 1 0, L_0xcc9270;  1 drivers
v0xcc7ec0_0 .net "out_ref", 1 0, L_0xcc8c60;  1 drivers
v0xcc7f90_0 .var/2u "stats1", 159 0;
v0xcc8050_0 .var/2u "strobe", 0 0;
v0xcc8110_0 .net "tb_match", 0 0, L_0xcca260;  1 drivers
v0xcc81d0_0 .net "tb_mismatch", 0 0, L_0xc93c80;  1 drivers
v0xcc8290_0 .net "wavedrom_enable", 0 0, v0xcc6040_0;  1 drivers
v0xcc8360_0 .net "wavedrom_title", 511 0, v0xcc60e0_0;  1 drivers
L_0xcc9de0 .concat [ 2 0 0 0], L_0xcc8c60;
L_0xcc9e80 .concat [ 2 0 0 0], L_0xcc8c60;
L_0xcc9f20 .concat [ 2 0 0 0], L_0xcc9270;
L_0xcca080 .concat [ 2 0 0 0], L_0xcc8c60;
L_0xcca260 .cmp/eeq 2, L_0xcc9de0, L_0xcca150;
S_0xc9baa0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0xc9b910;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0xc93ef0_0 .net *"_ivl_1", 0 0, L_0xcc8490;  1 drivers
L_0x7f40e2fd5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc93f90_0 .net *"_ivl_11", 0 0, L_0x7f40e2fd5060;  1 drivers
v0xc880b0_0 .net *"_ivl_12", 1 0, L_0xcc8900;  1 drivers
v0xcc4eb0_0 .net *"_ivl_15", 0 0, L_0xcc8a40;  1 drivers
v0xcc4f90_0 .net *"_ivl_16", 1 0, L_0xcc8b20;  1 drivers
L_0x7f40e2fd50a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xcc50c0_0 .net *"_ivl_19", 0 0, L_0x7f40e2fd50a8;  1 drivers
v0xcc51a0_0 .net *"_ivl_2", 1 0, L_0xcc85f0;  1 drivers
L_0x7f40e2fd5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xcc5280_0 .net *"_ivl_5", 0 0, L_0x7f40e2fd5018;  1 drivers
v0xcc5360_0 .net *"_ivl_7", 0 0, L_0xcc86c0;  1 drivers
v0xcc5440_0 .net *"_ivl_8", 1 0, L_0xcc8760;  1 drivers
v0xcc5520_0 .net "in", 2 0, v0xcc5f80_0;  alias, 1 drivers
v0xcc5600_0 .net "out", 1 0, L_0xcc8c60;  alias, 1 drivers
L_0xcc8490 .part v0xcc5f80_0, 0, 1;
L_0xcc85f0 .concat [ 1 1 0 0], L_0xcc8490, L_0x7f40e2fd5018;
L_0xcc86c0 .part v0xcc5f80_0, 1, 1;
L_0xcc8760 .concat [ 1 1 0 0], L_0xcc86c0, L_0x7f40e2fd5060;
L_0xcc8900 .arith/sum 2, L_0xcc85f0, L_0xcc8760;
L_0xcc8a40 .part v0xcc5f80_0, 2, 1;
L_0xcc8b20 .concat [ 1 1 0 0], L_0xcc8a40, L_0x7f40e2fd50a8;
L_0xcc8c60 .arith/sum 2, L_0xcc8900, L_0xcc8b20;
S_0xcc5740 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0xc9b910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xcc5ec0_0 .net "clk", 0 0, v0xcc7cc0_0;  1 drivers
v0xcc5f80_0 .var "in", 2 0;
v0xcc6040_0 .var "wavedrom_enable", 0 0;
v0xcc60e0_0 .var "wavedrom_title", 511 0;
E_0xc97b30/0 .event negedge, v0xcc5ec0_0;
E_0xc97b30/1 .event posedge, v0xcc5ec0_0;
E_0xc97b30 .event/or E_0xc97b30/0, E_0xc97b30/1;
E_0xc977a0 .event negedge, v0xcc5ec0_0;
E_0xc97b70 .event posedge, v0xcc5ec0_0;
S_0xcc59c0 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0xcc5740;
 .timescale -12 -12;
v0xcc5bc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcc5cc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0xcc5740;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcc6220 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0xc9b910;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
L_0xc87fe0 .functor XOR 1, L_0xcc8e40, L_0xcc8ee0, C4<0>, C4<0>;
L_0xc9c240 .functor XOR 1, L_0xc87fe0, L_0xcc9130, C4<0>, C4<0>;
L_0xc94540 .functor AND 1, L_0xcc93e0, L_0xcc9480, C4<1>, C4<1>;
L_0xcc9790 .functor AND 1, L_0xcc9600, L_0xcc96a0, C4<1>, C4<1>;
L_0xcc98d0 .functor OR 1, L_0xc94540, L_0xcc9790, C4<0>, C4<0>;
L_0xcc9b80 .functor AND 1, L_0xcc99e0, L_0xcc9a80, C4<1>, C4<1>;
L_0xcc9c80 .functor OR 1, L_0xcc98d0, L_0xcc9b80, C4<0>, C4<0>;
v0xcc6450_0 .net *"_ivl_10", 0 0, L_0xc9c240;  1 drivers
v0xcc6550_0 .net *"_ivl_16", 0 0, L_0xcc93e0;  1 drivers
v0xcc6630_0 .net *"_ivl_18", 0 0, L_0xcc9480;  1 drivers
v0xcc66f0_0 .net *"_ivl_19", 0 0, L_0xc94540;  1 drivers
v0xcc67d0_0 .net *"_ivl_22", 0 0, L_0xcc9600;  1 drivers
v0xcc6900_0 .net *"_ivl_24", 0 0, L_0xcc96a0;  1 drivers
v0xcc69e0_0 .net *"_ivl_25", 0 0, L_0xcc9790;  1 drivers
v0xcc6ac0_0 .net *"_ivl_27", 0 0, L_0xcc98d0;  1 drivers
v0xcc6ba0_0 .net *"_ivl_3", 0 0, L_0xcc8e40;  1 drivers
v0xcc6d10_0 .net *"_ivl_30", 0 0, L_0xcc99e0;  1 drivers
v0xcc6df0_0 .net *"_ivl_32", 0 0, L_0xcc9a80;  1 drivers
v0xcc6ed0_0 .net *"_ivl_33", 0 0, L_0xcc9b80;  1 drivers
v0xcc6fb0_0 .net *"_ivl_35", 0 0, L_0xcc9c80;  1 drivers
v0xcc7090_0 .net *"_ivl_5", 0 0, L_0xcc8ee0;  1 drivers
v0xcc7170_0 .net *"_ivl_6", 0 0, L_0xc87fe0;  1 drivers
v0xcc7250_0 .net *"_ivl_9", 0 0, L_0xcc9130;  1 drivers
v0xcc7330_0 .net "in", 2 0, v0xcc5f80_0;  alias, 1 drivers
v0xcc73f0_0 .net "out", 1 0, L_0xcc9270;  alias, 1 drivers
L_0xcc8e40 .part v0xcc5f80_0, 2, 1;
L_0xcc8ee0 .part v0xcc5f80_0, 1, 1;
L_0xcc9130 .part v0xcc5f80_0, 0, 1;
L_0xcc9270 .concat8 [ 1 1 0 0], L_0xcc9c80, L_0xc9c240;
L_0xcc93e0 .part v0xcc5f80_0, 2, 1;
L_0xcc9480 .part v0xcc5f80_0, 1, 1;
L_0xcc9600 .part v0xcc5f80_0, 2, 1;
L_0xcc96a0 .part v0xcc5f80_0, 0, 1;
L_0xcc99e0 .part v0xcc5f80_0, 1, 1;
L_0xcc9a80 .part v0xcc5f80_0, 0, 1;
S_0xcc7530 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0xc9b910;
 .timescale -12 -12;
E_0xc829f0 .event anyedge, v0xcc8050_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcc8050_0;
    %nor/r;
    %assign/vec4 v0xcc8050_0, 0;
    %wait E_0xc829f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xcc5740;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xcc5f80_0, 0;
    %wait E_0xc977a0;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc97b70;
    %load/vec4 v0xcc5f80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xcc5f80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xc977a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xcc5cc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc97b30;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0xcc5f80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xc9b910;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc7cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc8050_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xc9b910;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xcc7cc0_0;
    %inv;
    %store/vec4 v0xcc7cc0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xc9b910;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcc5ec0_0, v0xcc81d0_0, v0xcc7d60_0, v0xcc7ec0_0, v0xcc7e00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xc9b910;
T_7 ;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xc9b910;
T_8 ;
    %wait E_0xc97b30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcc7f90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7f90_0, 4, 32;
    %load/vec4 v0xcc8110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7f90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcc7f90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7f90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xcc7ec0_0;
    %load/vec4 v0xcc7ec0_0;
    %load/vec4 v0xcc7e00_0;
    %xor;
    %load/vec4 v0xcc7ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7f90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xcc7f90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7f90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/popcount3/iter0/response3/top_module.sv";
