
DevBoard_7Segment.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
<<<<<<< .mine
  0 .text         00001758  00000000  00000000  000000b4  2**1
||||||| .r36
  0 .text         00001732  00000000  00000000  000000b4  2**1
=======
  0 .text         0000182c  00000000  00000000  000000b4  2**1
>>>>>>> .r38
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
<<<<<<< .mine
  1 .data         000000a2  00800060  00001758  0000180c  2**0
||||||| .r36
  1 .data         0000009c  00800060  00001732  000017e6  2**0
=======
  1 .data         000000b2  00800060  0000182c  000018e0  2**0
>>>>>>> .r38
                  CONTENTS, ALLOC, LOAD, DATA
<<<<<<< .mine
  2 .bss          0000052d  00800102  00800102  000018ae  2**0
||||||| .r36
  2 .bss          0000052f  008000fc  008000fc  00001882  2**0
=======
  2 .bss          00000540  00800112  00800112  00001992  2**0
>>>>>>> .r38
                  ALLOC
<<<<<<< .mine
  3 .eeprom       00000001  00810000  00810000  000018ae  2**0
||||||| .r36
  3 .eeprom       00000001  00810000  00810000  00001882  2**0
=======
  3 .eeprom       00000001  00810000  00810000  00001992  2**0
>>>>>>> .r38
                  CONTENTS, ALLOC, LOAD, DATA
<<<<<<< .mine
  4 .stab         00000024  00000000  00000000  000018b0  2**2
||||||| .r36
  4 .stab         00000024  00000000  00000000  00001884  2**2
=======
  4 .stab         00000024  00000000  00000000  00001994  2**2
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  5 .stabstr      0000002a  00000000  00000000  000018d4  2**0
||||||| .r36
  5 .stabstr      0000002a  00000000  00000000  000018a8  2**0
=======
  5 .stabstr      0000002a  00000000  00000000  000019b8  2**0
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  6 .comment      00000030  00000000  00000000  000018fe  2**0
||||||| .r36
  6 .comment      00000030  00000000  00000000  000018d2  2**0
=======
  6 .comment      00000030  00000000  00000000  000019e2  2**0
>>>>>>> .r38
                  CONTENTS, READONLY
<<<<<<< .mine
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001930  2**2
||||||| .r36
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001904  2**2
=======
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001a14  2**2
>>>>>>> .r38
                  CONTENTS, READONLY
<<<<<<< .mine
  8 .debug_aranges 00000360  00000000  00000000  00001970  2**3
||||||| .r36
  8 .debug_aranges 00000368  00000000  00000000  00001940  2**3
=======
  8 .debug_aranges 00000398  00000000  00000000  00001a50  2**3
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  9 .debug_info   00003e60  00000000  00000000  00001cd0  2**0
||||||| .r36
  9 .debug_info   00003e60  00000000  00000000  00001ca8  2**0
=======
  9 .debug_info   00004161  00000000  00000000  00001de8  2**0
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 10 .debug_abbrev 00001470  00000000  00000000  00005b30  2**0
||||||| .r36
 10 .debug_abbrev 0000147f  00000000  00000000  00005b08  2**0
=======
 10 .debug_abbrev 00001582  00000000  00000000  00005f49  2**0
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 11 .debug_line   00002126  00000000  00000000  00006fa0  2**0
||||||| .r36
 11 .debug_line   00002167  00000000  00000000  00006f87  2**0
=======
 11 .debug_line   000023dc  00000000  00000000  000074cb  2**0
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 12 .debug_frame  000008ac  00000000  00000000  000090c8  2**2
||||||| .r36
 12 .debug_frame  000008a8  00000000  00000000  000090f0  2**2
=======
 12 .debug_frame  0000090c  00000000  00000000  000098a8  2**2
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 13 .debug_str    0000109b  00000000  00000000  00009974  2**0
||||||| .r36
 13 .debug_str    000010c6  00000000  00000000  00009998  2**0
=======
 13 .debug_str    0000118a  00000000  00000000  0000a1b4  2**0
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 14 .debug_loc    00002d54  00000000  00000000  0000aa0f  2**0
||||||| .r36
 14 .debug_loc    00002d20  00000000  00000000  0000aa5e  2**0
=======
 14 .debug_loc    00002eb6  00000000  00000000  0000b33e  2**0
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 15 .debug_ranges 000002e8  00000000  00000000  0000d763  2**0
||||||| .r36
 15 .debug_ranges 000002d8  00000000  00000000  0000d77e  2**0
=======
 15 .debug_ranges 000002f8  00000000  00000000  0000e1f4  2**0
>>>>>>> .r38
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__ctors_end>
       4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
       8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
       c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      10:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      14:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      18:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
<<<<<<< .mine
      1c:	0c 94 c9 08 	jmp	0x1192	; 0x1192 <__vector_7>
||||||| .r36
      1c:	0c 94 b6 08 	jmp	0x116c	; 0x116c <__vector_7>
=======
      1c:	0c 94 33 09 	jmp	0x1266	; 0x1266 <__vector_7>
>>>>>>> .r38
      20:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      24:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      28:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      2c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      30:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
<<<<<<< .mine
      34:	0c 94 a1 04 	jmp	0x942	; 0x942 <__vector_13>
      38:	0c 94 cc 04 	jmp	0x998	; 0x998 <__vector_14>
||||||| .r36
      34:	0c 94 99 04 	jmp	0x932	; 0x932 <__vector_13>
      38:	0c 94 c4 04 	jmp	0x988	; 0x988 <__vector_14>
=======
      34:	0c 94 b5 04 	jmp	0x96a	; 0x96a <__vector_13>
      38:	0c 94 e0 04 	jmp	0x9c0	; 0x9c0 <__vector_14>
>>>>>>> .r38
      3c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      40:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      44:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      48:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      4c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      50:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
<<<<<<< .mine
      54:	c7 02       	muls	r28, r23
      56:	f2 02       	muls	r31, r18
      58:	f2 02       	muls	r31, r18
      5a:	f2 02       	muls	r31, r18
      5c:	f2 02       	muls	r31, r18
      5e:	cd 02       	muls	r28, r29
      60:	f2 02       	muls	r31, r18
      62:	f2 02       	muls	r31, r18
      64:	f2 02       	muls	r31, r18
      66:	f2 02       	muls	r31, r18
      68:	d2 02       	muls	r29, r18
      6a:	f2 02       	muls	r31, r18
      6c:	f2 02       	muls	r31, r18
      6e:	f2 02       	muls	r31, r18
      70:	f2 02       	muls	r31, r18
      72:	d8 02       	muls	r29, r24
      74:	f2 02       	muls	r31, r18
      76:	f2 02       	muls	r31, r18
      78:	f2 02       	muls	r31, r18
      7a:	f2 02       	muls	r31, r18
      7c:	dd 02       	muls	r29, r29
      7e:	f2 02       	muls	r31, r18
      80:	f2 02       	muls	r31, r18
      82:	f2 02       	muls	r31, r18
      84:	f2 02       	muls	r31, r18
      86:	e3 02       	muls	r30, r19
      88:	f2 02       	muls	r31, r18
      8a:	f2 02       	muls	r31, r18
      8c:	f2 02       	muls	r31, r18
      8e:	f2 02       	muls	r31, r18
      90:	e8 02       	muls	r30, r24
      92:	f2 02       	muls	r31, r18
      94:	f2 02       	muls	r31, r18
      96:	f2 02       	muls	r31, r18
      98:	f2 02       	muls	r31, r18
      9a:	ee 02       	muls	r30, r30
||||||| .r36
      54:	bf 02       	muls	r27, r31
      56:	ea 02       	muls	r30, r26
      58:	ea 02       	muls	r30, r26
      5a:	ea 02       	muls	r30, r26
      5c:	ea 02       	muls	r30, r26
      5e:	c5 02       	muls	r28, r21
      60:	ea 02       	muls	r30, r26
      62:	ea 02       	muls	r30, r26
      64:	ea 02       	muls	r30, r26
      66:	ea 02       	muls	r30, r26
      68:	ca 02       	muls	r28, r26
      6a:	ea 02       	muls	r30, r26
      6c:	ea 02       	muls	r30, r26
      6e:	ea 02       	muls	r30, r26
      70:	ea 02       	muls	r30, r26
      72:	d0 02       	muls	r29, r16
      74:	ea 02       	muls	r30, r26
      76:	ea 02       	muls	r30, r26
      78:	ea 02       	muls	r30, r26
      7a:	ea 02       	muls	r30, r26
      7c:	d5 02       	muls	r29, r21
      7e:	ea 02       	muls	r30, r26
      80:	ea 02       	muls	r30, r26
      82:	ea 02       	muls	r30, r26
      84:	ea 02       	muls	r30, r26
      86:	db 02       	muls	r29, r27
      88:	ea 02       	muls	r30, r26
      8a:	ea 02       	muls	r30, r26
      8c:	ea 02       	muls	r30, r26
      8e:	ea 02       	muls	r30, r26
      90:	e0 02       	muls	r30, r16
      92:	ea 02       	muls	r30, r26
      94:	ea 02       	muls	r30, r26
      96:	ea 02       	muls	r30, r26
      98:	ea 02       	muls	r30, r26
      9a:	e6 02       	muls	r30, r22
=======
      54:	db 02       	muls	r29, r27
      56:	06 03       	mulsu	r16, r22
      58:	06 03       	mulsu	r16, r22
      5a:	06 03       	mulsu	r16, r22
      5c:	06 03       	mulsu	r16, r22
      5e:	e1 02       	muls	r30, r17
      60:	06 03       	mulsu	r16, r22
      62:	06 03       	mulsu	r16, r22
      64:	06 03       	mulsu	r16, r22
      66:	06 03       	mulsu	r16, r22
      68:	e6 02       	muls	r30, r22
      6a:	06 03       	mulsu	r16, r22
      6c:	06 03       	mulsu	r16, r22
      6e:	06 03       	mulsu	r16, r22
      70:	06 03       	mulsu	r16, r22
      72:	ec 02       	muls	r30, r28
      74:	06 03       	mulsu	r16, r22
      76:	06 03       	mulsu	r16, r22
      78:	06 03       	mulsu	r16, r22
      7a:	06 03       	mulsu	r16, r22
      7c:	f1 02       	muls	r31, r17
      7e:	06 03       	mulsu	r16, r22
      80:	06 03       	mulsu	r16, r22
      82:	06 03       	mulsu	r16, r22
      84:	06 03       	mulsu	r16, r22
      86:	f7 02       	muls	r31, r23
      88:	06 03       	mulsu	r16, r22
      8a:	06 03       	mulsu	r16, r22
      8c:	06 03       	mulsu	r16, r22
      8e:	06 03       	mulsu	r16, r22
      90:	fc 02       	muls	r31, r28
      92:	06 03       	mulsu	r16, r22
      94:	06 03       	mulsu	r16, r22
      96:	06 03       	mulsu	r16, r22
      98:	06 03       	mulsu	r16, r22
      9a:	02 03       	mulsu	r16, r18
>>>>>>> .r38

0000009c <__ctors_end>:
      9c:	11 24       	eor	r1, r1
      9e:	1f be       	out	0x3f, r1	; 63
      a0:	cf e5       	ldi	r28, 0x5F	; 95
      a2:	d8 e0       	ldi	r29, 0x08	; 8
      a4:	de bf       	out	0x3e, r29	; 62
      a6:	cd bf       	out	0x3d, r28	; 61

000000a8 <__do_copy_data>:
      a8:	11 e0       	ldi	r17, 0x01	; 1
      aa:	a0 e6       	ldi	r26, 0x60	; 96
      ac:	b0 e0       	ldi	r27, 0x00	; 0
<<<<<<< .mine
      ae:	e8 e5       	ldi	r30, 0x58	; 88
      b0:	f7 e1       	ldi	r31, 0x17	; 23
||||||| .r36
      ae:	e2 e3       	ldi	r30, 0x32	; 50
      b0:	f7 e1       	ldi	r31, 0x17	; 23
=======
      ae:	ec e2       	ldi	r30, 0x2C	; 44
      b0:	f8 e1       	ldi	r31, 0x18	; 24
>>>>>>> .r38
      b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x10>
      b4:	05 90       	lpm	r0, Z+
      b6:	0d 92       	st	X+, r0
<<<<<<< .mine
      b8:	a2 30       	cpi	r26, 0x02	; 2
||||||| .r36
      b8:	ac 3f       	cpi	r26, 0xFC	; 252
=======
      b8:	a2 31       	cpi	r26, 0x12	; 18
>>>>>>> .r38
      ba:	b1 07       	cpc	r27, r17
      bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0xc>

000000be <__do_clear_bss>:
      be:	26 e0       	ldi	r18, 0x06	; 6
<<<<<<< .mine
      c0:	a2 e0       	ldi	r26, 0x02	; 2
      c2:	b1 e0       	ldi	r27, 0x01	; 1
||||||| .r36
      c0:	ac ef       	ldi	r26, 0xFC	; 252
      c2:	b0 e0       	ldi	r27, 0x00	; 0
=======
      c0:	a2 e1       	ldi	r26, 0x12	; 18
      c2:	b1 e0       	ldi	r27, 0x01	; 1
>>>>>>> .r38
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
<<<<<<< .mine
      c8:	af 32       	cpi	r26, 0x2F	; 47
||||||| .r36
      c8:	ab 32       	cpi	r26, 0x2B	; 43
=======
      c8:	a2 35       	cpi	r26, 0x52	; 82
>>>>>>> .r38
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
<<<<<<< .mine
      ce:	0e 94 e0 07 	call	0xfc0	; 0xfc0 <main>
      d2:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <_exit>
||||||| .r36
      ce:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <main>
      d2:	0c 94 97 0b 	jmp	0x172e	; 0x172e <_exit>
=======
      ce:	0e 94 38 08 	call	0x1070	; 0x1070 <main>
      d2:	0c 94 14 0c 	jmp	0x1828	; 0x1828 <_exit>
>>>>>>> .r38

000000d6 <__bad_interrupt>:
      d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000da <i2c_delay_T2>:
;*************************************************************************
	.stabs	"",100,0,0,i2c_delay_T2
	.stabs	"i2cmaster.S",100,0,0,i2c_delay_T2
	.func i2c_delay_T2	; delay 5.0 microsec with 4 Mhz crystal	
i2c_delay_T2:        ; 4 cycles
	rjmp 1f      ; 2   "
      da:	00 c0       	rjmp	.+0      	; 0xdc <i2c_delay_T2+0x2>
1:	rjmp 2f      ; 2   "
      dc:	00 c0       	rjmp	.+0      	; 0xde <i2c_delay_T2+0x4>
2:	rjmp 3f      ; 2   "
      de:	00 c0       	rjmp	.+0      	; 0xe0 <i2c_delay_T2+0x6>
3:	rjmp 4f      ; 2   "
      e0:	00 c0       	rjmp	.+0      	; 0xe2 <i2c_delay_T2+0x8>
4:	rjmp 5f      ; 2   "
      e2:	00 c0       	rjmp	.+0      	; 0xe4 <i2c_delay_T2+0xa>
5: 	rjmp 6f      ; 2   "
      e4:	00 c0       	rjmp	.+0      	; 0xe6 <i2c_delay_T2+0xc>
6:	nop          ; 1   "
      e6:	00 00       	nop
	ret          ; 3   "
      e8:	08 95       	ret

000000ea <i2c_init>:
; extern void i2c_init(void)
;*************************************************************************
	.global i2c_init
	.func i2c_init
i2c_init:
	cbi SDA_DDR,SDA		;release SDA
      ea:	a1 98       	cbi	0x14, 1	; 20
	cbi SCL_DDR,SCL		;release SCL
      ec:	a0 98       	cbi	0x14, 0	; 20
	cbi SDA_OUT,SDA
      ee:	a9 98       	cbi	0x15, 1	; 21
	cbi SCL_OUT,SCL
      f0:	a8 98       	cbi	0x15, 0	; 21
	ret
      f2:	08 95       	ret

000000f4 <i2c_start>:
;*************************************************************************

	.global i2c_start
	.func   i2c_start
i2c_start:
	sbi 	SDA_DDR,SDA	;force SDA low
      f4:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay T/2
      f6:	f1 df       	rcall	.-30     	; 0xda <i2c_delay_T2>
	
	rcall 	i2c_write	;write address
      f8:	1d d0       	rcall	.+58     	; 0x134 <i2c_write>
	ret
      fa:	08 95       	ret

000000fc <i2c_rep_start>:
;*************************************************************************

	.global i2c_rep_start
	.func	i2c_rep_start
i2c_rep_start:
	sbi	SCL_DDR,SCL	;force SCL low
      fc:	a0 9a       	sbi	0x14, 0	; 20
	rcall 	i2c_delay_T2	;delay  T/2
      fe:	ed df       	rcall	.-38     	; 0xda <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     100:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     102:	eb df       	rcall	.-42     	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     104:	a0 98       	cbi	0x14, 0	; 20
	rcall 	i2c_delay_T2	;delay  T/2
     106:	e9 df       	rcall	.-46     	; 0xda <i2c_delay_T2>
	sbi 	SDA_DDR,SDA	;force SDA low
     108:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay	T/2
     10a:	e7 df       	rcall	.-50     	; 0xda <i2c_delay_T2>
	
	rcall	i2c_write	;write address
     10c:	13 d0       	rcall	.+38     	; 0x134 <i2c_write>
	ret
     10e:	08 95       	ret

00000110 <i2c_start_wait>:
;*************************************************************************

	.global i2c_start_wait
	.func   i2c_start_wait
i2c_start_wait:
	mov	__tmp_reg__,r24
     110:	08 2e       	mov	r0, r24

00000112 <i2c_start_wait1>:
i2c_start_wait1:
	sbi 	SDA_DDR,SDA	;force SDA low
     112:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay T/2
     114:	e2 df       	rcall	.-60     	; 0xda <i2c_delay_T2>
	mov	r24,__tmp_reg__
     116:	80 2d       	mov	r24, r0
	rcall 	i2c_write	;write address
     118:	0d d0       	rcall	.+26     	; 0x134 <i2c_write>
	tst	r24		;if device not busy -> done
     11a:	88 23       	and	r24, r24
	breq	i2c_start_wait_done
     11c:	11 f0       	breq	.+4      	; 0x122 <i2c_start_wait_done>
	rcall	i2c_stop	;terminate write operation
     11e:	02 d0       	rcall	.+4      	; 0x124 <i2c_stop>
	rjmp	i2c_start_wait1	;device busy, poll ack again
     120:	f8 cf       	rjmp	.-16     	; 0x112 <i2c_start_wait1>

00000122 <i2c_start_wait_done>:
i2c_start_wait_done:
	ret
     122:	08 95       	ret

00000124 <i2c_stop>:
;*************************************************************************

	.global	i2c_stop
	.func	i2c_stop
i2c_stop:
	sbi	SCL_DDR,SCL	;force SCL low
     124:	a0 9a       	sbi	0x14, 0	; 20
	sbi	SDA_DDR,SDA	;force SDA low
     126:	a1 9a       	sbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     128:	d8 df       	rcall	.-80     	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     12a:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     12c:	d6 df       	rcall	.-84     	; 0xda <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     12e:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     130:	d4 df       	rcall	.-88     	; 0xda <i2c_delay_T2>
	ret
     132:	08 95       	ret

00000134 <i2c_write>:
;	data = r24,  return = r25(=0):r24
;*************************************************************************
	.global i2c_write
	.func	i2c_write
i2c_write:
	sec			;set carry flag
     134:	08 94       	sec
	rol 	r24		;shift in carry and out bit one
     136:	88 1f       	adc	r24, r24
	rjmp	i2c_write_first
     138:	01 c0       	rjmp	.+2      	; 0x13c <i2c_write_first>

0000013a <i2c_write_bit>:
i2c_write_bit:
	lsl	r24		;if transmit register empty
     13a:	88 0f       	add	r24, r24

0000013c <i2c_write_first>:
i2c_write_first:
	breq	i2c_get_ack
     13c:	59 f0       	breq	.+22     	; 0x154 <i2c_get_ack>
	sbi	SCL_DDR,SCL	;force SCL low
     13e:	a0 9a       	sbi	0x14, 0	; 20
	brcc	i2c_write_low
     140:	18 f4       	brcc	.+6      	; 0x148 <i2c_write_low>
	nop
     142:	00 00       	nop
	cbi	SDA_DDR,SDA	;release SDA
     144:	a1 98       	cbi	0x14, 1	; 20
	rjmp	i2c_write_high
     146:	02 c0       	rjmp	.+4      	; 0x14c <i2c_write_high>

00000148 <i2c_write_low>:
i2c_write_low:
	sbi	SDA_DDR,SDA	;force SDA low
     148:	a1 9a       	sbi	0x14, 1	; 20
	rjmp	i2c_write_high
     14a:	00 c0       	rjmp	.+0      	; 0x14c <i2c_write_high>

0000014c <i2c_write_high>:
i2c_write_high:
	rcall 	i2c_delay_T2	;delay T/2
     14c:	c6 df       	rcall	.-116    	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     14e:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     150:	c4 df       	rcall	.-120    	; 0xda <i2c_delay_T2>
	rjmp	i2c_write_bit
     152:	f3 cf       	rjmp	.-26     	; 0x13a <i2c_write_bit>

00000154 <i2c_get_ack>:
	
i2c_get_ack:
	sbi	SCL_DDR,SCL	;force SCL low
     154:	a0 9a       	sbi	0x14, 0	; 20
	cbi	SDA_DDR,SDA	;release SDA
     156:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     158:	c0 df       	rcall	.-128    	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     15a:	a0 98       	cbi	0x14, 0	; 20

0000015c <i2c_ack_wait>:
i2c_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high (in case wait states are inserted)
     15c:	98 9b       	sbis	0x13, 0	; 19
	rjmp	i2c_ack_wait
     15e:	fe cf       	rjmp	.-4      	; 0x15c <i2c_ack_wait>
	
	clr	r24		;return 0
     160:	88 27       	eor	r24, r24
	sbic	SDA_IN,SDA	;if SDA high -> return 1
     162:	99 99       	sbic	0x13, 1	; 19
	ldi	r24,1
     164:	81 e0       	ldi	r24, 0x01	; 1
	rcall	i2c_delay_T2	;delay T/2
     166:	b9 df       	rcall	.-142    	; 0xda <i2c_delay_T2>
	clr	r25
     168:	99 27       	eor	r25, r25
	ret
     16a:	08 95       	ret

0000016c <i2c_readNak>:
	.global i2c_readAck
	.global i2c_readNak
	.global i2c_read		
	.func	i2c_read
i2c_readNak:
	clr	r24
     16c:	88 27       	eor	r24, r24
	rjmp	i2c_read
     16e:	01 c0       	rjmp	.+2      	; 0x172 <i2c_read>

00000170 <i2c_readAck>:
i2c_readAck:
	ldi	r24,0x01
     170:	81 e0       	ldi	r24, 0x01	; 1

00000172 <i2c_read>:
i2c_read:
	ldi	r23,0x01	;data = 0x01
     172:	71 e0       	ldi	r23, 0x01	; 1

00000174 <i2c_read_bit>:
i2c_read_bit:
	sbi	SCL_DDR,SCL	;force SCL low
     174:	a0 9a       	sbi	0x14, 0	; 20
	cbi	SDA_DDR,SDA	;release SDA (from previous ACK)
     176:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     178:	b0 df       	rcall	.-160    	; 0xda <i2c_delay_T2>
	
	cbi	SCL_DDR,SCL	;release SCL
     17a:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     17c:	ae df       	rcall	.-164    	; 0xda <i2c_delay_T2>

0000017e <i2c_read_stretch>:
	
i2c_read_stretch:
    sbis SCL_IN, SCL        ;loop until SCL is high (allow slave to stretch SCL)
     17e:	98 9b       	sbis	0x13, 0	; 19
    rjmp	i2c_read_stretch
     180:	fe cf       	rjmp	.-4      	; 0x17e <i2c_read_stretch>
    	
	clc			;clear carry flag
     182:	88 94       	clc
	sbic	SDA_IN,SDA	;if SDA is high
     184:	99 99       	sbic	0x13, 1	; 19
	sec			;  set carry flag
     186:	08 94       	sec
	
	rol	r23		;store bit
     188:	77 1f       	adc	r23, r23
	brcc	i2c_read_bit	;while receive register not full
     18a:	a0 f7       	brcc	.-24     	; 0x174 <i2c_read_bit>

0000018c <i2c_put_ack>:
	
i2c_put_ack:
	sbi	SCL_DDR,SCL	;force SCL low	
     18c:	a0 9a       	sbi	0x14, 0	; 20
	cpi	r24,1
     18e:	81 30       	cpi	r24, 0x01	; 1
	breq	i2c_put_ack_low	;if (ack=0)
     190:	11 f0       	breq	.+4      	; 0x196 <i2c_put_ack_low>
	cbi	SDA_DDR,SDA	;      release SDA
     192:	a1 98       	cbi	0x14, 1	; 20
	rjmp	i2c_put_ack_high
     194:	01 c0       	rjmp	.+2      	; 0x198 <i2c_put_ack_high>

00000196 <i2c_put_ack_low>:
i2c_put_ack_low:                ;else
	sbi	SDA_DDR,SDA	;      force SDA low
     196:	a1 9a       	sbi	0x14, 1	; 20

00000198 <i2c_put_ack_high>:
i2c_put_ack_high:
	rcall	i2c_delay_T2	;delay T/2
     198:	a0 df       	rcall	.-192    	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     19a:	a0 98       	cbi	0x14, 0	; 20

0000019c <i2c_put_ack_wait>:
i2c_put_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high
     19c:	98 9b       	sbis	0x13, 0	; 19
	rjmp	i2c_put_ack_wait
     19e:	fe cf       	rjmp	.-4      	; 0x19c <i2c_put_ack_wait>
	rcall	i2c_delay_T2	;delay T/2
     1a0:	9c df       	rcall	.-200    	; 0xda <i2c_delay_T2>
	mov	r24,r23
     1a2:	87 2f       	mov	r24, r23
	clr	r25
     1a4:	99 27       	eor	r25, r25
	ret
     1a6:	08 95       	ret

<<<<<<< .mine
000001a8 <cmdSearchFrame>:
||||||| .r36
000001a8 <cmdInit>:
=======
000001a8 <buildVer>:
	static char build[17];
	
	/*
	*	major and minor version
	*/
	build[0] = verMajor;
     1a8:	e2 e1       	ldi	r30, 0x12	; 18
     1aa:	f1 e0       	ldi	r31, 0x01	; 1
     1ac:	81 e3       	ldi	r24, 0x31	; 49
     1ae:	80 83       	st	Z, r24
	build[1] = '.';
     1b0:	2e e2       	ldi	r18, 0x2E	; 46
     1b2:	21 83       	std	Z+1, r18	; 0x01
	build[2] = ' ';
     1b4:	90 e2       	ldi	r25, 0x20	; 32
     1b6:	92 83       	std	Z+2, r25	; 0x02
	build[3] = verMinor;
     1b8:	30 e3       	ldi	r19, 0x30	; 48
     1ba:	33 83       	std	Z+3, r19	; 0x03
	build[4] = '.';
     1bc:	24 83       	std	Z+4, r18	; 0x04
	build[5] = ' ';
     1be:	95 83       	std	Z+5, r25	; 0x05
		
	/*
	*	time.: hour|min
	*/
	build[6] = __TIME__[0];
     1c0:	86 83       	std	Z+6, r24	; 0x06
	build[7] = __TIME__[1];
     1c2:	45 e3       	ldi	r20, 0x35	; 53
     1c4:	47 83       	std	Z+7, r20	; 0x07
	build[8] = __TIME__[3];
     1c6:	80 87       	std	Z+8, r24	; 0x08
	build[9] = __TIME__[4];
     1c8:	31 87       	std	Z+9, r19	; 0x09
	
	build[10] = '.';
     1ca:	22 87       	std	Z+10, r18	; 0x0a
	build[11] = ' ';
     1cc:	93 87       	std	Z+11, r25	; 0x0b
	
	/*
	*	day
	*/
	build[12] = ((__DATE__[4] >= '0') ? (__DATE__[4]) : '0');
     1ce:	92 e3       	ldi	r25, 0x32	; 50
     1d0:	94 87       	std	Z+12, r25	; 0x0c
	build[13] = (__DATE__[ 5]);
     1d2:	94 e3       	ldi	r25, 0x34	; 52
     1d4:	95 87       	std	Z+13, r25	; 0x0d
		build[15] = '0'; // Oktober
	}

	if(__DATE__[0] == 'N')
	{
		build[14] = '1';
     1d6:	86 87       	std	Z+14, r24	; 0x0e
		build[15] = '1'; // November
     1d8:	87 87       	std	Z+15, r24	; 0x0f
	{
		build[14] = '1';
		build[15] = '2'; // Dezember
	}

	build[16] = '\0';
     1da:	10 8a       	std	Z+16, r1	; 0x10
	
	return build;
}
     1dc:	cf 01       	movw	r24, r30
     1de:	08 95       	ret

000001e0 <cmdInit>:
>>>>>>> .r38
		crc = cmdCrc8CCITTUpdate( crc , ( uint8_t * ) str );
		str++;
	}
	
	return crc;
}
<<<<<<< .mine
     1a8:	fc 01       	movw	r30, r24
     1aa:	90 e0       	ldi	r25, 0x00	; 0
     1ac:	81 91       	ld	r24, Z+
     1ae:	8d 32       	cpi	r24, 0x2D	; 45
     1b0:	41 f4       	brne	.+16     	; 0x1c2 <cmdSearchFrame+0x1a>
     1b2:	9f 37       	cpi	r25, 0x7F	; 127
     1b4:	58 f4       	brcc	.+22     	; 0x1cc <cmdSearchFrame+0x24>
     1b6:	80 81       	ld	r24, Z
     1b8:	8b 32       	cpi	r24, 0x2B	; 43
     1ba:	19 f4       	brne	.+6      	; 0x1c2 <cmdSearchFrame+0x1a>
     1bc:	82 e0       	ldi	r24, 0x02	; 2
     1be:	89 0f       	add	r24, r25
     1c0:	08 95       	ret
     1c2:	9f 5f       	subi	r25, 0xFF	; 255
     1c4:	9f 37       	cpi	r25, 0x7F	; 127
     1c6:	91 f7       	brne	.-28     	; 0x1ac <cmdSearchFrame+0x4>
     1c8:	8f ef       	ldi	r24, 0xFF	; 255
     1ca:	08 95       	ret
     1cc:	8f ef       	ldi	r24, 0xFF	; 255
     1ce:	08 95       	ret
||||||| .r36
     1a8:	fc 01       	movw	r30, r24
     1aa:	10 82       	st	Z, r1
     1ac:	11 82       	std	Z+1, r1	; 0x01
     1ae:	12 82       	std	Z+2, r1	; 0x02
     1b0:	13 82       	std	Z+3, r1	; 0x03
     1b2:	14 82       	std	Z+4, r1	; 0x04
     1b4:	15 82       	std	Z+5, r1	; 0x05
     1b6:	16 82       	std	Z+6, r1	; 0x06
     1b8:	10 86       	std	Z+8, r1	; 0x08
     1ba:	17 82       	std	Z+7, r1	; 0x07
     1bc:	08 95       	ret
=======
     1e0:	fc 01       	movw	r30, r24
     1e2:	10 82       	st	Z, r1
     1e4:	11 82       	std	Z+1, r1	; 0x01
     1e6:	12 82       	std	Z+2, r1	; 0x02
     1e8:	13 82       	std	Z+3, r1	; 0x03
     1ea:	14 82       	std	Z+4, r1	; 0x04
     1ec:	15 82       	std	Z+5, r1	; 0x05
     1ee:	16 82       	std	Z+6, r1	; 0x06
     1f0:	10 86       	std	Z+8, r1	; 0x08
     1f2:	17 82       	std	Z+7, r1	; 0x07
     1f4:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000001d0 <cmdInit>:
     1d0:	fc 01       	movw	r30, r24
     1d2:	10 82       	st	Z, r1
     1d4:	11 82       	std	Z+1, r1	; 0x01
     1d6:	12 82       	std	Z+2, r1	; 0x02
     1d8:	13 82       	std	Z+3, r1	; 0x03
     1da:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <MasterFrameCRC>
     1de:	15 82       	std	Z+5, r1	; 0x05
     1e0:	14 82       	std	Z+4, r1	; 0x04
     1e2:	08 95       	ret
||||||| .r36
000001be <cmdGetStartIndex>:
     1be:	fc 01       	movw	r30, r24
     1c0:	90 e0       	ldi	r25, 0x00	; 0
     1c2:	81 91       	ld	r24, Z+
     1c4:	8d 32       	cpi	r24, 0x2D	; 45
     1c6:	29 f4       	brne	.+10     	; 0x1d2 <cmdGetStartIndex+0x14>
     1c8:	80 81       	ld	r24, Z
     1ca:	8b 32       	cpi	r24, 0x2B	; 43
     1cc:	11 f4       	brne	.+4      	; 0x1d2 <cmdGetStartIndex+0x14>
     1ce:	89 2f       	mov	r24, r25
     1d0:	08 95       	ret
     1d2:	9f 5f       	subi	r25, 0xFF	; 255
     1d4:	9f 3f       	cpi	r25, 0xFF	; 255
     1d6:	a9 f7       	brne	.-22     	; 0x1c2 <cmdGetStartIndex+0x4>
     1d8:	8f ef       	ldi	r24, 0xFF	; 255
     1da:	08 95       	ret
=======
000001f6 <cmdGetStartIndex>:
     1f6:	fc 01       	movw	r30, r24
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	81 91       	ld	r24, Z+
     1fc:	8d 32       	cpi	r24, 0x2D	; 45
     1fe:	29 f4       	brne	.+10     	; 0x20a <cmdGetStartIndex+0x14>
     200:	80 81       	ld	r24, Z
     202:	8b 32       	cpi	r24, 0x2B	; 43
     204:	11 f4       	brne	.+4      	; 0x20a <cmdGetStartIndex+0x14>
     206:	89 2f       	mov	r24, r25
     208:	08 95       	ret
     20a:	9f 5f       	subi	r25, 0xFF	; 255
     20c:	9f 3f       	cpi	r25, 0xFF	; 255
     20e:	a9 f7       	brne	.-22     	; 0x1fa <cmdGetStartIndex+0x4>
     210:	8f ef       	ldi	r24, 0xFF	; 255
     212:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000001e4 <cmdParse>:
     1e4:	ff 92       	push	r15
     1e6:	0f 93       	push	r16
     1e8:	1f 93       	push	r17
     1ea:	cf 93       	push	r28
     1ec:	df 93       	push	r29
     1ee:	8c 01       	movw	r16, r24
     1f0:	eb 01       	movw	r28, r22
     1f2:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <cmdSearchFrame>
     1f6:	8f 3f       	cpi	r24, 0xFF	; 255
     1f8:	09 f4       	brne	.+2      	; 0x1fc <cmdParse+0x18>
     1fa:	66 c0       	rjmp	.+204    	; 0x2c8 <cmdParse+0xe4>
     1fc:	48 2f       	mov	r20, r24
     1fe:	08 2e       	mov	r0, r24
     200:	00 0c       	add	r0, r0
     202:	55 0b       	sbc	r21, r21
     204:	d8 01       	movw	r26, r16
     206:	a4 0f       	add	r26, r20
     208:	b5 1f       	adc	r27, r21
     20a:	9c 91       	ld	r25, X
     20c:	95 50       	subi	r25, 0x05	; 5
     20e:	98 83       	st	Y, r25
     210:	11 96       	adiw	r26, 0x01	; 1
     212:	2c 91       	ld	r18, X
     214:	11 97       	sbiw	r26, 0x01	; 1
     216:	29 83       	std	Y+1, r18	; 0x01
     218:	12 96       	adiw	r26, 0x02	; 2
     21a:	2c 91       	ld	r18, X
     21c:	12 97       	sbiw	r26, 0x02	; 2
     21e:	2a 83       	std	Y+2, r18	; 0x02
     220:	13 96       	adiw	r26, 0x03	; 3
     222:	2c 91       	ld	r18, X
     224:	13 97       	sbiw	r26, 0x03	; 3
     226:	2b 83       	std	Y+3, r18	; 0x03
     228:	fa 01       	movw	r30, r20
     22a:	34 96       	adiw	r30, 0x04	; 4
     22c:	e0 0f       	add	r30, r16
     22e:	f1 1f       	adc	r31, r17
     230:	f0 80       	ld	r15, Z
     232:	f0 92 06 01 	sts	0x0106, r15	; 0x800106 <MasterFrameCRC>
     236:	99 23       	and	r25, r25
     238:	41 f0       	breq	.+16     	; 0x24a <cmdParse+0x66>
     23a:	9a 01       	movw	r18, r20
     23c:	2b 5f       	subi	r18, 0xFB	; 251
     23e:	3f 4f       	sbci	r19, 0xFF	; 255
     240:	20 0f       	add	r18, r16
     242:	31 1f       	adc	r19, r17
     244:	3d 83       	std	Y+5, r19	; 0x05
     246:	2c 83       	std	Y+4, r18	; 0x04
     248:	02 c0       	rjmp	.+4      	; 0x24e <cmdParse+0x6a>
     24a:	1d 82       	std	Y+5, r1	; 0x05
     24c:	1c 82       	std	Y+4, r1	; 0x04
     24e:	10 82       	st	Z, r1
     250:	4b 5f       	subi	r20, 0xFB	; 251
     252:	5f 4f       	sbci	r21, 0xFF	; 255
     254:	40 0f       	add	r20, r16
     256:	51 1f       	adc	r21, r17
     258:	30 e0       	ldi	r19, 0x00	; 0
     25a:	68 2f       	mov	r22, r24
     25c:	88 0f       	add	r24, r24
     25e:	77 0b       	sbc	r23, r23
     260:	27 e0       	ldi	r18, 0x07	; 7
     262:	fb 01       	movw	r30, r22
     264:	9d 91       	ld	r25, X+
     266:	93 27       	eor	r25, r19
     268:	88 e0       	ldi	r24, 0x08	; 8
     26a:	99 23       	and	r25, r25
     26c:	24 f4       	brge	.+8      	; 0x276 <cmdParse+0x92>
     26e:	99 0f       	add	r25, r25
     270:	39 2f       	mov	r19, r25
     272:	32 27       	eor	r19, r18
     274:	02 c0       	rjmp	.+4      	; 0x27a <cmdParse+0x96>
     276:	39 2f       	mov	r19, r25
     278:	33 0f       	add	r19, r19
     27a:	81 50       	subi	r24, 0x01	; 1
     27c:	93 2f       	mov	r25, r19
     27e:	a9 f7       	brne	.-22     	; 0x26a <cmdParse+0x86>
     280:	a4 17       	cp	r26, r20
     282:	b5 07       	cpc	r27, r21
     284:	71 f7       	brne	.-36     	; 0x262 <cmdParse+0x7e>
     286:	30 93 05 01 	sts	0x0105, r19	; 0x800105 <data.2186>
     28a:	68 81       	ld	r22, Y
     28c:	66 23       	and	r22, r22
     28e:	c9 f0       	breq	.+50     	; 0x2c2 <cmdParse+0xde>
     290:	35 96       	adiw	r30, 0x05	; 5
     292:	e0 0f       	add	r30, r16
     294:	f1 1f       	adc	r31, r17
     296:	40 e0       	ldi	r20, 0x00	; 0
     298:	57 e0       	ldi	r21, 0x07	; 7
     29a:	21 91       	ld	r18, Z+
     29c:	92 2f       	mov	r25, r18
     29e:	93 27       	eor	r25, r19
     2a0:	28 e0       	ldi	r18, 0x08	; 8
     2a2:	99 23       	and	r25, r25
     2a4:	24 f4       	brge	.+8      	; 0x2ae <cmdParse+0xca>
     2a6:	99 0f       	add	r25, r25
     2a8:	39 2f       	mov	r19, r25
     2aa:	35 27       	eor	r19, r21
     2ac:	02 c0       	rjmp	.+4      	; 0x2b2 <cmdParse+0xce>
     2ae:	39 2f       	mov	r19, r25
     2b0:	33 0f       	add	r19, r19
     2b2:	21 50       	subi	r18, 0x01	; 1
     2b4:	93 2f       	mov	r25, r19
     2b6:	a9 f7       	brne	.-22     	; 0x2a2 <cmdParse+0xbe>
     2b8:	4f 5f       	subi	r20, 0xFF	; 255
     2ba:	46 17       	cp	r20, r22
     2bc:	70 f3       	brcs	.-36     	; 0x29a <cmdParse+0xb6>
     2be:	30 93 05 01 	sts	0x0105, r19	; 0x800105 <data.2186>
     2c2:	f3 12       	cpse	r15, r19
     2c4:	03 c0       	rjmp	.+6      	; 0x2cc <cmdParse+0xe8>
     2c6:	03 c0       	rjmp	.+6      	; 0x2ce <cmdParse+0xea>
     2c8:	81 e0       	ldi	r24, 0x01	; 1
     2ca:	01 c0       	rjmp	.+2      	; 0x2ce <cmdParse+0xea>
     2cc:	82 e0       	ldi	r24, 0x02	; 2
     2ce:	df 91       	pop	r29
     2d0:	cf 91       	pop	r28
     2d2:	1f 91       	pop	r17
     2d4:	0f 91       	pop	r16
     2d6:	ff 90       	pop	r15
     2d8:	08 95       	ret
||||||| .r36
000001dc <cmdParse>:
     1dc:	0f 93       	push	r16
     1de:	1f 93       	push	r17
     1e0:	cf 93       	push	r28
     1e2:	df 93       	push	r29
     1e4:	8c 01       	movw	r16, r24
     1e6:	eb 01       	movw	r28, r22
     1e8:	0e 94 df 00 	call	0x1be	; 0x1be <cmdGetStartIndex>
     1ec:	8f 3f       	cpi	r24, 0xFF	; 255
     1ee:	09 f4       	brne	.+2      	; 0x1f2 <cmdParse+0x16>
     1f0:	63 c0       	rjmp	.+198    	; 0x2b8 <cmdParse+0xdc>
     1f2:	48 2f       	mov	r20, r24
     1f4:	08 2e       	mov	r0, r24
     1f6:	00 0c       	add	r0, r0
     1f8:	55 0b       	sbc	r21, r21
     1fa:	f8 01       	movw	r30, r16
     1fc:	e4 0f       	add	r30, r20
     1fe:	f5 1f       	adc	r31, r21
     200:	92 81       	ldd	r25, Z+2	; 0x02
     202:	98 83       	st	Y, r25
     204:	93 81       	ldd	r25, Z+3	; 0x03
     206:	99 83       	std	Y+1, r25	; 0x01
     208:	24 81       	ldd	r18, Z+4	; 0x04
     20a:	2a 83       	std	Y+2, r18	; 0x02
     20c:	25 81       	ldd	r18, Z+5	; 0x05
     20e:	2b 83       	std	Y+3, r18	; 0x03
     210:	26 81       	ldd	r18, Z+6	; 0x06
     212:	2c 83       	std	Y+4, r18	; 0x04
     214:	fa 01       	movw	r30, r20
     216:	37 96       	adiw	r30, 0x07	; 7
     218:	e0 0f       	add	r30, r16
     21a:	f1 1f       	adc	r31, r17
     21c:	20 81       	ld	r18, Z
     21e:	2d 83       	std	Y+5, r18	; 0x05
     220:	91 11       	cpse	r25, r1
     222:	03 c0       	rjmp	.+6      	; 0x22a <cmdParse+0x4e>
     224:	18 86       	std	Y+8, r1	; 0x08
     226:	1f 82       	std	Y+7, r1	; 0x07
     228:	07 c0       	rjmp	.+14     	; 0x238 <cmdParse+0x5c>
     22a:	9a 01       	movw	r18, r20
     22c:	28 5f       	subi	r18, 0xF8	; 248
     22e:	3f 4f       	sbci	r19, 0xFF	; 255
     230:	20 0f       	add	r18, r16
     232:	31 1f       	adc	r19, r17
     234:	38 87       	std	Y+8, r19	; 0x08
     236:	2f 83       	std	Y+7, r18	; 0x07
     238:	1e 82       	std	Y+6, r1	; 0x06
     23a:	10 82       	st	Z, r1
     23c:	d8 01       	movw	r26, r16
     23e:	a4 0f       	add	r26, r20
     240:	b5 1f       	adc	r27, r21
     242:	48 5f       	subi	r20, 0xF8	; 248
     244:	5f 4f       	sbci	r21, 0xFF	; 255
     246:	40 0f       	add	r20, r16
     248:	51 1f       	adc	r21, r17
     24a:	30 e0       	ldi	r19, 0x00	; 0
     24c:	68 2f       	mov	r22, r24
     24e:	88 0f       	add	r24, r24
     250:	77 0b       	sbc	r23, r23
     252:	27 e0       	ldi	r18, 0x07	; 7
     254:	fb 01       	movw	r30, r22
     256:	9d 91       	ld	r25, X+
     258:	93 27       	eor	r25, r19
     25a:	88 e0       	ldi	r24, 0x08	; 8
     25c:	99 23       	and	r25, r25
     25e:	24 f4       	brge	.+8      	; 0x268 <cmdParse+0x8c>
     260:	99 0f       	add	r25, r25
     262:	39 2f       	mov	r19, r25
     264:	32 27       	eor	r19, r18
     266:	02 c0       	rjmp	.+4      	; 0x26c <cmdParse+0x90>
     268:	39 2f       	mov	r19, r25
     26a:	33 0f       	add	r19, r19
     26c:	81 50       	subi	r24, 0x01	; 1
     26e:	93 2f       	mov	r25, r19
     270:	a9 f7       	brne	.-22     	; 0x25c <cmdParse+0x80>
     272:	a4 17       	cp	r26, r20
     274:	b5 07       	cpc	r27, r21
     276:	71 f7       	brne	.-36     	; 0x254 <cmdParse+0x78>
     278:	30 93 fc 00 	sts	0x00FC, r19	; 0x8000fc <__data_end>
     27c:	69 81       	ldd	r22, Y+1	; 0x01
     27e:	66 23       	and	r22, r22
     280:	c9 f0       	breq	.+50     	; 0x2b4 <cmdParse+0xd8>
     282:	38 96       	adiw	r30, 0x08	; 8
     284:	e0 0f       	add	r30, r16
     286:	f1 1f       	adc	r31, r17
     288:	40 e0       	ldi	r20, 0x00	; 0
     28a:	57 e0       	ldi	r21, 0x07	; 7
     28c:	21 91       	ld	r18, Z+
     28e:	92 2f       	mov	r25, r18
     290:	93 27       	eor	r25, r19
     292:	28 e0       	ldi	r18, 0x08	; 8
     294:	99 23       	and	r25, r25
     296:	24 f4       	brge	.+8      	; 0x2a0 <cmdParse+0xc4>
     298:	99 0f       	add	r25, r25
     29a:	39 2f       	mov	r19, r25
     29c:	35 27       	eor	r19, r21
     29e:	02 c0       	rjmp	.+4      	; 0x2a4 <cmdParse+0xc8>
     2a0:	39 2f       	mov	r19, r25
     2a2:	33 0f       	add	r19, r19
     2a4:	21 50       	subi	r18, 0x01	; 1
     2a6:	93 2f       	mov	r25, r19
     2a8:	a9 f7       	brne	.-22     	; 0x294 <cmdParse+0xb8>
     2aa:	4f 5f       	subi	r20, 0xFF	; 255
     2ac:	46 17       	cp	r20, r22
     2ae:	70 f3       	brcs	.-36     	; 0x28c <cmdParse+0xb0>
     2b0:	30 93 fc 00 	sts	0x00FC, r19	; 0x8000fc <__data_end>
     2b4:	3e 83       	std	Y+6, r19	; 0x06
     2b6:	01 c0       	rjmp	.+2      	; 0x2ba <cmdParse+0xde>
     2b8:	81 e0       	ldi	r24, 0x01	; 1
     2ba:	df 91       	pop	r29
     2bc:	cf 91       	pop	r28
     2be:	1f 91       	pop	r17
     2c0:	0f 91       	pop	r16
     2c2:	08 95       	ret
=======
00000214 <cmdParse>:
     214:	0f 93       	push	r16
     216:	1f 93       	push	r17
     218:	cf 93       	push	r28
     21a:	df 93       	push	r29
     21c:	8c 01       	movw	r16, r24
     21e:	eb 01       	movw	r28, r22
     220:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <cmdGetStartIndex>
     224:	8f 3f       	cpi	r24, 0xFF	; 255
     226:	09 f4       	brne	.+2      	; 0x22a <cmdParse+0x16>
     228:	63 c0       	rjmp	.+198    	; 0x2f0 <cmdParse+0xdc>
     22a:	48 2f       	mov	r20, r24
     22c:	08 2e       	mov	r0, r24
     22e:	00 0c       	add	r0, r0
     230:	55 0b       	sbc	r21, r21
     232:	f8 01       	movw	r30, r16
     234:	e4 0f       	add	r30, r20
     236:	f5 1f       	adc	r31, r21
     238:	92 81       	ldd	r25, Z+2	; 0x02
     23a:	98 83       	st	Y, r25
     23c:	93 81       	ldd	r25, Z+3	; 0x03
     23e:	99 83       	std	Y+1, r25	; 0x01
     240:	24 81       	ldd	r18, Z+4	; 0x04
     242:	2a 83       	std	Y+2, r18	; 0x02
     244:	25 81       	ldd	r18, Z+5	; 0x05
     246:	2b 83       	std	Y+3, r18	; 0x03
     248:	26 81       	ldd	r18, Z+6	; 0x06
     24a:	2c 83       	std	Y+4, r18	; 0x04
     24c:	fa 01       	movw	r30, r20
     24e:	37 96       	adiw	r30, 0x07	; 7
     250:	e0 0f       	add	r30, r16
     252:	f1 1f       	adc	r31, r17
     254:	20 81       	ld	r18, Z
     256:	2d 83       	std	Y+5, r18	; 0x05
     258:	91 11       	cpse	r25, r1
     25a:	03 c0       	rjmp	.+6      	; 0x262 <cmdParse+0x4e>
     25c:	18 86       	std	Y+8, r1	; 0x08
     25e:	1f 82       	std	Y+7, r1	; 0x07
     260:	07 c0       	rjmp	.+14     	; 0x270 <cmdParse+0x5c>
     262:	9a 01       	movw	r18, r20
     264:	28 5f       	subi	r18, 0xF8	; 248
     266:	3f 4f       	sbci	r19, 0xFF	; 255
     268:	20 0f       	add	r18, r16
     26a:	31 1f       	adc	r19, r17
     26c:	38 87       	std	Y+8, r19	; 0x08
     26e:	2f 83       	std	Y+7, r18	; 0x07
     270:	1e 82       	std	Y+6, r1	; 0x06
     272:	10 82       	st	Z, r1
     274:	d8 01       	movw	r26, r16
     276:	a4 0f       	add	r26, r20
     278:	b5 1f       	adc	r27, r21
     27a:	48 5f       	subi	r20, 0xF8	; 248
     27c:	5f 4f       	sbci	r21, 0xFF	; 255
     27e:	40 0f       	add	r20, r16
     280:	51 1f       	adc	r21, r17
     282:	30 e0       	ldi	r19, 0x00	; 0
     284:	68 2f       	mov	r22, r24
     286:	88 0f       	add	r24, r24
     288:	77 0b       	sbc	r23, r23
     28a:	27 e0       	ldi	r18, 0x07	; 7
     28c:	fb 01       	movw	r30, r22
     28e:	9d 91       	ld	r25, X+
     290:	93 27       	eor	r25, r19
     292:	88 e0       	ldi	r24, 0x08	; 8
     294:	99 23       	and	r25, r25
     296:	24 f4       	brge	.+8      	; 0x2a0 <cmdParse+0x8c>
     298:	99 0f       	add	r25, r25
     29a:	39 2f       	mov	r19, r25
     29c:	32 27       	eor	r19, r18
     29e:	02 c0       	rjmp	.+4      	; 0x2a4 <cmdParse+0x90>
     2a0:	39 2f       	mov	r19, r25
     2a2:	33 0f       	add	r19, r19
     2a4:	81 50       	subi	r24, 0x01	; 1
     2a6:	93 2f       	mov	r25, r19
     2a8:	a9 f7       	brne	.-22     	; 0x294 <cmdParse+0x80>
     2aa:	a4 17       	cp	r26, r20
     2ac:	b5 07       	cpc	r27, r21
     2ae:	71 f7       	brne	.-36     	; 0x28c <cmdParse+0x78>
     2b0:	30 93 23 01 	sts	0x0123, r19	; 0x800123 <data.2188>
     2b4:	69 81       	ldd	r22, Y+1	; 0x01
     2b6:	66 23       	and	r22, r22
     2b8:	c9 f0       	breq	.+50     	; 0x2ec <cmdParse+0xd8>
     2ba:	38 96       	adiw	r30, 0x08	; 8
     2bc:	e0 0f       	add	r30, r16
     2be:	f1 1f       	adc	r31, r17
     2c0:	40 e0       	ldi	r20, 0x00	; 0
     2c2:	57 e0       	ldi	r21, 0x07	; 7
     2c4:	21 91       	ld	r18, Z+
     2c6:	92 2f       	mov	r25, r18
     2c8:	93 27       	eor	r25, r19
     2ca:	28 e0       	ldi	r18, 0x08	; 8
     2cc:	99 23       	and	r25, r25
     2ce:	24 f4       	brge	.+8      	; 0x2d8 <cmdParse+0xc4>
     2d0:	99 0f       	add	r25, r25
     2d2:	39 2f       	mov	r19, r25
     2d4:	35 27       	eor	r19, r21
     2d6:	02 c0       	rjmp	.+4      	; 0x2dc <cmdParse+0xc8>
     2d8:	39 2f       	mov	r19, r25
     2da:	33 0f       	add	r19, r19
     2dc:	21 50       	subi	r18, 0x01	; 1
     2de:	93 2f       	mov	r25, r19
     2e0:	a9 f7       	brne	.-22     	; 0x2cc <cmdParse+0xb8>
     2e2:	4f 5f       	subi	r20, 0xFF	; 255
     2e4:	46 17       	cp	r20, r22
     2e6:	70 f3       	brcs	.-36     	; 0x2c4 <cmdParse+0xb0>
     2e8:	30 93 23 01 	sts	0x0123, r19	; 0x800123 <data.2188>
     2ec:	3e 83       	std	Y+6, r19	; 0x06
     2ee:	01 c0       	rjmp	.+2      	; 0x2f2 <cmdParse+0xde>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	df 91       	pop	r29
     2f4:	cf 91       	pop	r28
     2f6:	1f 91       	pop	r17
     2f8:	0f 91       	pop	r16
     2fa:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000002da <cmdBuildHeader>:
||||||| .r36
000002c4 <cmdBuildHeader>:
=======
000002fc <cmdBuildHeader>:
>>>>>>> .r38

<<<<<<< .mine
Header_t	cmdBuildHeader		( cmd_t *a )					
{		
     2da:	cf 93       	push	r28
     2dc:	df 93       	push	r29
     2de:	dc 01       	movw	r26, r24
	static Header_t HeaderInfo;
		
	Frame[CMD_HEADER_CRC]	= 0;
     2e0:	e7 e0       	ldi	r30, 0x07	; 7
     2e2:	f1 e0       	ldi	r31, 0x01	; 1
     2e4:	14 82       	std	Z+4, r1	; 0x04
||||||| .r36
uint8_t	*cmdBuildHeader		( cmd_t *a )					
{			
     2c4:	1f 93       	push	r17
     2c6:	cf 93       	push	r28
     2c8:	df 93       	push	r29
     2ca:	dc 01       	movw	r26, r24
	cmdMsg[CMD_HEADER_CRC]	= 0;
     2cc:	ed ef       	ldi	r30, 0xFD	; 253
     2ce:	f0 e0       	ldi	r31, 0x00	; 0
     2d0:	17 82       	std	Z+7, r1	; 0x07
=======
uint8_t	*cmdBuildHeader		( cmd_t *a )					
{			
     2fc:	1f 93       	push	r17
     2fe:	cf 93       	push	r28
     300:	df 93       	push	r29
     302:	dc 01       	movw	r26, r24
	cmdMsg[CMD_HEADER_CRC]	= 0;
     304:	e4 e2       	ldi	r30, 0x24	; 36
     306:	f1 e0       	ldi	r31, 0x01	; 1
     308:	17 82       	std	Z+7, r1	; 0x07
>>>>>>> .r38
	
<<<<<<< .mine
	uint8_t *tmpPtr	= a->Data;
     2e6:	14 96       	adiw	r26, 0x04	; 4
     2e8:	dc 91       	ld	r29, X
     2ea:	14 97       	sbiw	r26, 0x04	; 4
     2ec:	15 96       	adiw	r26, 0x05	; 5
     2ee:	cc 91       	ld	r28, X
     2f0:	15 97       	sbiw	r26, 0x05	; 5
||||||| .r36
	uint8_t *tmpPtr	= a->dataPtr;
     2d2:	17 96       	adiw	r26, 0x07	; 7
     2d4:	1c 91       	ld	r17, X
     2d6:	17 97       	sbiw	r26, 0x07	; 7
     2d8:	18 96       	adiw	r26, 0x08	; 8
     2da:	dc 91       	ld	r29, X
     2dc:	18 97       	sbiw	r26, 0x08	; 8
	uint8_t	msgLen	= __CMD_HEADER_ENTRYS__ + a->dataLen;
     2de:	11 96       	adiw	r26, 0x01	; 1
     2e0:	cc 91       	ld	r28, X
     2e2:	11 97       	sbiw	r26, 0x01	; 1
     2e4:	c8 5f       	subi	r28, 0xF8	; 248
=======
	uint8_t *tmpPtr	= a->dataPtr;
     30a:	17 96       	adiw	r26, 0x07	; 7
     30c:	1c 91       	ld	r17, X
     30e:	17 97       	sbiw	r26, 0x07	; 7
     310:	18 96       	adiw	r26, 0x08	; 8
     312:	dc 91       	ld	r29, X
     314:	18 97       	sbiw	r26, 0x08	; 8
	uint8_t	msgLen	= __CMD_HEADER_ENTRYS__ + a->dataLen;
     316:	11 96       	adiw	r26, 0x01	; 1
     318:	cc 91       	ld	r28, X
     31a:	11 97       	sbiw	r26, 0x01	; 1
     31c:	c8 5f       	subi	r28, 0xF8	; 248
>>>>>>> .r38
	
<<<<<<< .mine
	Frame[CMD_HEADER_LENGHT]		= __CMD_HEADER_ENTRYS__ + a->DataLength;; // Länge der ganzen Antwort
     2f2:	8c 91       	ld	r24, X
     2f4:	8b 5f       	subi	r24, 0xFB	; 251
     2f6:	80 83       	st	Z, r24
	Frame[CMD_HEADER_DATA_TYP]		= a->DataType;		  // (u)char , (u)int8 , (u)int16 , (u)int32 usw.	
||||||| .r36
	cmdMsg[CMD_HEADER_START_BYTE1]	= '-';			// Start Byte 1
     2e6:	8d e2       	ldi	r24, 0x2D	; 45
     2e8:	80 83       	st	Z, r24
	cmdMsg[CMD_HEADER_START_BYTE2]	= '+';			// Start Byte 2 
     2ea:	8b e2       	ldi	r24, 0x2B	; 43
     2ec:	81 83       	std	Z+1, r24	; 0x01
	cmdMsg[CMD_HEADER_ID]			= a->id;		// 0..255
     2ee:	13 96       	adiw	r26, 0x03	; 3
     2f0:	8c 91       	ld	r24, X
     2f2:	13 97       	sbiw	r26, 0x03	; 3
     2f4:	85 83       	std	Z+5, r24	; 0x05
	cmdMsg[CMD_HEADER_LENGHT]		= msgLen;		// Länge der ganzen Antwort
     2f6:	c2 83       	std	Z+2, r28	; 0x02
	cmdMsg[CMD_HEADER_DATA_LENGHT]	= a->dataLen;	// Länge der Rohdaten
=======
	cmdMsg[CMD_HEADER_START_BYTE1]	= '-';			// Start Byte 1
     31e:	8d e2       	ldi	r24, 0x2D	; 45
     320:	80 83       	st	Z, r24
	cmdMsg[CMD_HEADER_START_BYTE2]	= '+';			// Start Byte 2 
     322:	8b e2       	ldi	r24, 0x2B	; 43
     324:	81 83       	std	Z+1, r24	; 0x01
	cmdMsg[CMD_HEADER_ID]			= a->id;		// 0..255
     326:	13 96       	adiw	r26, 0x03	; 3
     328:	8c 91       	ld	r24, X
     32a:	13 97       	sbiw	r26, 0x03	; 3
     32c:	85 83       	std	Z+5, r24	; 0x05
	cmdMsg[CMD_HEADER_LENGHT]		= msgLen;		// Länge der ganzen Antwort
     32e:	c2 83       	std	Z+2, r28	; 0x02
	cmdMsg[CMD_HEADER_DATA_LENGHT]	= a->dataLen;	// Länge der Rohdaten
>>>>>>> .r38
<<<<<<< .mine
     2f8:	11 96       	adiw	r26, 0x01	; 1
     2fa:	8c 91       	ld	r24, X
     2fc:	11 97       	sbiw	r26, 0x01	; 1
     2fe:	81 83       	std	Z+1, r24	; 0x01
	Frame[CMD_HEADER_ID]			= a->MessageID;		  // 0..255
||||||| .r36
     2f8:	11 96       	adiw	r26, 0x01	; 1
     2fa:	8c 91       	ld	r24, X
     2fc:	11 97       	sbiw	r26, 0x01	; 1
     2fe:	83 83       	std	Z+3, r24	; 0x03
	cmdMsg[CMD_HEADER_DATA_TYP]		= a->dataType;	// (u)char , (u)int8 , (u)int16 , (u)int32 usw.
=======
     330:	11 96       	adiw	r26, 0x01	; 1
     332:	8c 91       	ld	r24, X
     334:	11 97       	sbiw	r26, 0x01	; 1
     336:	83 83       	std	Z+3, r24	; 0x03
	cmdMsg[CMD_HEADER_DATA_TYP]		= a->dataType;	// (u)char , (u)int8 , (u)int16 , (u)int32 usw.
>>>>>>> .r38
<<<<<<< .mine
     300:	12 96       	adiw	r26, 0x02	; 2
     302:	8c 91       	ld	r24, X
     304:	12 97       	sbiw	r26, 0x02	; 2
     306:	82 83       	std	Z+2, r24	; 0x02
	Frame[CMD_HEADER_Exitcode]		= a->Exitcode;		  // 0..255
     308:	13 96       	adiw	r26, 0x03	; 3
     30a:	8c 91       	ld	r24, X
     30c:	13 97       	sbiw	r26, 0x03	; 3
     30e:	83 83       	std	Z+3, r24	; 0x03
     310:	6c e0       	ldi	r22, 0x0C	; 12
     312:	71 e0       	ldi	r23, 0x01	; 1
||||||| .r36
     300:	12 96       	adiw	r26, 0x02	; 2
     302:	8c 91       	ld	r24, X
     304:	12 97       	sbiw	r26, 0x02	; 2
     306:	84 83       	std	Z+4, r24	; 0x04
	cmdMsg[CMD_HEADER_EXITCODE]		= a->exitcode;	// 0..255
     308:	14 96       	adiw	r26, 0x04	; 4
     30a:	8c 91       	ld	r24, X
     30c:	14 97       	sbiw	r26, 0x04	; 4
     30e:	86 83       	std	Z+6, r24	; 0x06
     310:	65 e0       	ldi	r22, 0x05	; 5
     312:	71 e0       	ldi	r23, 0x01	; 1
=======
     338:	12 96       	adiw	r26, 0x02	; 2
     33a:	8c 91       	ld	r24, X
     33c:	12 97       	sbiw	r26, 0x02	; 2
     33e:	84 83       	std	Z+4, r24	; 0x04
	cmdMsg[CMD_HEADER_EXITCODE]		= a->exitcode;	// 0..255
     340:	14 96       	adiw	r26, 0x04	; 4
     342:	8c 91       	ld	r24, X
     344:	14 97       	sbiw	r26, 0x04	; 4
     346:	86 83       	std	Z+6, r24	; 0x06
     348:	6c e2       	ldi	r22, 0x2C	; 44
     34a:	71 e0       	ldi	r23, 0x01	; 1
>>>>>>> .r38
	
	/*	Checksumme vom Header bilden
	*/
<<<<<<< .mine
	uint8_t FrameCRC = 0;
     314:	90 e0       	ldi	r25, 0x00	; 0
||||||| .r36
	uint8_t crc = 0;
     314:	30 e0       	ldi	r19, 0x00	; 0
=======
	uint8_t crc = 0;
     34c:	30 e0       	ldi	r19, 0x00	; 0
>>>>>>> .r38
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
		{
			data <<= 1;
			data ^= 0x07;
     34e:	47 e0       	ldi	r20, 0x07	; 7
static inline uint8_t cmdCrc8CCITTUpdate ( uint8_t inCrc , uint8_t *inData )
{
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
<<<<<<< .mine
     318:	21 91       	ld	r18, Z+
     31a:	29 27       	eor	r18, r25
     31c:	38 e0       	ldi	r19, 0x08	; 8
||||||| .r36
     318:	21 91       	ld	r18, Z+
     31a:	92 2f       	mov	r25, r18
     31c:	93 27       	eor	r25, r19
     31e:	28 e0       	ldi	r18, 0x08	; 8
=======
     350:	21 91       	ld	r18, Z+
     352:	92 2f       	mov	r25, r18
     354:	93 27       	eor	r25, r19
     356:	28 e0       	ldi	r18, 0x08	; 8
>>>>>>> .r38
	
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
<<<<<<< .mine
     31e:	22 23       	and	r18, r18
     320:	24 f4       	brge	.+8      	; 0x32a <cmdBuildHeader+0x50>
||||||| .r36
     320:	99 23       	and	r25, r25
     322:	24 f4       	brge	.+8      	; 0x32c <cmdBuildHeader+0x68>
=======
     358:	99 23       	and	r25, r25
     35a:	24 f4       	brge	.+8      	; 0x364 <cmdBuildHeader+0x68>
>>>>>>> .r38
		{
			data <<= 1;
			data ^= 0x07;
<<<<<<< .mine
     322:	92 2f       	mov	r25, r18
     324:	99 0f       	add	r25, r25
     326:	94 27       	eor	r25, r20
     328:	02 c0       	rjmp	.+4      	; 0x32e <cmdBuildHeader+0x54>
||||||| .r36
     324:	99 0f       	add	r25, r25
     326:	39 2f       	mov	r19, r25
     328:	34 27       	eor	r19, r20
     32a:	02 c0       	rjmp	.+4      	; 0x330 <cmdBuildHeader+0x6c>
=======
     35c:	99 0f       	add	r25, r25
     35e:	39 2f       	mov	r19, r25
     360:	34 27       	eor	r19, r20
     362:	02 c0       	rjmp	.+4      	; 0x368 <cmdBuildHeader+0x6c>
>>>>>>> .r38
		}
		else
		{
			data <<= 1;
<<<<<<< .mine
     32a:	92 2f       	mov	r25, r18
     32c:	99 0f       	add	r25, r25
     32e:	31 50       	subi	r19, 0x01	; 1
     330:	29 2f       	mov	r18, r25
||||||| .r36
     32c:	39 2f       	mov	r19, r25
     32e:	33 0f       	add	r19, r19
     330:	21 50       	subi	r18, 0x01	; 1
     332:	93 2f       	mov	r25, r19
=======
     364:	39 2f       	mov	r19, r25
     366:	33 0f       	add	r19, r19
     368:	21 50       	subi	r18, 0x01	; 1
     36a:	93 2f       	mov	r25, r19
>>>>>>> .r38
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
<<<<<<< .mine
     332:	a9 f7       	brne	.-22     	; 0x31e <cmdBuildHeader+0x44>
	Frame[CMD_HEADER_Exitcode]		= a->Exitcode;		  // 0..255
||||||| .r36
     334:	a9 f7       	brne	.-22     	; 0x320 <cmdBuildHeader+0x5c>
	cmdMsg[CMD_HEADER_EXITCODE]		= a->exitcode;	// 0..255
=======
     36c:	a9 f7       	brne	.-22     	; 0x358 <cmdBuildHeader+0x5c>
	cmdMsg[CMD_HEADER_EXITCODE]		= a->exitcode;	// 0..255
>>>>>>> .r38
	
	/*	Checksumme vom Header bilden
	*/
	uint8_t FrameCRC = 0;
	for ( uint8_t x = 0 ; x < __CMD_HEADER_ENTRYS__ ; x++)
<<<<<<< .mine
     334:	e6 17       	cp	r30, r22
     336:	f7 07       	cpc	r31, r23
     338:	79 f7       	brne	.-34     	; 0x318 <cmdBuildHeader+0x3e>
     33a:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <data.2186>
		FrameCRC = cmdCrc8CCITTUpdate( FrameCRC , &Frame[x] );
||||||| .r36
     336:	e6 17       	cp	r30, r22
     338:	f7 07       	cpc	r31, r23
     33a:	71 f7       	brne	.-36     	; 0x318 <cmdBuildHeader+0x54>
     33c:	30 93 fc 00 	sts	0x00FC, r19	; 0x8000fc <__data_end>
		crc = cmdCrc8CCITTUpdate( crc , &cmdMsg[x] );
=======
     36e:	e6 17       	cp	r30, r22
     370:	f7 07       	cpc	r31, r23
     372:	71 f7       	brne	.-36     	; 0x350 <cmdBuildHeader+0x54>
     374:	30 93 23 01 	sts	0x0123, r19	; 0x800123 <data.2188>
		crc = cmdCrc8CCITTUpdate( crc , &cmdMsg[x] );
>>>>>>> .r38
	}
	
	/*	Checksumme von Nutzdaten bilden
	*/	
<<<<<<< .mine
	if ( a->DataLength )
     33e:	5c 91       	ld	r21, X
     340:	55 23       	and	r21, r21
     342:	c1 f0       	breq	.+48     	; 0x374 <cmdBuildHeader+0x9a>
     344:	ed 2f       	mov	r30, r29
     346:	fc 2f       	mov	r31, r28
     348:	40 e0       	ldi	r20, 0x00	; 0
||||||| .r36
	if ( a->dataLen )
     340:	11 96       	adiw	r26, 0x01	; 1
     342:	5c 91       	ld	r21, X
     344:	11 97       	sbiw	r26, 0x01	; 1
     346:	55 23       	and	r21, r21
     348:	c1 f0       	breq	.+48     	; 0x37a <cmdBuildHeader+0xb6>
     34a:	e1 2f       	mov	r30, r17
     34c:	fd 2f       	mov	r31, r29
     34e:	40 e0       	ldi	r20, 0x00	; 0
=======
	if ( a->dataLen )
     378:	11 96       	adiw	r26, 0x01	; 1
     37a:	5c 91       	ld	r21, X
     37c:	11 97       	sbiw	r26, 0x01	; 1
     37e:	55 23       	and	r21, r21
     380:	c1 f0       	breq	.+48     	; 0x3b2 <cmdBuildHeader+0xb6>
     382:	e1 2f       	mov	r30, r17
     384:	fd 2f       	mov	r31, r29
     386:	40 e0       	ldi	r20, 0x00	; 0
>>>>>>> .r38
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
		{
			data <<= 1;
			data ^= 0x07;
<<<<<<< .mine
     34a:	87 e0       	ldi	r24, 0x07	; 7
||||||| .r36
     350:	87 e0       	ldi	r24, 0x07	; 7
=======
     388:	87 e0       	ldi	r24, 0x07	; 7
>>>>>>> .r38
static inline uint8_t cmdCrc8CCITTUpdate ( uint8_t inCrc , uint8_t *inData )
{
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
<<<<<<< .mine
     34c:	21 91       	ld	r18, Z+
     34e:	29 27       	eor	r18, r25
     350:	38 e0       	ldi	r19, 0x08	; 8
||||||| .r36
     352:	91 91       	ld	r25, Z+
     354:	93 27       	eor	r25, r19
     356:	28 e0       	ldi	r18, 0x08	; 8
=======
     38a:	91 91       	ld	r25, Z+
     38c:	93 27       	eor	r25, r19
     38e:	28 e0       	ldi	r18, 0x08	; 8
>>>>>>> .r38
	
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
<<<<<<< .mine
     352:	22 23       	and	r18, r18
     354:	24 f4       	brge	.+8      	; 0x35e <cmdBuildHeader+0x84>
||||||| .r36
     358:	99 23       	and	r25, r25
     35a:	24 f4       	brge	.+8      	; 0x364 <cmdBuildHeader+0xa0>
=======
     390:	99 23       	and	r25, r25
     392:	24 f4       	brge	.+8      	; 0x39c <cmdBuildHeader+0xa0>
>>>>>>> .r38
		{
			data <<= 1;
			data ^= 0x07;
<<<<<<< .mine
     356:	92 2f       	mov	r25, r18
     358:	99 0f       	add	r25, r25
     35a:	98 27       	eor	r25, r24
     35c:	02 c0       	rjmp	.+4      	; 0x362 <cmdBuildHeader+0x88>
||||||| .r36
     35c:	99 0f       	add	r25, r25
     35e:	39 2f       	mov	r19, r25
     360:	38 27       	eor	r19, r24
     362:	02 c0       	rjmp	.+4      	; 0x368 <cmdBuildHeader+0xa4>
=======
     394:	99 0f       	add	r25, r25
     396:	39 2f       	mov	r19, r25
     398:	38 27       	eor	r19, r24
     39a:	02 c0       	rjmp	.+4      	; 0x3a0 <cmdBuildHeader+0xa4>
>>>>>>> .r38
		}
		else
		{
			data <<= 1;
<<<<<<< .mine
     35e:	92 2f       	mov	r25, r18
     360:	99 0f       	add	r25, r25
     362:	31 50       	subi	r19, 0x01	; 1
     364:	29 2f       	mov	r18, r25
||||||| .r36
     364:	39 2f       	mov	r19, r25
     366:	33 0f       	add	r19, r19
     368:	21 50       	subi	r18, 0x01	; 1
     36a:	93 2f       	mov	r25, r19
=======
     39c:	39 2f       	mov	r19, r25
     39e:	33 0f       	add	r19, r19
     3a0:	21 50       	subi	r18, 0x01	; 1
     3a2:	93 2f       	mov	r25, r19
>>>>>>> .r38
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
<<<<<<< .mine
     366:	a9 f7       	brne	.-22     	; 0x352 <cmdBuildHeader+0x78>
||||||| .r36
     36c:	a9 f7       	brne	.-22     	; 0x358 <cmdBuildHeader+0x94>
=======
     3a4:	a9 f7       	brne	.-22     	; 0x390 <cmdBuildHeader+0x94>
>>>>>>> .r38
	
	/*	Checksumme von Nutzdaten bilden
	*/	
	if ( a->DataLength )
	{
<<<<<<< .mine
		for ( uint8_t x = 0 ; x < a->DataLength ; x++ )
     368:	4f 5f       	subi	r20, 0xFF	; 255
     36a:	45 17       	cp	r20, r21
     36c:	78 f3       	brcs	.-34     	; 0x34c <cmdBuildHeader+0x72>
     36e:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <data.2186>
     372:	07 c0       	rjmp	.+14     	; 0x382 <cmdBuildHeader+0xa8>
			FrameCRC = cmdCrc8CCITTUpdate( FrameCRC , tmpPtr++ );	
||||||| .r36
		for ( uint8_t x = 0 ; x < a->dataLen ; x++ )
     36e:	4f 5f       	subi	r20, 0xFF	; 255
     370:	45 17       	cp	r20, r21
     372:	78 f3       	brcs	.-34     	; 0x352 <cmdBuildHeader+0x8e>
     374:	30 93 fc 00 	sts	0x00FC, r19	; 0x8000fc <__data_end>
     378:	04 c0       	rjmp	.+8      	; 0x382 <cmdBuildHeader+0xbe>
			crc = cmdCrc8CCITTUpdate( crc , tmpPtr++ );	
=======
		for ( uint8_t x = 0 ; x < a->dataLen ; x++ )
     3a6:	4f 5f       	subi	r20, 0xFF	; 255
     3a8:	45 17       	cp	r20, r21
     3aa:	78 f3       	brcs	.-34     	; 0x38a <cmdBuildHeader+0x8e>
     3ac:	30 93 23 01 	sts	0x0123, r19	; 0x800123 <data.2188>
     3b0:	04 c0       	rjmp	.+8      	; 0x3ba <cmdBuildHeader+0xbe>
			crc = cmdCrc8CCITTUpdate( crc , tmpPtr++ );	
>>>>>>> .r38
		}			
	}
	else
	{
<<<<<<< .mine
		HeaderInfo.Exitcode = 1; // Keine Nutzdaten vorhanden
     374:	81 e0       	ldi	r24, 0x01	; 1
     376:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__data_end+0x2>
		a->Data = NULL;
     37a:	15 96       	adiw	r26, 0x05	; 5
     37c:	1c 92       	st	X, r1
     37e:	1e 92       	st	-X, r1
     380:	14 97       	sbiw	r26, 0x04	; 4
||||||| .r36
		a->dataPtr = NULL;
     37a:	18 96       	adiw	r26, 0x08	; 8
     37c:	1c 92       	st	X, r1
     37e:	1e 92       	st	-X, r1
     380:	17 97       	sbiw	r26, 0x07	; 7
=======
		a->dataPtr = NULL;
     3b2:	18 96       	adiw	r26, 0x08	; 8
     3b4:	1c 92       	st	X, r1
     3b6:	1e 92       	st	-X, r1
     3b8:	17 97       	sbiw	r26, 0x07	; 7
>>>>>>> .r38
	}

	Frame[CMD_HEADER_CRC] = FrameCRC;
     382:	e7 e0       	ldi	r30, 0x07	; 7
     384:	f1 e0       	ldi	r31, 0x01	; 1
     386:	94 83       	std	Z+4, r25	; 0x04
		
<<<<<<< .mine
	a->MessageID	= 0;
     388:	12 96       	adiw	r26, 0x02	; 2
     38a:	1c 92       	st	X, r1
     38c:	12 97       	sbiw	r26, 0x02	; 2
	a->DataType		= 0;
     38e:	11 96       	adiw	r26, 0x01	; 1
     390:	1c 92       	st	X, r1
     392:	11 97       	sbiw	r26, 0x01	; 1
	a->Exitcode		= 0;
     394:	13 96       	adiw	r26, 0x03	; 3
     396:	1c 92       	st	X, r1
||||||| .r36
	cmdMsg[CMD_HEADER_CRC] = crc;
     382:	30 93 04 01 	sts	0x0104, r19	; 0x800104 <cmdMsg+0x7>
		
	a->id			= 0;
     386:	13 96       	adiw	r26, 0x03	; 3
     388:	1c 92       	st	X, r1
     38a:	13 97       	sbiw	r26, 0x03	; 3
	a->dataType		= 0;
     38c:	12 96       	adiw	r26, 0x02	; 2
     38e:	1c 92       	st	X, r1
     390:	12 97       	sbiw	r26, 0x02	; 2
	a->exitcode		= 0;
     392:	14 96       	adiw	r26, 0x04	; 4
     394:	1c 92       	st	X, r1
     396:	14 97       	sbiw	r26, 0x04	; 4
			
	a->msgLen = msgLen;
     398:	cc 93       	st	X, r28
=======
	cmdMsg[CMD_HEADER_CRC] = crc;
     3ba:	30 93 2b 01 	sts	0x012B, r19	; 0x80012b <cmdMsg+0x7>
		
	a->id			= 0;
     3be:	13 96       	adiw	r26, 0x03	; 3
     3c0:	1c 92       	st	X, r1
     3c2:	13 97       	sbiw	r26, 0x03	; 3
	a->dataType		= 0;
     3c4:	12 96       	adiw	r26, 0x02	; 2
     3c6:	1c 92       	st	X, r1
     3c8:	12 97       	sbiw	r26, 0x02	; 2
	a->exitcode		= 0;
     3ca:	14 96       	adiw	r26, 0x04	; 4
     3cc:	1c 92       	st	X, r1
     3ce:	14 97       	sbiw	r26, 0x04	; 4
			
	a->msgLen = msgLen;
     3d0:	cc 93       	st	X, r28
>>>>>>> .r38
				
	HeaderInfo.FramePtr = Frame;
     398:	f0 93 03 01 	sts	0x0103, r31	; 0x800103 <__data_end+0x1>
     39c:	e0 93 02 01 	sts	0x0102, r30	; 0x800102 <__data_end>
				
	return HeaderInfo;
     3a0:	60 91 02 01 	lds	r22, 0x0102	; 0x800102 <__data_end>
     3a4:	70 91 03 01 	lds	r23, 0x0103	; 0x800103 <__data_end+0x1>
     3a8:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <__data_end+0x2>
}
<<<<<<< .mine
     3ac:	df 91       	pop	r29
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret
||||||| .r36
     39a:	8d ef       	ldi	r24, 0xFD	; 253
     39c:	90 e0       	ldi	r25, 0x00	; 0
     39e:	df 91       	pop	r29
     3a0:	cf 91       	pop	r28
     3a2:	1f 91       	pop	r17
     3a4:	08 95       	ret
=======
     3d2:	84 e2       	ldi	r24, 0x24	; 36
     3d4:	91 e0       	ldi	r25, 0x01	; 1
     3d6:	df 91       	pop	r29
     3d8:	cf 91       	pop	r28
     3da:	1f 91       	pop	r17
     3dc:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000003b2 <cmdBuildAnswer>:
||||||| .r36
000003a6 <cmdBuildAnswer>:
=======
000003de <cmdBuildAnswer>:
>>>>>>> .r38

void		cmdBuildAnswer		( cmd_t *a , uint8_t id , enum Data_Type_Enum DataType , uint8_t Exitcode , uint8_t DataLength , uint8_t *Data )
{
<<<<<<< .mine
     3b2:	ef 92       	push	r14
     3b4:	ff 92       	push	r15
     3b6:	0f 93       	push	r16
     3b8:	fc 01       	movw	r30, r24
	a->MessageID	= id;			// Beschreibt den Nachrichten Type. Damit die gegenstelle die Nachrichten unterscheiden kann
     3ba:	62 83       	std	Z+2, r22	; 0x02
	a->DataType		= DataType;		// Gibt an um welchen Daten Typ es sich handelt
     3bc:	41 83       	std	Z+1, r20	; 0x01
	a->Exitcode		= Exitcode;		// Rückgabewert einer Funktion 
     3be:	23 83       	std	Z+3, r18	; 0x03
	a->Data		= Data;		// Zeiger auf die Daten die gesendet werden sollen
     3c0:	f5 82       	std	Z+5, r15	; 0x05
     3c2:	e4 82       	std	Z+4, r14	; 0x04
	a->DataLength	= DataLength;	// Anzahl der Bytes
     3c4:	00 83       	st	Z, r16
||||||| .r36
     3a6:	ef 92       	push	r14
     3a8:	ff 92       	push	r15
     3aa:	0f 93       	push	r16
     3ac:	fc 01       	movw	r30, r24
	a->id		= id; // Beschreibt den Nachrichten Type. Damit die gegenstelle die Nachrichten unterscheiden kann
     3ae:	63 83       	std	Z+3, r22	; 0x03
	a->dataType = dataType; // Gibt an um welchen Daten Typ es sich handelt
     3b0:	42 83       	std	Z+2, r20	; 0x02
	a->exitcode = exitcode; // Rückgabewert einer Funktion 
     3b2:	24 83       	std	Z+4, r18	; 0x04
	a->dataPtr	= dataPtr; // Zeiger auf die Daten die gesendet werden sollen
     3b4:	f0 86       	std	Z+8, r15	; 0x08
     3b6:	e7 82       	std	Z+7, r14	; 0x07
	a->dataLen	= dataLen; // Anzahl der Bytes
     3b8:	01 83       	std	Z+1, r16	; 0x01
=======
     3de:	ef 92       	push	r14
     3e0:	ff 92       	push	r15
     3e2:	0f 93       	push	r16
     3e4:	fc 01       	movw	r30, r24
	a->id		= id; // Beschreibt den Nachrichten Type. Damit die gegenstelle die Nachrichten unterscheiden kann
     3e6:	63 83       	std	Z+3, r22	; 0x03
	a->dataType = dataType; // Gibt an um welchen Daten Typ es sich handelt
     3e8:	42 83       	std	Z+2, r20	; 0x02
	a->exitcode = exitcode; // Rückgabewert einer Funktion 
     3ea:	24 83       	std	Z+4, r18	; 0x04
	a->dataPtr	= dataPtr; // Zeiger auf die Daten die gesendet werden sollen
     3ec:	f0 86       	std	Z+8, r15	; 0x08
     3ee:	e7 82       	std	Z+7, r14	; 0x07
	a->dataLen	= dataLen; // Anzahl der Bytes
     3f0:	01 83       	std	Z+1, r16	; 0x01
>>>>>>> .r38
}
<<<<<<< .mine
     3c6:	0f 91       	pop	r16
     3c8:	ff 90       	pop	r15
     3ca:	ef 90       	pop	r14
     3cc:	08 95       	ret
||||||| .r36
     3ba:	0f 91       	pop	r16
     3bc:	ff 90       	pop	r15
     3be:	ef 90       	pop	r14
     3c0:	08 95       	ret
=======
     3f2:	0f 91       	pop	r16
     3f4:	ff 90       	pop	r15
     3f6:	ef 90       	pop	r14
     3f8:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000003ce <cmdSendAnswer>:
||||||| .r36
000003c2 <cmdSendAnswer>:
=======
000003fa <cmdSendAnswer>:
>>>>>>> .r38

void		cmdSendAnswer		( cmd_t *a )					
{
<<<<<<< .mine
     3ce:	cf 93       	push	r28
     3d0:	df 93       	push	r29
     3d2:	ec 01       	movw	r28, r24
	Header_t HeaderInfo  = cmdBuildHeader( a );
     3d4:	0e 94 6d 01 	call	0x2da	; 0x2da <cmdBuildHeader>
     3d8:	a8 2f       	mov	r26, r24
     3da:	cb 01       	movw	r24, r22
	
	uartPutByteStr( HeaderInfo.FramePtr , __CMD_HEADER_ENTRYS__ );
     3dc:	65 e0       	ldi	r22, 0x05	; 5
     3de:	0e 94 2e 05 	call	0xa5c	; 0xa5c <uartPutByteStr>
	uartPutByteStr( a->Data , a->DataLength );
     3e2:	68 81       	ld	r22, Y
     3e4:	8c 81       	ldd	r24, Y+4	; 0x04
     3e6:	9d 81       	ldd	r25, Y+5	; 0x05
     3e8:	0e 94 2e 05 	call	0xa5c	; 0xa5c <uartPutByteStr>
     3ec:	df 91       	pop	r29
     3ee:	cf 91       	pop	r28
     3f0:	08 95       	ret
||||||| .r36
     3c2:	cf 93       	push	r28
     3c4:	df 93       	push	r29
     3c6:	ec 01       	movw	r28, r24
	uint8_t *cmdBuff  = cmdBuildHeader( (cmd_t*)a );
     3c8:	0e 94 62 01 	call	0x2c4	; 0x2c4 <cmdBuildHeader>
	uartPutByteStr( cmdBuff , __CMD_HEADER_ENTRYS__ );
     3cc:	68 e0       	ldi	r22, 0x08	; 8
     3ce:	0e 94 26 05 	call	0xa4c	; 0xa4c <uartPutByteStr>
	uartPutByteStr( a->dataPtr , a->dataLen );
     3d2:	69 81       	ldd	r22, Y+1	; 0x01
     3d4:	8f 81       	ldd	r24, Y+7	; 0x07
     3d6:	98 85       	ldd	r25, Y+8	; 0x08
     3d8:	0e 94 26 05 	call	0xa4c	; 0xa4c <uartPutByteStr>
     3dc:	df 91       	pop	r29
     3de:	cf 91       	pop	r28
     3e0:	08 95       	ret
=======
     3fa:	cf 93       	push	r28
     3fc:	df 93       	push	r29
     3fe:	ec 01       	movw	r28, r24
	uint8_t *cmdBuff  = cmdBuildHeader( (cmd_t*)a );
     400:	0e 94 7e 01 	call	0x2fc	; 0x2fc <cmdBuildHeader>
	uartPutByteStr( cmdBuff , __CMD_HEADER_ENTRYS__ );
     404:	68 e0       	ldi	r22, 0x08	; 8
     406:	0e 94 42 05 	call	0xa84	; 0xa84 <uartPutByteStr>
	uartPutByteStr( a->dataPtr , a->dataLen );
     40a:	69 81       	ldd	r22, Y+1	; 0x01
     40c:	8f 81       	ldd	r24, Y+7	; 0x07
     40e:	98 85       	ldd	r25, Y+8	; 0x08
     410:	0e 94 42 05 	call	0xa84	; 0xa84 <uartPutByteStr>
     414:	df 91       	pop	r29
     416:	cf 91       	pop	r28
     418:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000003f2 <selectFont>:
||||||| .r36
000003e2 <selectFont>:
=======
0000041a <selectFont>:
>>>>>>> .r38
void clearDigits( void )
{
	
	for ( uint8_t x = 0 ; x < 4 ; x++ )
	{
		disp.dig[x] = ' ';
<<<<<<< .mine
     3f2:	90 93 66 00 	sts	0x0066, r25	; 0x800066 <__data_start+0x6>
     3f6:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__data_start+0x5>
     3fa:	08 95       	ret

000003fc <getCharMapIndex>:
     3fc:	28 2f       	mov	r18, r24
     3fe:	a0 91 65 00 	lds	r26, 0x0065	; 0x800065 <__data_start+0x5>
     402:	b0 91 66 00 	lds	r27, 0x0066	; 0x800066 <__data_start+0x6>
     406:	8c 91       	ld	r24, X
     408:	28 17       	cp	r18, r24
     40a:	81 f0       	breq	.+32     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     40c:	88 23       	and	r24, r24
     40e:	81 f0       	breq	.+32     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
     410:	80 e0       	ldi	r24, 0x00	; 0
     412:	8f 5f       	subi	r24, 0xFF	; 255
     414:	e8 2f       	mov	r30, r24
     416:	f0 e0       	ldi	r31, 0x00	; 0
     418:	ee 0f       	add	r30, r30
     41a:	ff 1f       	adc	r31, r31
     41c:	ea 0f       	add	r30, r26
     41e:	fb 1f       	adc	r31, r27
     420:	90 81       	ld	r25, Z
     422:	92 17       	cp	r25, r18
     424:	31 f0       	breq	.+12     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     426:	91 11       	cpse	r25, r1
     428:	f4 cf       	rjmp	.-24     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     42a:	08 95       	ret
     42c:	80 e0       	ldi	r24, 0x00	; 0
     42e:	08 95       	ret
     430:	80 e0       	ldi	r24, 0x00	; 0
     432:	08 95       	ret
||||||| .r36
     3e2:	90 93 66 00 	sts	0x0066, r25	; 0x800066 <__data_start+0x6>
     3e6:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__data_start+0x5>
     3ea:	08 95       	ret

000003ec <getCharMapIndex>:
     3ec:	28 2f       	mov	r18, r24
     3ee:	a0 91 65 00 	lds	r26, 0x0065	; 0x800065 <__data_start+0x5>
     3f2:	b0 91 66 00 	lds	r27, 0x0066	; 0x800066 <__data_start+0x6>
     3f6:	8c 91       	ld	r24, X
     3f8:	28 17       	cp	r18, r24
     3fa:	81 f0       	breq	.+32     	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     3fc:	88 23       	and	r24, r24
     3fe:	81 f0       	breq	.+32     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
     400:	80 e0       	ldi	r24, 0x00	; 0
     402:	8f 5f       	subi	r24, 0xFF	; 255
     404:	e8 2f       	mov	r30, r24
     406:	f0 e0       	ldi	r31, 0x00	; 0
     408:	ee 0f       	add	r30, r30
     40a:	ff 1f       	adc	r31, r31
     40c:	ea 0f       	add	r30, r26
     40e:	fb 1f       	adc	r31, r27
     410:	90 81       	ld	r25, Z
     412:	92 17       	cp	r25, r18
     414:	31 f0       	breq	.+12     	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     416:	91 11       	cpse	r25, r1
     418:	f4 cf       	rjmp	.-24     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     41a:	08 95       	ret
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	08 95       	ret
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	08 95       	ret
=======
     41a:	90 93 66 00 	sts	0x0066, r25	; 0x800066 <__data_start+0x6>
     41e:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__data_start+0x5>
     422:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000434 <timeBcdToStr>:
     434:	8b 37       	cpi	r24, 0x7B	; 123
     436:	31 f4       	brne	.+12     	; 0x444 <timeBcdToStr+0x10>
     438:	ed e0       	ldi	r30, 0x0D	; 13
     43a:	f1 e0       	ldi	r31, 0x01	; 1
     43c:	80 e2       	ldi	r24, 0x20	; 32
     43e:	80 83       	st	Z, r24
     440:	81 83       	std	Z+1, r24	; 0x01
     442:	0a c0       	rjmp	.+20     	; 0x458 <timeBcdToStr+0x24>
     444:	ed e0       	ldi	r30, 0x0D	; 13
     446:	f1 e0       	ldi	r31, 0x01	; 1
     448:	98 2f       	mov	r25, r24
     44a:	92 95       	swap	r25
     44c:	9f 70       	andi	r25, 0x0F	; 15
     44e:	90 5d       	subi	r25, 0xD0	; 208
     450:	90 83       	st	Z, r25
     452:	8f 70       	andi	r24, 0x0F	; 15
     454:	80 5d       	subi	r24, 0xD0	; 208
     456:	81 83       	std	Z+1, r24	; 0x01
     458:	ed e0       	ldi	r30, 0x0D	; 13
     45a:	f1 e0       	ldi	r31, 0x01	; 1
     45c:	8e e2       	ldi	r24, 0x2E	; 46
     45e:	82 83       	std	Z+2, r24	; 0x02
     460:	80 e2       	ldi	r24, 0x20	; 32
     462:	83 83       	std	Z+3, r24	; 0x03
     464:	6b 37       	cpi	r22, 0x7B	; 123
     466:	19 f4       	brne	.+6      	; 0x46e <timeBcdToStr+0x3a>
     468:	84 83       	std	Z+4, r24	; 0x04
     46a:	85 83       	std	Z+5, r24	; 0x05
     46c:	0a c0       	rjmp	.+20     	; 0x482 <timeBcdToStr+0x4e>
     46e:	ed e0       	ldi	r30, 0x0D	; 13
     470:	f1 e0       	ldi	r31, 0x01	; 1
     472:	86 2f       	mov	r24, r22
     474:	82 95       	swap	r24
     476:	8f 70       	andi	r24, 0x0F	; 15
     478:	80 5d       	subi	r24, 0xD0	; 208
     47a:	84 83       	std	Z+4, r24	; 0x04
     47c:	6f 70       	andi	r22, 0x0F	; 15
     47e:	60 5d       	subi	r22, 0xD0	; 208
     480:	65 83       	std	Z+5, r22	; 0x05
     482:	ed e0       	ldi	r30, 0x0D	; 13
     484:	f1 e0       	ldi	r31, 0x01	; 1
     486:	8e e2       	ldi	r24, 0x2E	; 46
     488:	86 83       	std	Z+6, r24	; 0x06
     48a:	80 e2       	ldi	r24, 0x20	; 32
     48c:	87 83       	std	Z+7, r24	; 0x07
     48e:	4b 37       	cpi	r20, 0x7B	; 123
     490:	19 f4       	brne	.+6      	; 0x498 <timeBcdToStr+0x64>
     492:	80 87       	std	Z+8, r24	; 0x08
     494:	81 87       	std	Z+9, r24	; 0x09
     496:	0a c0       	rjmp	.+20     	; 0x4ac <timeBcdToStr+0x78>
     498:	ed e0       	ldi	r30, 0x0D	; 13
     49a:	f1 e0       	ldi	r31, 0x01	; 1
     49c:	84 2f       	mov	r24, r20
     49e:	82 95       	swap	r24
     4a0:	8f 70       	andi	r24, 0x0F	; 15
     4a2:	80 5d       	subi	r24, 0xD0	; 208
     4a4:	80 87       	std	Z+8, r24	; 0x08
     4a6:	4f 70       	andi	r20, 0x0F	; 15
     4a8:	40 5d       	subi	r20, 0xD0	; 208
     4aa:	41 87       	std	Z+9, r20	; 0x09
     4ac:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <str+0xa>
     4b0:	8d e0       	ldi	r24, 0x0D	; 13
     4b2:	91 e0       	ldi	r25, 0x01	; 1
     4b4:	08 95       	ret
||||||| .r36
00000424 <timeBcdToStr>:
     424:	8b 37       	cpi	r24, 0x7B	; 123
     426:	31 f4       	brne	.+12     	; 0x434 <timeBcdToStr+0x10>
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	f1 e0       	ldi	r31, 0x01	; 1
     42c:	80 e2       	ldi	r24, 0x20	; 32
     42e:	80 83       	st	Z, r24
     430:	81 83       	std	Z+1, r24	; 0x01
     432:	0a c0       	rjmp	.+20     	; 0x448 <timeBcdToStr+0x24>
     434:	e6 e0       	ldi	r30, 0x06	; 6
     436:	f1 e0       	ldi	r31, 0x01	; 1
     438:	98 2f       	mov	r25, r24
     43a:	92 95       	swap	r25
     43c:	9f 70       	andi	r25, 0x0F	; 15
     43e:	90 5d       	subi	r25, 0xD0	; 208
     440:	90 83       	st	Z, r25
     442:	8f 70       	andi	r24, 0x0F	; 15
     444:	80 5d       	subi	r24, 0xD0	; 208
     446:	81 83       	std	Z+1, r24	; 0x01
     448:	e6 e0       	ldi	r30, 0x06	; 6
     44a:	f1 e0       	ldi	r31, 0x01	; 1
     44c:	8e e2       	ldi	r24, 0x2E	; 46
     44e:	82 83       	std	Z+2, r24	; 0x02
     450:	80 e2       	ldi	r24, 0x20	; 32
     452:	83 83       	std	Z+3, r24	; 0x03
     454:	6b 37       	cpi	r22, 0x7B	; 123
     456:	19 f4       	brne	.+6      	; 0x45e <timeBcdToStr+0x3a>
     458:	84 83       	std	Z+4, r24	; 0x04
     45a:	85 83       	std	Z+5, r24	; 0x05
     45c:	0a c0       	rjmp	.+20     	; 0x472 <timeBcdToStr+0x4e>
     45e:	e6 e0       	ldi	r30, 0x06	; 6
     460:	f1 e0       	ldi	r31, 0x01	; 1
     462:	86 2f       	mov	r24, r22
     464:	82 95       	swap	r24
     466:	8f 70       	andi	r24, 0x0F	; 15
     468:	80 5d       	subi	r24, 0xD0	; 208
     46a:	84 83       	std	Z+4, r24	; 0x04
     46c:	6f 70       	andi	r22, 0x0F	; 15
     46e:	60 5d       	subi	r22, 0xD0	; 208
     470:	65 83       	std	Z+5, r22	; 0x05
     472:	e6 e0       	ldi	r30, 0x06	; 6
     474:	f1 e0       	ldi	r31, 0x01	; 1
     476:	8e e2       	ldi	r24, 0x2E	; 46
     478:	86 83       	std	Z+6, r24	; 0x06
     47a:	80 e2       	ldi	r24, 0x20	; 32
     47c:	87 83       	std	Z+7, r24	; 0x07
     47e:	4b 37       	cpi	r20, 0x7B	; 123
     480:	19 f4       	brne	.+6      	; 0x488 <timeBcdToStr+0x64>
     482:	80 87       	std	Z+8, r24	; 0x08
     484:	81 87       	std	Z+9, r24	; 0x09
     486:	0a c0       	rjmp	.+20     	; 0x49c <timeBcdToStr+0x78>
     488:	e6 e0       	ldi	r30, 0x06	; 6
     48a:	f1 e0       	ldi	r31, 0x01	; 1
     48c:	84 2f       	mov	r24, r20
     48e:	82 95       	swap	r24
     490:	8f 70       	andi	r24, 0x0F	; 15
     492:	80 5d       	subi	r24, 0xD0	; 208
     494:	80 87       	std	Z+8, r24	; 0x08
     496:	4f 70       	andi	r20, 0x0F	; 15
     498:	40 5d       	subi	r20, 0xD0	; 208
     49a:	41 87       	std	Z+9, r20	; 0x09
     49c:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <str+0xa>
     4a0:	86 e0       	ldi	r24, 0x06	; 6
     4a2:	91 e0       	ldi	r25, 0x01	; 1
     4a4:	08 95       	ret
=======
00000424 <getCharMapIndex>:
     424:	28 2f       	mov	r18, r24
     426:	a0 91 65 00 	lds	r26, 0x0065	; 0x800065 <__data_start+0x5>
     42a:	b0 91 66 00 	lds	r27, 0x0066	; 0x800066 <__data_start+0x6>
     42e:	8c 91       	ld	r24, X
     430:	28 17       	cp	r18, r24
     432:	81 f0       	breq	.+32     	; 0x454 <getCharMapIndex+0x30>
     434:	88 23       	and	r24, r24
     436:	81 f0       	breq	.+32     	; 0x458 <getCharMapIndex+0x34>
     438:	80 e0       	ldi	r24, 0x00	; 0
     43a:	8f 5f       	subi	r24, 0xFF	; 255
     43c:	e8 2f       	mov	r30, r24
     43e:	f0 e0       	ldi	r31, 0x00	; 0
     440:	ee 0f       	add	r30, r30
     442:	ff 1f       	adc	r31, r31
     444:	ea 0f       	add	r30, r26
     446:	fb 1f       	adc	r31, r27
     448:	90 81       	ld	r25, Z
     44a:	92 17       	cp	r25, r18
     44c:	31 f0       	breq	.+12     	; 0x45a <getCharMapIndex+0x36>
     44e:	91 11       	cpse	r25, r1
     450:	f4 cf       	rjmp	.-24     	; 0x43a <getCharMapIndex+0x16>
     452:	08 95       	ret
     454:	80 e0       	ldi	r24, 0x00	; 0
     456:	08 95       	ret
     458:	80 e0       	ldi	r24, 0x00	; 0
     45a:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000004b6 <buildTemperatureString>:
     4b6:	fc 01       	movw	r30, r24
     4b8:	66 23       	and	r22, r22
     4ba:	cc f4       	brge	.+50     	; 0x4ee <buildTemperatureString+0x38>
     4bc:	61 95       	neg	r22
     4be:	44 23       	and	r20, r20
     4c0:	29 f0       	breq	.+10     	; 0x4cc <buildTemperatureString+0x16>
     4c2:	41 30       	cpi	r20, 0x01	; 1
     4c4:	49 f0       	breq	.+18     	; 0x4d8 <buildTemperatureString+0x22>
     4c6:	80 e2       	ldi	r24, 0x20	; 32
     4c8:	80 83       	st	Z, r24
     4ca:	16 c0       	rjmp	.+44     	; 0x4f8 <buildTemperatureString+0x42>
     4cc:	8d e2       	ldi	r24, 0x2D	; 45
     4ce:	80 83       	st	Z, r24
     4d0:	13 c0       	rjmp	.+38     	; 0x4f8 <buildTemperatureString+0x42>
     4d2:	80 e6       	ldi	r24, 0x60	; 96
     4d4:	80 83       	st	Z, r24
     4d6:	10 c0       	rjmp	.+32     	; 0x4f8 <buildTemperatureString+0x42>
     4d8:	8a e5       	ldi	r24, 0x5A	; 90
     4da:	01 c0       	rjmp	.+2      	; 0x4de <buildTemperatureString+0x28>
     4dc:	80 e0       	ldi	r24, 0x00	; 0
     4de:	8a 35       	cpi	r24, 0x5A	; 90
     4e0:	19 f4       	brne	.+6      	; 0x4e8 <buildTemperatureString+0x32>
     4e2:	8d e2       	ldi	r24, 0x2D	; 45
     4e4:	80 83       	st	Z, r24
     4e6:	08 c0       	rjmp	.+16     	; 0x4f8 <buildTemperatureString+0x42>
     4e8:	84 eb       	ldi	r24, 0xB4	; 180
     4ea:	80 83       	st	Z, r24
     4ec:	05 c0       	rjmp	.+10     	; 0x4f8 <buildTemperatureString+0x42>
     4ee:	44 23       	and	r20, r20
     4f0:	81 f3       	breq	.-32     	; 0x4d2 <buildTemperatureString+0x1c>
     4f2:	41 30       	cpi	r20, 0x01	; 1
     4f4:	99 f3       	breq	.-26     	; 0x4dc <buildTemperatureString+0x26>
     4f6:	e7 cf       	rjmp	.-50     	; 0x4c6 <buildTemperatureString+0x10>
     4f8:	97 e6       	ldi	r25, 0x67	; 103
     4fa:	69 02       	muls	r22, r25
     4fc:	91 2d       	mov	r25, r1
     4fe:	11 24       	eor	r1, r1
     500:	95 95       	asr	r25
     502:	95 95       	asr	r25
     504:	67 fd       	sbrc	r22, 7
     506:	93 95       	inc	r25
     508:	80 e3       	ldi	r24, 0x30	; 48
     50a:	89 0f       	add	r24, r25
     50c:	81 83       	std	Z+1, r24	; 0x01
     50e:	99 0f       	add	r25, r25
     510:	89 2f       	mov	r24, r25
     512:	88 0f       	add	r24, r24
     514:	88 0f       	add	r24, r24
     516:	98 0f       	add	r25, r24
     518:	69 1b       	sub	r22, r25
     51a:	60 5d       	subi	r22, 0xD0	; 208
     51c:	62 83       	std	Z+2, r22	; 0x02
     51e:	80 eb       	ldi	r24, 0xB0	; 176
     520:	83 83       	std	Z+3, r24	; 0x03
     522:	83 e4       	ldi	r24, 0x43	; 67
     524:	84 83       	std	Z+4, r24	; 0x04
     526:	15 82       	std	Z+5, r1	; 0x05
     528:	cf 01       	movw	r24, r30
     52a:	08 95       	ret
||||||| .r36
000004a6 <buildTemperatureString>:
     4a6:	fc 01       	movw	r30, r24
     4a8:	66 23       	and	r22, r22
     4aa:	cc f4       	brge	.+50     	; 0x4de <buildTemperatureString+0x38>
     4ac:	61 95       	neg	r22
     4ae:	44 23       	and	r20, r20
     4b0:	29 f0       	breq	.+10     	; 0x4bc <buildTemperatureString+0x16>
     4b2:	41 30       	cpi	r20, 0x01	; 1
     4b4:	49 f0       	breq	.+18     	; 0x4c8 <buildTemperatureString+0x22>
     4b6:	80 e2       	ldi	r24, 0x20	; 32
     4b8:	80 83       	st	Z, r24
     4ba:	16 c0       	rjmp	.+44     	; 0x4e8 <buildTemperatureString+0x42>
     4bc:	8d e2       	ldi	r24, 0x2D	; 45
     4be:	80 83       	st	Z, r24
     4c0:	13 c0       	rjmp	.+38     	; 0x4e8 <buildTemperatureString+0x42>
     4c2:	80 e6       	ldi	r24, 0x60	; 96
     4c4:	80 83       	st	Z, r24
     4c6:	10 c0       	rjmp	.+32     	; 0x4e8 <buildTemperatureString+0x42>
     4c8:	8a e5       	ldi	r24, 0x5A	; 90
     4ca:	01 c0       	rjmp	.+2      	; 0x4ce <buildTemperatureString+0x28>
     4cc:	80 e0       	ldi	r24, 0x00	; 0
     4ce:	8a 35       	cpi	r24, 0x5A	; 90
     4d0:	19 f4       	brne	.+6      	; 0x4d8 <buildTemperatureString+0x32>
     4d2:	8d e2       	ldi	r24, 0x2D	; 45
     4d4:	80 83       	st	Z, r24
     4d6:	08 c0       	rjmp	.+16     	; 0x4e8 <buildTemperatureString+0x42>
     4d8:	84 eb       	ldi	r24, 0xB4	; 180
     4da:	80 83       	st	Z, r24
     4dc:	05 c0       	rjmp	.+10     	; 0x4e8 <buildTemperatureString+0x42>
     4de:	44 23       	and	r20, r20
     4e0:	81 f3       	breq	.-32     	; 0x4c2 <buildTemperatureString+0x1c>
     4e2:	41 30       	cpi	r20, 0x01	; 1
     4e4:	99 f3       	breq	.-26     	; 0x4cc <buildTemperatureString+0x26>
     4e6:	e7 cf       	rjmp	.-50     	; 0x4b6 <buildTemperatureString+0x10>
     4e8:	97 e6       	ldi	r25, 0x67	; 103
     4ea:	69 02       	muls	r22, r25
     4ec:	91 2d       	mov	r25, r1
     4ee:	11 24       	eor	r1, r1
     4f0:	95 95       	asr	r25
     4f2:	95 95       	asr	r25
     4f4:	67 fd       	sbrc	r22, 7
     4f6:	93 95       	inc	r25
     4f8:	80 e3       	ldi	r24, 0x30	; 48
     4fa:	89 0f       	add	r24, r25
     4fc:	81 83       	std	Z+1, r24	; 0x01
     4fe:	99 0f       	add	r25, r25
     500:	89 2f       	mov	r24, r25
     502:	88 0f       	add	r24, r24
     504:	88 0f       	add	r24, r24
     506:	98 0f       	add	r25, r24
     508:	69 1b       	sub	r22, r25
     50a:	60 5d       	subi	r22, 0xD0	; 208
     50c:	62 83       	std	Z+2, r22	; 0x02
     50e:	80 eb       	ldi	r24, 0xB0	; 176
     510:	83 83       	std	Z+3, r24	; 0x03
     512:	83 e4       	ldi	r24, 0x43	; 67
     514:	84 83       	std	Z+4, r24	; 0x04
     516:	15 82       	std	Z+5, r1	; 0x05
     518:	cf 01       	movw	r24, r30
     51a:	08 95       	ret
=======
0000045c <timeBcdToStr>:
     45c:	8b 37       	cpi	r24, 0x7B	; 123
     45e:	31 f4       	brne	.+12     	; 0x46c <timeBcdToStr+0x10>
     460:	ed e2       	ldi	r30, 0x2D	; 45
     462:	f1 e0       	ldi	r31, 0x01	; 1
     464:	80 e2       	ldi	r24, 0x20	; 32
     466:	80 83       	st	Z, r24
     468:	81 83       	std	Z+1, r24	; 0x01
     46a:	0a c0       	rjmp	.+20     	; 0x480 <timeBcdToStr+0x24>
     46c:	ed e2       	ldi	r30, 0x2D	; 45
     46e:	f1 e0       	ldi	r31, 0x01	; 1
     470:	98 2f       	mov	r25, r24
     472:	92 95       	swap	r25
     474:	9f 70       	andi	r25, 0x0F	; 15
     476:	90 5d       	subi	r25, 0xD0	; 208
     478:	90 83       	st	Z, r25
     47a:	8f 70       	andi	r24, 0x0F	; 15
     47c:	80 5d       	subi	r24, 0xD0	; 208
     47e:	81 83       	std	Z+1, r24	; 0x01
     480:	ed e2       	ldi	r30, 0x2D	; 45
     482:	f1 e0       	ldi	r31, 0x01	; 1
     484:	8e e2       	ldi	r24, 0x2E	; 46
     486:	82 83       	std	Z+2, r24	; 0x02
     488:	80 e2       	ldi	r24, 0x20	; 32
     48a:	83 83       	std	Z+3, r24	; 0x03
     48c:	6b 37       	cpi	r22, 0x7B	; 123
     48e:	19 f4       	brne	.+6      	; 0x496 <timeBcdToStr+0x3a>
     490:	84 83       	std	Z+4, r24	; 0x04
     492:	85 83       	std	Z+5, r24	; 0x05
     494:	0a c0       	rjmp	.+20     	; 0x4aa <timeBcdToStr+0x4e>
     496:	ed e2       	ldi	r30, 0x2D	; 45
     498:	f1 e0       	ldi	r31, 0x01	; 1
     49a:	86 2f       	mov	r24, r22
     49c:	82 95       	swap	r24
     49e:	8f 70       	andi	r24, 0x0F	; 15
     4a0:	80 5d       	subi	r24, 0xD0	; 208
     4a2:	84 83       	std	Z+4, r24	; 0x04
     4a4:	6f 70       	andi	r22, 0x0F	; 15
     4a6:	60 5d       	subi	r22, 0xD0	; 208
     4a8:	65 83       	std	Z+5, r22	; 0x05
     4aa:	ed e2       	ldi	r30, 0x2D	; 45
     4ac:	f1 e0       	ldi	r31, 0x01	; 1
     4ae:	8e e2       	ldi	r24, 0x2E	; 46
     4b0:	86 83       	std	Z+6, r24	; 0x06
     4b2:	80 e2       	ldi	r24, 0x20	; 32
     4b4:	87 83       	std	Z+7, r24	; 0x07
     4b6:	4b 37       	cpi	r20, 0x7B	; 123
     4b8:	19 f4       	brne	.+6      	; 0x4c0 <timeBcdToStr+0x64>
     4ba:	80 87       	std	Z+8, r24	; 0x08
     4bc:	81 87       	std	Z+9, r24	; 0x09
     4be:	0a c0       	rjmp	.+20     	; 0x4d4 <timeBcdToStr+0x78>
     4c0:	ed e2       	ldi	r30, 0x2D	; 45
     4c2:	f1 e0       	ldi	r31, 0x01	; 1
     4c4:	84 2f       	mov	r24, r20
     4c6:	82 95       	swap	r24
     4c8:	8f 70       	andi	r24, 0x0F	; 15
     4ca:	80 5d       	subi	r24, 0xD0	; 208
     4cc:	80 87       	std	Z+8, r24	; 0x08
     4ce:	4f 70       	andi	r20, 0x0F	; 15
     4d0:	40 5d       	subi	r20, 0xD0	; 208
     4d2:	41 87       	std	Z+9, r20	; 0x09
     4d4:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <str+0xa>
     4d8:	8d e2       	ldi	r24, 0x2D	; 45
     4da:	91 e0       	ldi	r25, 0x01	; 1
     4dc:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000052c <chToRam>:
     52c:	0f 93       	push	r16
     52e:	1f 93       	push	r17
     530:	cf 93       	push	r28
     532:	c6 2f       	mov	r28, r22
     534:	00 91 65 00 	lds	r16, 0x0065	; 0x800065 <__data_start+0x5>
     538:	10 91 66 00 	lds	r17, 0x0066	; 0x800066 <__data_start+0x6>
     53c:	0e 94 fe 01 	call	0x3fc	; 0x3fc <getCharMapIndex>
     540:	e8 2f       	mov	r30, r24
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	ee 0f       	add	r30, r30
     546:	ff 1f       	adc	r31, r31
     548:	e0 0f       	add	r30, r16
     54a:	f1 1f       	adc	r31, r17
     54c:	81 81       	ldd	r24, Z+1	; 0x01
     54e:	80 95       	com	r24
     550:	0e 94 0c 03 	call	0x618	; 0x618 <mcp23017_set_gpa>
     554:	8c 2f       	mov	r24, r28
     556:	80 95       	com	r24
     558:	8f 77       	andi	r24, 0x7F	; 127
     55a:	0e 94 1b 03 	call	0x636	; 0x636 <mcp23017_set_gpb>
     55e:	cf 91       	pop	r28
     560:	1f 91       	pop	r17
     562:	0f 91       	pop	r16
     564:	08 95       	ret
||||||| .r36
0000051c <chToRam>:
     51c:	0f 93       	push	r16
     51e:	1f 93       	push	r17
     520:	cf 93       	push	r28
     522:	c6 2f       	mov	r28, r22
     524:	00 91 65 00 	lds	r16, 0x0065	; 0x800065 <__data_start+0x5>
     528:	10 91 66 00 	lds	r17, 0x0066	; 0x800066 <__data_start+0x6>
     52c:	0e 94 f6 01 	call	0x3ec	; 0x3ec <getCharMapIndex>
     530:	e8 2f       	mov	r30, r24
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	ee 0f       	add	r30, r30
     536:	ff 1f       	adc	r31, r31
     538:	e0 0f       	add	r30, r16
     53a:	f1 1f       	adc	r31, r17
     53c:	81 81       	ldd	r24, Z+1	; 0x01
     53e:	80 95       	com	r24
     540:	0e 94 04 03 	call	0x608	; 0x608 <mcp23017_set_gpa>
     544:	8c 2f       	mov	r24, r28
     546:	80 95       	com	r24
     548:	8f 77       	andi	r24, 0x7F	; 127
     54a:	0e 94 13 03 	call	0x626	; 0x626 <mcp23017_set_gpb>
     54e:	cf 91       	pop	r28
     550:	1f 91       	pop	r17
     552:	0f 91       	pop	r16
     554:	08 95       	ret
=======
000004de <buildTemperatureString>:
     4de:	fc 01       	movw	r30, r24
     4e0:	66 23       	and	r22, r22
     4e2:	cc f4       	brge	.+50     	; 0x516 <buildTemperatureString+0x38>
     4e4:	61 95       	neg	r22
     4e6:	44 23       	and	r20, r20
     4e8:	29 f0       	breq	.+10     	; 0x4f4 <buildTemperatureString+0x16>
     4ea:	41 30       	cpi	r20, 0x01	; 1
     4ec:	49 f0       	breq	.+18     	; 0x500 <buildTemperatureString+0x22>
     4ee:	80 e2       	ldi	r24, 0x20	; 32
     4f0:	80 83       	st	Z, r24
     4f2:	16 c0       	rjmp	.+44     	; 0x520 <buildTemperatureString+0x42>
     4f4:	8d e2       	ldi	r24, 0x2D	; 45
     4f6:	80 83       	st	Z, r24
     4f8:	13 c0       	rjmp	.+38     	; 0x520 <buildTemperatureString+0x42>
     4fa:	80 e6       	ldi	r24, 0x60	; 96
     4fc:	80 83       	st	Z, r24
     4fe:	10 c0       	rjmp	.+32     	; 0x520 <buildTemperatureString+0x42>
     500:	8a e5       	ldi	r24, 0x5A	; 90
     502:	01 c0       	rjmp	.+2      	; 0x506 <buildTemperatureString+0x28>
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	8a 35       	cpi	r24, 0x5A	; 90
     508:	19 f4       	brne	.+6      	; 0x510 <buildTemperatureString+0x32>
     50a:	8d e2       	ldi	r24, 0x2D	; 45
     50c:	80 83       	st	Z, r24
     50e:	08 c0       	rjmp	.+16     	; 0x520 <buildTemperatureString+0x42>
     510:	84 eb       	ldi	r24, 0xB4	; 180
     512:	80 83       	st	Z, r24
     514:	05 c0       	rjmp	.+10     	; 0x520 <buildTemperatureString+0x42>
     516:	44 23       	and	r20, r20
     518:	81 f3       	breq	.-32     	; 0x4fa <buildTemperatureString+0x1c>
     51a:	41 30       	cpi	r20, 0x01	; 1
     51c:	99 f3       	breq	.-26     	; 0x504 <buildTemperatureString+0x26>
     51e:	e7 cf       	rjmp	.-50     	; 0x4ee <buildTemperatureString+0x10>
     520:	97 e6       	ldi	r25, 0x67	; 103
     522:	69 02       	muls	r22, r25
     524:	91 2d       	mov	r25, r1
     526:	11 24       	eor	r1, r1
     528:	95 95       	asr	r25
     52a:	95 95       	asr	r25
     52c:	67 fd       	sbrc	r22, 7
     52e:	93 95       	inc	r25
     530:	80 e3       	ldi	r24, 0x30	; 48
     532:	89 0f       	add	r24, r25
     534:	81 83       	std	Z+1, r24	; 0x01
     536:	99 0f       	add	r25, r25
     538:	89 2f       	mov	r24, r25
     53a:	88 0f       	add	r24, r24
     53c:	88 0f       	add	r24, r24
     53e:	98 0f       	add	r25, r24
     540:	69 1b       	sub	r22, r25
     542:	60 5d       	subi	r22, 0xD0	; 208
     544:	62 83       	std	Z+2, r22	; 0x02
     546:	80 eb       	ldi	r24, 0xB0	; 176
     548:	83 83       	std	Z+3, r24	; 0x03
     54a:	83 e4       	ldi	r24, 0x43	; 67
     54c:	84 83       	std	Z+4, r24	; 0x04
     54e:	15 82       	std	Z+5, r1	; 0x05
     550:	cf 01       	movw	r24, r30
     552:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000566 <muxDigits>:
||||||| .r36
00000556 <muxDigits>:
=======
00000554 <chToRam>:
     554:	0f 93       	push	r16
     556:	1f 93       	push	r17
     558:	cf 93       	push	r28
     55a:	c6 2f       	mov	r28, r22
     55c:	00 91 65 00 	lds	r16, 0x0065	; 0x800065 <__data_start+0x5>
     560:	10 91 66 00 	lds	r17, 0x0066	; 0x800066 <__data_start+0x6>
     564:	0e 94 12 02 	call	0x424	; 0x424 <getCharMapIndex>
     568:	e8 2f       	mov	r30, r24
     56a:	f0 e0       	ldi	r31, 0x00	; 0
     56c:	ee 0f       	add	r30, r30
     56e:	ff 1f       	adc	r31, r31
     570:	e0 0f       	add	r30, r16
     572:	f1 1f       	adc	r31, r17
     574:	81 81       	ldd	r24, Z+1	; 0x01
     576:	80 95       	com	r24
     578:	0e 94 20 03 	call	0x640	; 0x640 <mcp23017_set_gpa>
     57c:	8c 2f       	mov	r24, r28
     57e:	80 95       	com	r24
     580:	8f 77       	andi	r24, 0x7F	; 127
     582:	0e 94 2f 03 	call	0x65e	; 0x65e <mcp23017_set_gpb>
     586:	cf 91       	pop	r28
     588:	1f 91       	pop	r17
     58a:	0f 91       	pop	r16
     58c:	08 95       	ret
>>>>>>> .r38

0000058e <muxDigits>:

void muxDigits( void )
{
	static uint8_t mux = 0;
	
	if ( mux >= 35 )
<<<<<<< .mine
     566:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <mux.2034>
     56a:	e3 32       	cpi	r30, 0x23	; 35
     56c:	18 f0       	brcs	.+6      	; 0x574 <muxDigits+0xe>
||||||| .r36
     556:	e0 91 05 01 	lds	r30, 0x0105	; 0x800105 <mux.2034>
     55a:	e3 32       	cpi	r30, 0x23	; 35
     55c:	18 f0       	brcs	.+6      	; 0x564 <muxDigits+0xe>
=======
     58e:	e0 91 2c 01 	lds	r30, 0x012C	; 0x80012c <mux.2034>
     592:	e3 32       	cpi	r30, 0x23	; 35
     594:	18 f0       	brcs	.+6      	; 0x59c <muxDigits+0xe>
>>>>>>> .r38
	{
		mux = 0;
<<<<<<< .mine
     56e:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <mux.2034>
     572:	0d c0       	rjmp	.+26     	; 0x58e <muxDigits+0x28>
||||||| .r36
     55e:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <mux.2034>
     562:	0d c0       	rjmp	.+26     	; 0x57e <muxDigits+0x28>
=======
     596:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <mux.2034>
     59a:	0d c0       	rjmp	.+26     	; 0x5b6 <muxDigits+0x28>
>>>>>>> .r38
	}
	else
	{
		mux++;
<<<<<<< .mine
     574:	ef 5f       	subi	r30, 0xFF	; 255
     576:	e0 93 0c 01 	sts	0x010C, r30	; 0x80010c <mux.2034>
||||||| .r36
     564:	ef 5f       	subi	r30, 0xFF	; 255
     566:	e0 93 05 01 	sts	0x0105, r30	; 0x800105 <mux.2034>
=======
     59c:	ef 5f       	subi	r30, 0xFF	; 255
     59e:	e0 93 2c 01 	sts	0x012C, r30	; 0x80012c <mux.2034>
>>>>>>> .r38
	}
	
	switch( mux )
<<<<<<< .mine
     57a:	8e 2f       	mov	r24, r30
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	84 32       	cpi	r24, 0x24	; 36
     580:	91 05       	cpc	r25, r1
     582:	80 f5       	brcc	.+96     	; 0x5e4 <muxDigits+0x7e>
     584:	fc 01       	movw	r30, r24
     586:	e6 5d       	subi	r30, 0xD6	; 214
     588:	ff 4f       	sbci	r31, 0xFF	; 255
     58a:	0c 94 7d 0b 	jmp	0x16fa	; 0x16fa <__tablejump2__>
||||||| .r36
     56a:	8e 2f       	mov	r24, r30
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	84 32       	cpi	r24, 0x24	; 36
     570:	91 05       	cpc	r25, r1
     572:	80 f5       	brcc	.+96     	; 0x5d4 <muxDigits+0x7e>
     574:	fc 01       	movw	r30, r24
     576:	e6 5d       	subi	r30, 0xD6	; 214
     578:	ff 4f       	sbci	r31, 0xFF	; 255
     57a:	0c 94 6a 0b 	jmp	0x16d4	; 0x16d4 <__tablejump2__>
=======
     5a2:	8e 2f       	mov	r24, r30
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	84 32       	cpi	r24, 0x24	; 36
     5a8:	91 05       	cpc	r25, r1
     5aa:	80 f5       	brcc	.+96     	; 0x60c <muxDigits+0x7e>
     5ac:	fc 01       	movw	r30, r24
     5ae:	e6 5d       	subi	r30, 0xD6	; 214
     5b0:	ff 4f       	sbci	r31, 0xFF	; 255
     5b2:	0c 94 e7 0b 	jmp	0x17ce	; 0x17ce <__tablejump2__>
>>>>>>> .r38
	{
		case 0:
		{
			chToRam( disp.dig[0] , DRIVE_dig_1 );
<<<<<<< .mine
     58e:	60 e4       	ldi	r22, 0x40	; 64
     590:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     594:	0e 94 96 02 	call	0x52c	; 0x52c <chToRam>
||||||| .r36
     57e:	60 e4       	ldi	r22, 0x40	; 64
     580:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     584:	0e 94 8e 02 	call	0x51c	; 0x51c <chToRam>
=======
     5b6:	60 e4       	ldi	r22, 0x40	; 64
     5b8:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     5bc:	0e 94 aa 02 	call	0x554	; 0x554 <chToRam>
>>>>>>> .r38
		}break;
<<<<<<< .mine
     598:	08 95       	ret
||||||| .r36
     588:	08 95       	ret
=======
     5c0:	08 95       	ret
>>>>>>> .r38
		case 5:
		{
			chToRam( ' ' , ~(DRIVE_dig_1 | DRIVE_dig_2 | DRIVE_dig_3 | DRIVE_dig_4 ) );
<<<<<<< .mine
     59a:	67 e8       	ldi	r22, 0x87	; 135
     59c:	80 e2       	ldi	r24, 0x20	; 32
     59e:	0e 94 96 02 	call	0x52c	; 0x52c <chToRam>
||||||| .r36
     58a:	67 e8       	ldi	r22, 0x87	; 135
     58c:	80 e2       	ldi	r24, 0x20	; 32
     58e:	0e 94 8e 02 	call	0x51c	; 0x51c <chToRam>
=======
     5c2:	67 e8       	ldi	r22, 0x87	; 135
     5c4:	80 e2       	ldi	r24, 0x20	; 32
     5c6:	0e 94 aa 02 	call	0x554	; 0x554 <chToRam>
>>>>>>> .r38
		}break;
<<<<<<< .mine
     5a2:	08 95       	ret
||||||| .r36
     592:	08 95       	ret
=======
     5ca:	08 95       	ret
>>>>>>> .r38
		case 10:
		{
			chToRam( disp.dig[1] , DRIVE_dig_2 );
<<<<<<< .mine
     5a4:	60 e2       	ldi	r22, 0x20	; 32
     5a6:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__data_start+0x1>
     5aa:	0e 94 96 02 	call	0x52c	; 0x52c <chToRam>
||||||| .r36
     594:	60 e2       	ldi	r22, 0x20	; 32
     596:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__data_start+0x1>
     59a:	0e 94 8e 02 	call	0x51c	; 0x51c <chToRam>
=======
     5cc:	60 e2       	ldi	r22, 0x20	; 32
     5ce:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__data_start+0x1>
     5d2:	0e 94 aa 02 	call	0x554	; 0x554 <chToRam>
>>>>>>> .r38
		}break;
<<<<<<< .mine
     5ae:	08 95       	ret
||||||| .r36
     59e:	08 95       	ret
=======
     5d6:	08 95       	ret
>>>>>>> .r38
		case 15:
		{
			chToRam( ' ', ~( DRIVE_dig_1 | DRIVE_dig_2 | DRIVE_dig_3 | DRIVE_dig_4 ) );
<<<<<<< .mine
     5b0:	67 e8       	ldi	r22, 0x87	; 135
     5b2:	80 e2       	ldi	r24, 0x20	; 32
     5b4:	0e 94 96 02 	call	0x52c	; 0x52c <chToRam>
||||||| .r36
     5a0:	67 e8       	ldi	r22, 0x87	; 135
     5a2:	80 e2       	ldi	r24, 0x20	; 32
     5a4:	0e 94 8e 02 	call	0x51c	; 0x51c <chToRam>
=======
     5d8:	67 e8       	ldi	r22, 0x87	; 135
     5da:	80 e2       	ldi	r24, 0x20	; 32
     5dc:	0e 94 aa 02 	call	0x554	; 0x554 <chToRam>
>>>>>>> .r38
		}break;
<<<<<<< .mine
     5b8:	08 95       	ret
||||||| .r36
     5a8:	08 95       	ret
=======
     5e0:	08 95       	ret
>>>>>>> .r38
		case 20:
		{
			chToRam( disp.dig[2] , DRIVE_dig_3 );
<<<<<<< .mine
     5ba:	60 e1       	ldi	r22, 0x10	; 16
     5bc:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_start+0x2>
     5c0:	0e 94 96 02 	call	0x52c	; 0x52c <chToRam>
||||||| .r36
     5aa:	60 e1       	ldi	r22, 0x10	; 16
     5ac:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_start+0x2>
     5b0:	0e 94 8e 02 	call	0x51c	; 0x51c <chToRam>
=======
     5e2:	60 e1       	ldi	r22, 0x10	; 16
     5e4:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_start+0x2>
     5e8:	0e 94 aa 02 	call	0x554	; 0x554 <chToRam>
>>>>>>> .r38
		}break;
<<<<<<< .mine
     5c4:	08 95       	ret
||||||| .r36
     5b4:	08 95       	ret
=======
     5ec:	08 95       	ret
>>>>>>> .r38
		case 25:
		{
			chToRam( ' ' , ~( DRIVE_dig_1 | DRIVE_dig_2 | DRIVE_dig_3 | DRIVE_dig_4 ) );
<<<<<<< .mine
     5c6:	67 e8       	ldi	r22, 0x87	; 135
     5c8:	80 e2       	ldi	r24, 0x20	; 32
     5ca:	0e 94 96 02 	call	0x52c	; 0x52c <chToRam>
||||||| .r36
     5b6:	67 e8       	ldi	r22, 0x87	; 135
     5b8:	80 e2       	ldi	r24, 0x20	; 32
     5ba:	0e 94 8e 02 	call	0x51c	; 0x51c <chToRam>
=======
     5ee:	67 e8       	ldi	r22, 0x87	; 135
     5f0:	80 e2       	ldi	r24, 0x20	; 32
     5f2:	0e 94 aa 02 	call	0x554	; 0x554 <chToRam>
>>>>>>> .r38
		}break;
<<<<<<< .mine
     5ce:	08 95       	ret
||||||| .r36
     5be:	08 95       	ret
=======
     5f6:	08 95       	ret
>>>>>>> .r38
		case 30:
		{
			chToRam(disp.dig[3],DRIVE_dig_4);
<<<<<<< .mine
     5d0:	68 e0       	ldi	r22, 0x08	; 8
     5d2:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__data_start+0x3>
     5d6:	0e 94 96 02 	call	0x52c	; 0x52c <chToRam>
||||||| .r36
     5c0:	68 e0       	ldi	r22, 0x08	; 8
     5c2:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__data_start+0x3>
     5c6:	0e 94 8e 02 	call	0x51c	; 0x51c <chToRam>
=======
     5f8:	68 e0       	ldi	r22, 0x08	; 8
     5fa:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__data_start+0x3>
     5fe:	0e 94 aa 02 	call	0x554	; 0x554 <chToRam>
>>>>>>> .r38
		}break;
<<<<<<< .mine
     5da:	08 95       	ret
||||||| .r36
     5ca:	08 95       	ret
=======
     602:	08 95       	ret
>>>>>>> .r38
		case 35:
		{
			chToRam( ' ' , ~( DRIVE_dig_1 | DRIVE_dig_2 | DRIVE_dig_3 | DRIVE_dig_4 ) );
<<<<<<< .mine
     5dc:	67 e8       	ldi	r22, 0x87	; 135
     5de:	80 e2       	ldi	r24, 0x20	; 32
     5e0:	0e 94 96 02 	call	0x52c	; 0x52c <chToRam>
     5e4:	08 95       	ret
||||||| .r36
     5cc:	67 e8       	ldi	r22, 0x87	; 135
     5ce:	80 e2       	ldi	r24, 0x20	; 32
     5d0:	0e 94 8e 02 	call	0x51c	; 0x51c <chToRam>
     5d4:	08 95       	ret
=======
     604:	67 e8       	ldi	r22, 0x87	; 135
     606:	80 e2       	ldi	r24, 0x20	; 32
     608:	0e 94 aa 02 	call	0x554	; 0x554 <chToRam>
     60c:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000005e6 <hardware_init>:
||||||| .r36
000005d6 <hardware_init>:
=======
0000060e <hardware_init>:
>>>>>>> .r38
#include "hard_def.h"

void hardware_init(void)
{
	/* gpios as output */
	DDR(GLCD_PORT) 	 			|= ((1<<GLCD_CS1_bp) | (1<<GLCD_RES_bp) | (1<<GLCD_A0_bp) | (1<<GLCD_SCL_bp) | (1<<GLCD_DATA_bp));
<<<<<<< .mine
     5e6:	8a b3       	in	r24, 0x1a	; 26
     5e8:	88 6f       	ori	r24, 0xF8	; 248
     5ea:	8a bb       	out	0x1a, r24	; 26
||||||| .r36
     5d6:	8a b3       	in	r24, 0x1a	; 26
     5d8:	88 6f       	ori	r24, 0xF8	; 248
     5da:	8a bb       	out	0x1a, r24	; 26
=======
     60e:	8a b3       	in	r24, 0x1a	; 26
     610:	88 6f       	ori	r24, 0xF8	; 248
     612:	8a bb       	out	0x1a, r24	; 26
>>>>>>> .r38
	DDR(GLCD_LED_PORT) 			|= ((1<<GLCD_LED_BLUE_bp) | (1<<GLCD_LED_GREEN_bp) | (1<<GLCD_LED_RED_bp));
<<<<<<< .mine
     5ec:	84 b3       	in	r24, 0x14	; 20
     5ee:	80 6e       	ori	r24, 0xE0	; 224
     5f0:	84 bb       	out	0x14, r24	; 20
||||||| .r36
     5dc:	84 b3       	in	r24, 0x14	; 20
     5de:	80 6e       	ori	r24, 0xE0	; 224
     5e0:	84 bb       	out	0x14, r24	; 20
=======
     614:	84 b3       	in	r24, 0x14	; 20
     616:	80 6e       	ori	r24, 0xE0	; 224
     618:	84 bb       	out	0x14, r24	; 20
>>>>>>> .r38
	DDR(LED_HEARTBEAT_PORT) 	|= ( 1<<LED_HEARTBEAT_bp);
<<<<<<< .mine
     5f2:	bf 9a       	sbi	0x17, 7	; 23
||||||| .r36
     5e2:	bf 9a       	sbi	0x17, 7	; 23
=======
     61a:	bf 9a       	sbi	0x17, 7	; 23
>>>>>>> .r38
	DDR(VIBRATION_MOTOR_PORT)	|= ( 1<<VIBRATION_MOTOR_bp);
<<<<<<< .mine
     5f4:	be 9a       	sbi	0x17, 6	; 23
||||||| .r36
     5e4:	be 9a       	sbi	0x17, 6	; 23
=======
     61c:	be 9a       	sbi	0x17, 6	; 23
>>>>>>> .r38
	DDR(SOUND_PORT)				|= ( 1<<SOUND_bp);
<<<<<<< .mine
     5f6:	a4 9a       	sbi	0x14, 4	; 20
||||||| .r36
     5e6:	a4 9a       	sbi	0x14, 4	; 20
=======
     61e:	a4 9a       	sbi	0x14, 4	; 20
>>>>>>> .r38
	DDR(RELAIS_PORT1_PORT)		|= ((RELAIS_1_PORT1) | (RELAIS_2_PORT1) | (RELAIS_3_PORT1) | (RELAIS_4_PORT1) | (RELAIS_5_PORT1) | (RELAIS_6_PORT1));
<<<<<<< .mine
     5f8:	81 b3       	in	r24, 0x11	; 17
     5fa:	8c 6f       	ori	r24, 0xFC	; 252
     5fc:	81 bb       	out	0x11, r24	; 17
||||||| .r36
     5e8:	81 b3       	in	r24, 0x11	; 17
     5ea:	8c 6f       	ori	r24, 0xFC	; 252
     5ec:	81 bb       	out	0x11, r24	; 17
=======
     620:	81 b3       	in	r24, 0x11	; 17
     622:	8c 6f       	ori	r24, 0xFC	; 252
     624:	81 bb       	out	0x11, r24	; 17
>>>>>>> .r38
	DDR(RELAIS_PORT2_PORT)		|= ((RELAIS_7_PORT2) | (RELAIS_8_PORT2));
<<<<<<< .mine
     5fe:	84 b3       	in	r24, 0x14	; 20
     600:	8c 60       	ori	r24, 0x0C	; 12
     602:	84 bb       	out	0x14, r24	; 20
||||||| .r36
     5ee:	84 b3       	in	r24, 0x14	; 20
     5f0:	8c 60       	ori	r24, 0x0C	; 12
     5f2:	84 bb       	out	0x14, r24	; 20
=======
     626:	84 b3       	in	r24, 0x14	; 20
     628:	8c 60       	ori	r24, 0x0C	; 12
     62a:	84 bb       	out	0x14, r24	; 20
>>>>>>> .r38

	SOUND_DDR |= (1<<SOUND_bp);
<<<<<<< .mine
     604:	a4 9a       	sbi	0x14, 4	; 20
||||||| .r36
     5f4:	a4 9a       	sbi	0x14, 4	; 20
=======
     62c:	a4 9a       	sbi	0x14, 4	; 20
>>>>>>> .r38
	
	/* gpios as input */
	DDR(SWITCH_PORT)			&= ~((1<<SWITCH_ENTER_bp) | (1<<SWITCH_UP_bp) | (1<<SWITCH_DOWN_bp) | (1<<SWITCH_RETURN_bp));
<<<<<<< .mine
     606:	87 b3       	in	r24, 0x17	; 23
     608:	80 7f       	andi	r24, 0xF0	; 240
     60a:	87 bb       	out	0x17, r24	; 23
||||||| .r36
     5f6:	87 b3       	in	r24, 0x17	; 23
     5f8:	80 7f       	andi	r24, 0xF0	; 240
     5fa:	87 bb       	out	0x17, r24	; 23
=======
     62e:	87 b3       	in	r24, 0x17	; 23
     630:	80 7f       	andi	r24, 0xF0	; 240
     632:	87 bb       	out	0x17, r24	; 23
>>>>>>> .r38
	DDR(MEASURE_VCC_PORT) 		&= ~( 1<<MEASURE_VCC_bp);
<<<<<<< .mine
     60c:	d0 98       	cbi	0x1a, 0	; 26
||||||| .r36
     5fc:	d0 98       	cbi	0x1a, 0	; 26
=======
     634:	d0 98       	cbi	0x1a, 0	; 26
>>>>>>> .r38
	DDR(ENC_SWITCH_PORT)  		&= ~( 1<<ENC_SWITCH_bp);
<<<<<<< .mine
     60e:	ac 98       	cbi	0x15, 4	; 21
||||||| .r36
     5fe:	ac 98       	cbi	0x15, 4	; 21
=======
     636:	ac 98       	cbi	0x15, 4	; 21
>>>>>>> .r38
	DDR(ENC_PORT)		 		&= ~((1<<ENC_A) | (1<<ENC_B));
<<<<<<< .mine
     610:	8a b3       	in	r24, 0x1a	; 26
     612:	89 7f       	andi	r24, 0xF9	; 249
     614:	8a bb       	out	0x1a, r24	; 26
     616:	08 95       	ret
||||||| .r36
     600:	8a b3       	in	r24, 0x1a	; 26
     602:	89 7f       	andi	r24, 0xF9	; 249
     604:	8a bb       	out	0x1a, r24	; 26
     606:	08 95       	ret
=======
     638:	8a b3       	in	r24, 0x1a	; 26
     63a:	89 7f       	andi	r24, 0xF9	; 249
     63c:	8a bb       	out	0x1a, r24	; 26
     63e:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000618 <mcp23017_set_gpa>:
||||||| .r36
00000608 <mcp23017_set_gpa>:
=======
00000640 <mcp23017_set_gpa>:
>>>>>>> .r38
	mcp23017_set_gpb(0);
	
}

void mcp23017_set_gpa(uint8_t cmd)
{	
<<<<<<< .mine
     618:	cf 93       	push	r28
     61a:	c8 2f       	mov	r28, r24
||||||| .r36
     608:	cf 93       	push	r28
     60a:	c8 2f       	mov	r28, r24
=======
     640:	cf 93       	push	r28
     642:	c8 2f       	mov	r28, r24
>>>>>>> .r38
	i2c_start_wait(MCP23017_ADDR + I2C_WRITE);
<<<<<<< .mine
     61c:	80 e4       	ldi	r24, 0x40	; 64
     61e:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
||||||| .r36
     60c:	80 e4       	ldi	r24, 0x40	; 64
     60e:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
=======
     644:	80 e4       	ldi	r24, 0x40	; 64
     646:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
>>>>>>> .r38
	i2c_write(GPIOA);
<<<<<<< .mine
     622:	82 e1       	ldi	r24, 0x12	; 18
     624:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     612:	82 e1       	ldi	r24, 0x12	; 18
     614:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     64a:	82 e1       	ldi	r24, 0x12	; 18
     64c:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_write(cmd);
<<<<<<< .mine
     628:	8c 2f       	mov	r24, r28
     62a:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     618:	8c 2f       	mov	r24, r28
     61a:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     650:	8c 2f       	mov	r24, r28
     652:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_stop();
<<<<<<< .mine
     62e:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
||||||| .r36
     61e:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
=======
     656:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
>>>>>>> .r38
};
<<<<<<< .mine
     632:	cf 91       	pop	r28
     634:	08 95       	ret
||||||| .r36
     622:	cf 91       	pop	r28
     624:	08 95       	ret
=======
     65a:	cf 91       	pop	r28
     65c:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000636 <mcp23017_set_gpb>:
||||||| .r36
00000626 <mcp23017_set_gpb>:
=======
0000065e <mcp23017_set_gpb>:
>>>>>>> .r38

void mcp23017_set_gpb(uint8_t cmd)
{	
<<<<<<< .mine
     636:	cf 93       	push	r28
     638:	c8 2f       	mov	r28, r24
||||||| .r36
     626:	cf 93       	push	r28
     628:	c8 2f       	mov	r28, r24
=======
     65e:	cf 93       	push	r28
     660:	c8 2f       	mov	r28, r24
>>>>>>> .r38
	i2c_start_wait(MCP23017_ADDR + I2C_WRITE);
<<<<<<< .mine
     63a:	80 e4       	ldi	r24, 0x40	; 64
     63c:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
||||||| .r36
     62a:	80 e4       	ldi	r24, 0x40	; 64
     62c:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
=======
     662:	80 e4       	ldi	r24, 0x40	; 64
     664:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
>>>>>>> .r38
	i2c_write(GPIOB);
<<<<<<< .mine
     640:	83 e1       	ldi	r24, 0x13	; 19
     642:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     630:	83 e1       	ldi	r24, 0x13	; 19
     632:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     668:	83 e1       	ldi	r24, 0x13	; 19
     66a:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_write(cmd);
<<<<<<< .mine
     646:	8c 2f       	mov	r24, r28
     648:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     636:	8c 2f       	mov	r24, r28
     638:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     66e:	8c 2f       	mov	r24, r28
     670:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_stop();
<<<<<<< .mine
     64c:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
||||||| .r36
     63c:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
=======
     674:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
>>>>>>> .r38
};
<<<<<<< .mine
     650:	cf 91       	pop	r28
     652:	08 95       	ret
||||||| .r36
     640:	cf 91       	pop	r28
     642:	08 95       	ret
=======
     678:	cf 91       	pop	r28
     67a:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000654 <mcp23017_init>:
||||||| .r36
00000644 <mcp23017_init>:
=======
0000067c <mcp23017_init>:
>>>>>>> .r38

static uint8_t cmd = 0;

void mcp23017_init(void)
{
	i2c_start_wait(MCP23017_ADDR + I2C_WRITE);
<<<<<<< .mine
     654:	80 e4       	ldi	r24, 0x40	; 64
     656:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
||||||| .r36
     644:	80 e4       	ldi	r24, 0x40	; 64
     646:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
=======
     67c:	80 e4       	ldi	r24, 0x40	; 64
     67e:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
>>>>>>> .r38
	
	cmd = GPIOS_COMP_AS_OUT; 
<<<<<<< .mine
     65a:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <cmd>
||||||| .r36
     64a:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <cmd>
=======
     682:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <cmd>
>>>>>>> .r38
	/* set gpios @ outputs */
	i2c_write(IODIRA);
<<<<<<< .mine
     65e:	80 e0       	ldi	r24, 0x00	; 0
     660:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     64e:	80 e0       	ldi	r24, 0x00	; 0
     650:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     686:	80 e0       	ldi	r24, 0x00	; 0
     688:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_write(cmd);
<<<<<<< .mine
     664:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <cmd>
     668:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     654:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <cmd>
     658:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     68c:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <cmd>
     690:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_write(IODIRB);
<<<<<<< .mine
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     65c:	81 e0       	ldi	r24, 0x01	; 1
     65e:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_write(cmd);
<<<<<<< .mine
     672:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <cmd>
     676:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     662:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <cmd>
     666:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     69a:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <cmd>
     69e:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_stop();
<<<<<<< .mine
     67a:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
||||||| .r36
     66a:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
=======
     6a2:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
>>>>>>> .r38
	
	mcp23017_set_gpa(0);
<<<<<<< .mine
     67e:	80 e0       	ldi	r24, 0x00	; 0
     680:	0e 94 0c 03 	call	0x618	; 0x618 <mcp23017_set_gpa>
||||||| .r36
     66e:	80 e0       	ldi	r24, 0x00	; 0
     670:	0e 94 04 03 	call	0x608	; 0x608 <mcp23017_set_gpa>
=======
     6a6:	80 e0       	ldi	r24, 0x00	; 0
     6a8:	0e 94 20 03 	call	0x640	; 0x640 <mcp23017_set_gpa>
>>>>>>> .r38
	mcp23017_set_gpb(0);
<<<<<<< .mine
     684:	80 e0       	ldi	r24, 0x00	; 0
     686:	0e 94 1b 03 	call	0x636	; 0x636 <mcp23017_set_gpb>
     68a:	08 95       	ret
||||||| .r36
     674:	80 e0       	ldi	r24, 0x00	; 0
     676:	0e 94 13 03 	call	0x626	; 0x626 <mcp23017_set_gpb>
     67a:	08 95       	ret
=======
     6ac:	80 e0       	ldi	r24, 0x00	; 0
     6ae:	0e 94 2f 03 	call	0x65e	; 0x65e <mcp23017_set_gpb>
     6b2:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000068c <rtcBcdToDec>:
||||||| .r36
0000067c <rtcBcdToDec>:
=======
000006b4 <rtcBcdToDec>:
>>>>>>> .r38
void					rtcSetClkOut			( uint8_t frequency )	
{    
	buff[0] = RX8564_CLKOUT_FREQUENCY;
	buff[1] = frequency;
	rtcWrite( buff , sizeof( buff ) );	
}
<<<<<<< .mine
     68c:	98 2f       	mov	r25, r24
     68e:	92 95       	swap	r25
     690:	9f 70       	andi	r25, 0x0F	; 15
     692:	99 0f       	add	r25, r25
     694:	29 2f       	mov	r18, r25
     696:	22 0f       	add	r18, r18
     698:	22 0f       	add	r18, r18
     69a:	92 0f       	add	r25, r18
     69c:	8f 70       	andi	r24, 0x0F	; 15
     69e:	89 0f       	add	r24, r25
     6a0:	08 95       	ret
||||||| .r36
     67c:	98 2f       	mov	r25, r24
     67e:	92 95       	swap	r25
     680:	9f 70       	andi	r25, 0x0F	; 15
     682:	99 0f       	add	r25, r25
     684:	29 2f       	mov	r18, r25
     686:	22 0f       	add	r18, r18
     688:	22 0f       	add	r18, r18
     68a:	92 0f       	add	r25, r18
     68c:	8f 70       	andi	r24, 0x0F	; 15
     68e:	89 0f       	add	r24, r25
     690:	08 95       	ret
=======
     6b4:	98 2f       	mov	r25, r24
     6b6:	92 95       	swap	r25
     6b8:	9f 70       	andi	r25, 0x0F	; 15
     6ba:	99 0f       	add	r25, r25
     6bc:	29 2f       	mov	r18, r25
     6be:	22 0f       	add	r18, r18
     6c0:	22 0f       	add	r18, r18
     6c2:	92 0f       	add	r25, r18
     6c4:	8f 70       	andi	r24, 0x0F	; 15
     6c6:	89 0f       	add	r24, r25
     6c8:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000006a2 <rtcDecToBcd>:
     6a2:	9d ec       	ldi	r25, 0xCD	; 205
     6a4:	89 9f       	mul	r24, r25
     6a6:	91 2d       	mov	r25, r1
     6a8:	11 24       	eor	r1, r1
     6aa:	96 95       	lsr	r25
     6ac:	96 95       	lsr	r25
     6ae:	96 95       	lsr	r25
     6b0:	20 e1       	ldi	r18, 0x10	; 16
     6b2:	92 9f       	mul	r25, r18
     6b4:	a0 01       	movw	r20, r0
     6b6:	11 24       	eor	r1, r1
     6b8:	99 0f       	add	r25, r25
     6ba:	29 2f       	mov	r18, r25
     6bc:	22 0f       	add	r18, r18
     6be:	22 0f       	add	r18, r18
     6c0:	92 0f       	add	r25, r18
     6c2:	89 1b       	sub	r24, r25
     6c4:	84 2b       	or	r24, r20
     6c6:	08 95       	ret
||||||| .r36
00000692 <rtcDecToBcd>:
     692:	9d ec       	ldi	r25, 0xCD	; 205
     694:	89 9f       	mul	r24, r25
     696:	91 2d       	mov	r25, r1
     698:	11 24       	eor	r1, r1
     69a:	96 95       	lsr	r25
     69c:	96 95       	lsr	r25
     69e:	96 95       	lsr	r25
     6a0:	20 e1       	ldi	r18, 0x10	; 16
     6a2:	92 9f       	mul	r25, r18
     6a4:	a0 01       	movw	r20, r0
     6a6:	11 24       	eor	r1, r1
     6a8:	99 0f       	add	r25, r25
     6aa:	29 2f       	mov	r18, r25
     6ac:	22 0f       	add	r18, r18
     6ae:	22 0f       	add	r18, r18
     6b0:	92 0f       	add	r25, r18
     6b2:	89 1b       	sub	r24, r25
     6b4:	84 2b       	or	r24, r20
     6b6:	08 95       	ret
=======
000006ca <rtcDecToBcd>:
     6ca:	9d ec       	ldi	r25, 0xCD	; 205
     6cc:	89 9f       	mul	r24, r25
     6ce:	91 2d       	mov	r25, r1
     6d0:	11 24       	eor	r1, r1
     6d2:	96 95       	lsr	r25
     6d4:	96 95       	lsr	r25
     6d6:	96 95       	lsr	r25
     6d8:	20 e1       	ldi	r18, 0x10	; 16
     6da:	92 9f       	mul	r25, r18
     6dc:	a0 01       	movw	r20, r0
     6de:	11 24       	eor	r1, r1
     6e0:	99 0f       	add	r25, r25
     6e2:	29 2f       	mov	r18, r25
     6e4:	22 0f       	add	r18, r18
     6e6:	22 0f       	add	r18, r18
     6e8:	92 0f       	add	r25, r18
     6ea:	89 1b       	sub	r24, r25
     6ec:	84 2b       	or	r24, r20
     6ee:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000006c8 <rtcSetTime>:
     6c8:	0f 93       	push	r16
     6ca:	1f 93       	push	r17
     6cc:	cf 93       	push	r28
     6ce:	df 93       	push	r29
     6d0:	18 2f       	mov	r17, r24
     6d2:	06 2f       	mov	r16, r22
     6d4:	84 2f       	mov	r24, r20
     6d6:	c9 e1       	ldi	r28, 0x19	; 25
     6d8:	d1 e0       	ldi	r29, 0x01	; 1
     6da:	92 e0       	ldi	r25, 0x02	; 2
     6dc:	98 83       	st	Y, r25
     6de:	0e 94 51 03 	call	0x6a2	; 0x6a2 <rtcDecToBcd>
     6e2:	89 83       	std	Y+1, r24	; 0x01
     6e4:	80 2f       	mov	r24, r16
     6e6:	0e 94 51 03 	call	0x6a2	; 0x6a2 <rtcDecToBcd>
     6ea:	8a 83       	std	Y+2, r24	; 0x02
     6ec:	81 2f       	mov	r24, r17
     6ee:	0e 94 51 03 	call	0x6a2	; 0x6a2 <rtcDecToBcd>
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	82 ea       	ldi	r24, 0xA2	; 162
     6f6:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
     6fa:	04 e2       	ldi	r16, 0x24	; 36
     6fc:	11 e0       	ldi	r17, 0x01	; 1
     6fe:	89 91       	ld	r24, Y+
     700:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
     704:	c0 17       	cp	r28, r16
     706:	d1 07       	cpc	r29, r17
     708:	d1 f7       	brne	.-12     	; 0x6fe <rtcSetTime+0x36>
     70a:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     70e:	df 91       	pop	r29
     710:	cf 91       	pop	r28
     712:	1f 91       	pop	r17
     714:	0f 91       	pop	r16
     716:	08 95       	ret
||||||| .r36
000006b8 <rtcSetTime>:
     6b8:	0f 93       	push	r16
     6ba:	1f 93       	push	r17
     6bc:	cf 93       	push	r28
     6be:	df 93       	push	r29
     6c0:	18 2f       	mov	r17, r24
     6c2:	06 2f       	mov	r16, r22
     6c4:	84 2f       	mov	r24, r20
     6c6:	c2 e1       	ldi	r28, 0x12	; 18
     6c8:	d1 e0       	ldi	r29, 0x01	; 1
     6ca:	92 e0       	ldi	r25, 0x02	; 2
     6cc:	98 83       	st	Y, r25
     6ce:	0e 94 49 03 	call	0x692	; 0x692 <rtcDecToBcd>
     6d2:	89 83       	std	Y+1, r24	; 0x01
     6d4:	80 2f       	mov	r24, r16
     6d6:	0e 94 49 03 	call	0x692	; 0x692 <rtcDecToBcd>
     6da:	8a 83       	std	Y+2, r24	; 0x02
     6dc:	81 2f       	mov	r24, r17
     6de:	0e 94 49 03 	call	0x692	; 0x692 <rtcDecToBcd>
     6e2:	8b 83       	std	Y+3, r24	; 0x03
     6e4:	82 ea       	ldi	r24, 0xA2	; 162
     6e6:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
     6ea:	0d e1       	ldi	r16, 0x1D	; 29
     6ec:	11 e0       	ldi	r17, 0x01	; 1
     6ee:	89 91       	ld	r24, Y+
     6f0:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
     6f4:	c0 17       	cp	r28, r16
     6f6:	d1 07       	cpc	r29, r17
     6f8:	d1 f7       	brne	.-12     	; 0x6ee <rtcSetTime+0x36>
     6fa:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     6fe:	df 91       	pop	r29
     700:	cf 91       	pop	r28
     702:	1f 91       	pop	r17
     704:	0f 91       	pop	r16
     706:	08 95       	ret
=======
000006f0 <rtcSetTime>:
     6f0:	0f 93       	push	r16
     6f2:	1f 93       	push	r17
     6f4:	cf 93       	push	r28
     6f6:	df 93       	push	r29
     6f8:	18 2f       	mov	r17, r24
     6fa:	06 2f       	mov	r16, r22
     6fc:	84 2f       	mov	r24, r20
     6fe:	c9 e3       	ldi	r28, 0x39	; 57
     700:	d1 e0       	ldi	r29, 0x01	; 1
     702:	92 e0       	ldi	r25, 0x02	; 2
     704:	98 83       	st	Y, r25
     706:	0e 94 65 03 	call	0x6ca	; 0x6ca <rtcDecToBcd>
     70a:	89 83       	std	Y+1, r24	; 0x01
     70c:	80 2f       	mov	r24, r16
     70e:	0e 94 65 03 	call	0x6ca	; 0x6ca <rtcDecToBcd>
     712:	8a 83       	std	Y+2, r24	; 0x02
     714:	81 2f       	mov	r24, r17
     716:	0e 94 65 03 	call	0x6ca	; 0x6ca <rtcDecToBcd>
     71a:	8b 83       	std	Y+3, r24	; 0x03
     71c:	82 ea       	ldi	r24, 0xA2	; 162
     71e:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
     722:	04 e4       	ldi	r16, 0x44	; 68
     724:	11 e0       	ldi	r17, 0x01	; 1
     726:	89 91       	ld	r24, Y+
     728:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
     72c:	c0 17       	cp	r28, r16
     72e:	d1 07       	cpc	r29, r17
     730:	d1 f7       	brne	.-12     	; 0x726 <rtcSetTime+0x36>
     732:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     736:	df 91       	pop	r29
     738:	cf 91       	pop	r28
     73a:	1f 91       	pop	r17
     73c:	0f 91       	pop	r16
     73e:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000718 <rtcGetData>:
||||||| .r36
00000708 <rtcGetData>:
=======
00000740 <rtcGetData>:
>>>>>>> .r38
 
void					rtcGetData				( rx8564_t *buffer )	
{   
<<<<<<< .mine
     718:	ef 92       	push	r14
     71a:	ff 92       	push	r15
     71c:	0f 93       	push	r16
     71e:	1f 93       	push	r17
     720:	cf 93       	push	r28
     722:	df 93       	push	r29
     724:	8c 01       	movw	r16, r24
||||||| .r36
     708:	ef 92       	push	r14
     70a:	ff 92       	push	r15
     70c:	0f 93       	push	r16
     70e:	1f 93       	push	r17
     710:	cf 93       	push	r28
     712:	df 93       	push	r29
     714:	8c 01       	movw	r16, r24
=======
     740:	ef 92       	push	r14
     742:	ff 92       	push	r15
     744:	0f 93       	push	r16
     746:	1f 93       	push	r17
     748:	cf 93       	push	r28
     74a:	df 93       	push	r29
     74c:	8c 01       	movw	r16, r24
>>>>>>> .r38
	buff[0] = RX8564_SECONDS;
<<<<<<< .mine
     726:	c9 e1       	ldi	r28, 0x19	; 25
     728:	d1 e0       	ldi	r29, 0x01	; 1
     72a:	82 e0       	ldi	r24, 0x02	; 2
     72c:	88 83       	st	Y, r24
||||||| .r36
     716:	c2 e1       	ldi	r28, 0x12	; 18
     718:	d1 e0       	ldi	r29, 0x01	; 1
     71a:	82 e0       	ldi	r24, 0x02	; 2
     71c:	88 83       	st	Y, r24
=======
     74e:	c9 e3       	ldi	r28, 0x39	; 57
     750:	d1 e0       	ldi	r29, 0x01	; 1
     752:	82 e0       	ldi	r24, 0x02	; 2
     754:	88 83       	st	Y, r24
>>>>>>> .r38

#ifdef __AVR__
static inline uint8_t	rtcRead					( uint8_t *buff , uint8_t leng )	
{
	
	if( i2c_start( RX8564_ADDR + I2C_WRITE ) )
<<<<<<< .mine
     72e:	82 ea       	ldi	r24, 0xA2	; 162
     730:	0e 94 7a 00 	call	0xf4	; 0xf4 <i2c_start>
||||||| .r36
     71e:	82 ea       	ldi	r24, 0xA2	; 162
     720:	0e 94 7a 00 	call	0xf4	; 0xf4 <i2c_start>
=======
     756:	82 ea       	ldi	r24, 0xA2	; 162
     758:	0e 94 7a 00 	call	0xf4	; 0xf4 <i2c_start>
>>>>>>> .r38
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_NO_ACK );
		#endif
	}
	
	if ( i2c_write( buff[0] ) )// Register Adresse
<<<<<<< .mine
     734:	88 81       	ld	r24, Y
     736:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     724:	88 81       	ld	r24, Y
     726:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     75c:	88 81       	ld	r24, Y
     75e:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_ADDRESS_TX );
		#endif
	}
	
	if ( i2c_rep_start( RX8564_ADDR + I2C_READ ) )
<<<<<<< .mine
     73a:	83 ea       	ldi	r24, 0xA3	; 163
     73c:	0e 94 7e 00 	call	0xfc	; 0xfc <i2c_rep_start>
     740:	88 23       	and	r24, r24
     742:	19 f0       	breq	.+6      	; 0x74a <rtcGetData+0x32>
||||||| .r36
     72a:	83 ea       	ldi	r24, 0xA3	; 163
     72c:	0e 94 7e 00 	call	0xfc	; 0xfc <i2c_rep_start>
     730:	88 23       	and	r24, r24
     732:	19 f0       	breq	.+6      	; 0x73a <rtcGetData+0x32>
=======
     762:	83 ea       	ldi	r24, 0xA3	; 163
     764:	0e 94 7e 00 	call	0xfc	; 0xfc <i2c_rep_start>
     768:	88 23       	and	r24, r24
     76a:	19 f0       	breq	.+6      	; 0x772 <rtcGetData+0x32>
>>>>>>> .r38
	{
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_NO_ACK );
		#endif
		
		i2c_stop();
<<<<<<< .mine
     744:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     748:	14 c0       	rjmp	.+40     	; 0x772 <rtcGetData+0x5a>
     74a:	c9 e1       	ldi	r28, 0x19	; 25
     74c:	d1 e0       	ldi	r29, 0x01	; 1
     74e:	0f 2e       	mov	r0, r31
     750:	f4 e2       	ldi	r31, 0x24	; 36
     752:	ef 2e       	mov	r14, r31
     754:	f1 e0       	ldi	r31, 0x01	; 1
     756:	ff 2e       	mov	r15, r31
     758:	f0 2d       	mov	r31, r0
||||||| .r36
     734:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     738:	14 c0       	rjmp	.+40     	; 0x762 <rtcGetData+0x5a>
     73a:	c2 e1       	ldi	r28, 0x12	; 18
     73c:	d1 e0       	ldi	r29, 0x01	; 1
     73e:	0f 2e       	mov	r0, r31
     740:	fd e1       	ldi	r31, 0x1D	; 29
     742:	ef 2e       	mov	r14, r31
     744:	f1 e0       	ldi	r31, 0x01	; 1
     746:	ff 2e       	mov	r15, r31
     748:	f0 2d       	mov	r31, r0
=======
     76c:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     770:	14 c0       	rjmp	.+40     	; 0x79a <rtcGetData+0x5a>
     772:	c9 e3       	ldi	r28, 0x39	; 57
     774:	d1 e0       	ldi	r29, 0x01	; 1
     776:	0f 2e       	mov	r0, r31
     778:	f4 e4       	ldi	r31, 0x44	; 68
     77a:	ef 2e       	mov	r14, r31
     77c:	f1 e0       	ldi	r31, 0x01	; 1
     77e:	ff 2e       	mov	r15, r31
     780:	f0 2d       	mov	r31, r0
>>>>>>> .r38
			*buff = i2c_readNak();
			return 0;
		}
		else
		{
			*buff++ = i2c_readAck();
<<<<<<< .mine
     75a:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     75e:	89 93       	st	Y+, r24
||||||| .r36
     74a:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     74e:	89 93       	st	Y+, r24
=======
     782:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     786:	89 93       	st	Y+, r24
>>>>>>> .r38
		i2c_stop();
		
		return 1;
	}
	
	for ( uint8_t i = 0 ; i < leng ; i++ )
<<<<<<< .mine
     760:	ce 15       	cp	r28, r14
     762:	df 05       	cpc	r29, r15
     764:	d1 f7       	brne	.-12     	; 0x75a <rtcGetData+0x42>
||||||| .r36
     750:	ce 15       	cp	r28, r14
     752:	df 05       	cpc	r29, r15
     754:	d1 f7       	brne	.-12     	; 0x74a <rtcGetData+0x42>
=======
     788:	ce 15       	cp	r28, r14
     78a:	df 05       	cpc	r29, r15
     78c:	d1 f7       	brne	.-12     	; 0x782 <rtcGetData+0x42>
>>>>>>> .r38
		{
			*buff++ = i2c_readAck();
		}
	}
	
	*buff = i2c_readNak();
<<<<<<< .mine
     766:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     76a:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <data.1681>
||||||| .r36
     756:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     75a:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <data.1681>
=======
     78e:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     792:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <data.1681>
>>>>>>> .r38
	
	i2c_stop();
<<<<<<< .mine
     76e:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
||||||| .r36
     75e:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
=======
     796:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
>>>>>>> .r38
void					rtcGetData				( rx8564_t *buffer )	
{   
	buff[0] = RX8564_SECONDS;
	rtcRead( buff , sizeof( buff ) );
			
    buffer->second			= buff[0];
<<<<<<< .mine
     772:	e9 e1       	ldi	r30, 0x19	; 25
     774:	f1 e0       	ldi	r31, 0x01	; 1
     776:	a0 81       	ld	r26, Z
     778:	e8 01       	movw	r28, r16
     77a:	a8 83       	st	Y, r26
||||||| .r36
     762:	e2 e1       	ldi	r30, 0x12	; 18
     764:	f1 e0       	ldi	r31, 0x01	; 1
     766:	a0 81       	ld	r26, Z
     768:	e8 01       	movw	r28, r16
     76a:	a8 83       	st	Y, r26
=======
     79a:	e9 e3       	ldi	r30, 0x39	; 57
     79c:	f1 e0       	ldi	r31, 0x01	; 1
     79e:	a0 81       	ld	r26, Z
     7a0:	e8 01       	movw	r28, r16
     7a2:	a8 83       	st	Y, r26
>>>>>>> .r38
    buffer->minute			= buff[1];  
<<<<<<< .mine
     77c:	71 81       	ldd	r23, Z+1	; 0x01
     77e:	79 83       	std	Y+1, r23	; 0x01
||||||| .r36
     76c:	71 81       	ldd	r23, Z+1	; 0x01
     76e:	79 83       	std	Y+1, r23	; 0x01
=======
     7a4:	71 81       	ldd	r23, Z+1	; 0x01
     7a6:	79 83       	std	Y+1, r23	; 0x01
>>>>>>> .r38
    buffer->hour			= buff[2];
<<<<<<< .mine
     780:	62 81       	ldd	r22, Z+2	; 0x02
     782:	6a 83       	std	Y+2, r22	; 0x02
||||||| .r36
     770:	62 81       	ldd	r22, Z+2	; 0x02
     772:	6a 83       	std	Y+2, r22	; 0x02
=======
     7a8:	62 81       	ldd	r22, Z+2	; 0x02
     7aa:	6a 83       	std	Y+2, r22	; 0x02
>>>>>>> .r38
    buffer->day				= buff[3];
<<<<<<< .mine
     784:	53 81       	ldd	r21, Z+3	; 0x03
     786:	5c 83       	std	Y+4, r21	; 0x04
||||||| .r36
     774:	53 81       	ldd	r21, Z+3	; 0x03
     776:	5c 83       	std	Y+4, r21	; 0x04
=======
     7ac:	53 81       	ldd	r21, Z+3	; 0x03
     7ae:	5c 83       	std	Y+4, r21	; 0x04
>>>>>>> .r38
    buffer->dayName			= buff[4];
<<<<<<< .mine
     788:	34 81       	ldd	r19, Z+4	; 0x04
     78a:	3d 83       	std	Y+5, r19	; 0x05
||||||| .r36
     778:	34 81       	ldd	r19, Z+4	; 0x04
     77a:	3d 83       	std	Y+5, r19	; 0x05
=======
     7b0:	34 81       	ldd	r19, Z+4	; 0x04
     7b2:	3d 83       	std	Y+5, r19	; 0x05
>>>>>>> .r38
    buffer->month			= buff[5];
<<<<<<< .mine
     78c:	45 81       	ldd	r20, Z+5	; 0x05
     78e:	4b 83       	std	Y+3, r20	; 0x03
||||||| .r36
     77c:	45 81       	ldd	r20, Z+5	; 0x05
     77e:	4b 83       	std	Y+3, r20	; 0x03
=======
     7b4:	45 81       	ldd	r20, Z+5	; 0x05
     7b6:	4b 83       	std	Y+3, r20	; 0x03
>>>>>>> .r38
    buffer->year			= buff[6];
<<<<<<< .mine
     790:	86 81       	ldd	r24, Z+6	; 0x06
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	9f 83       	std	Y+7, r25	; 0x07
     796:	8e 83       	std	Y+6, r24	; 0x06
||||||| .r36
     780:	86 81       	ldd	r24, Z+6	; 0x06
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	9f 83       	std	Y+7, r25	; 0x07
     786:	8e 83       	std	Y+6, r24	; 0x06
=======
     7b8:	86 81       	ldd	r24, Z+6	; 0x06
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	9f 83       	std	Y+7, r25	; 0x07
     7be:	8e 83       	std	Y+6, r24	; 0x06
>>>>>>> .r38
    buffer->alrt_minute		= buff[7];
<<<<<<< .mine
     798:	27 81       	ldd	r18, Z+7	; 0x07
     79a:	28 87       	std	Y+8, r18	; 0x08
||||||| .r36
     788:	27 81       	ldd	r18, Z+7	; 0x07
     78a:	28 87       	std	Y+8, r18	; 0x08
=======
     7c0:	27 81       	ldd	r18, Z+7	; 0x07
     7c2:	28 87       	std	Y+8, r18	; 0x08
>>>>>>> .r38
    buffer->alrt_hour		= buff[8];
<<<<<<< .mine
     79c:	90 85       	ldd	r25, Z+8	; 0x08
     79e:	99 87       	std	Y+9, r25	; 0x09
||||||| .r36
     78c:	90 85       	ldd	r25, Z+8	; 0x08
     78e:	99 87       	std	Y+9, r25	; 0x09
=======
     7c4:	90 85       	ldd	r25, Z+8	; 0x08
     7c6:	99 87       	std	Y+9, r25	; 0x09
>>>>>>> .r38
    buffer->alrt_day		= buff[9];
<<<<<<< .mine
     7a0:	81 85       	ldd	r24, Z+9	; 0x09
     7a2:	8a 87       	std	Y+10, r24	; 0x0a
||||||| .r36
     790:	81 85       	ldd	r24, Z+9	; 0x09
     792:	8a 87       	std	Y+10, r24	; 0x0a
=======
     7c8:	81 85       	ldd	r24, Z+9	; 0x09
     7ca:	8a 87       	std	Y+10, r24	; 0x0a
>>>>>>> .r38
    buffer->alrt_dayName	= buff[10];
<<<<<<< .mine
     7a4:	e2 85       	ldd	r30, Z+10	; 0x0a
||||||| .r36
     794:	e2 85       	ldd	r30, Z+10	; 0x0a
=======
     7cc:	e2 85       	ldd	r30, Z+10	; 0x0a
>>>>>>> .r38

 
    buffer->second			&= 0x7F;
<<<<<<< .mine
     7a6:	af 77       	andi	r26, 0x7F	; 127
     7a8:	a8 83       	st	Y, r26
||||||| .r36
     796:	af 77       	andi	r26, 0x7F	; 127
     798:	a8 83       	st	Y, r26
=======
     7ce:	af 77       	andi	r26, 0x7F	; 127
     7d0:	a8 83       	st	Y, r26
>>>>>>> .r38
    buffer->minute			&= 0x7F;
<<<<<<< .mine
     7aa:	7f 77       	andi	r23, 0x7F	; 127
     7ac:	79 83       	std	Y+1, r23	; 0x01
||||||| .r36
     79a:	7f 77       	andi	r23, 0x7F	; 127
     79c:	79 83       	std	Y+1, r23	; 0x01
=======
     7d2:	7f 77       	andi	r23, 0x7F	; 127
     7d4:	79 83       	std	Y+1, r23	; 0x01
>>>>>>> .r38
    buffer->hour			&= 0x3F;
<<<<<<< .mine
     7ae:	6f 73       	andi	r22, 0x3F	; 63
     7b0:	6a 83       	std	Y+2, r22	; 0x02
||||||| .r36
     79e:	6f 73       	andi	r22, 0x3F	; 63
     7a0:	6a 83       	std	Y+2, r22	; 0x02
=======
     7d6:	6f 73       	andi	r22, 0x3F	; 63
     7d8:	6a 83       	std	Y+2, r22	; 0x02
>>>>>>> .r38
          
    buffer->day				&= 0x3F;
<<<<<<< .mine
     7b2:	5f 73       	andi	r21, 0x3F	; 63
     7b4:	5c 83       	std	Y+4, r21	; 0x04
||||||| .r36
     7a2:	5f 73       	andi	r21, 0x3F	; 63
     7a4:	5c 83       	std	Y+4, r21	; 0x04
=======
     7da:	5f 73       	andi	r21, 0x3F	; 63
     7dc:	5c 83       	std	Y+4, r21	; 0x04
>>>>>>> .r38
    buffer->month			&= 0x1F;
<<<<<<< .mine
     7b6:	4f 71       	andi	r20, 0x1F	; 31
     7b8:	4b 83       	std	Y+3, r20	; 0x03
||||||| .r36
     7a6:	4f 71       	andi	r20, 0x1F	; 31
     7a8:	4b 83       	std	Y+3, r20	; 0x03
=======
     7de:	4f 71       	andi	r20, 0x1F	; 31
     7e0:	4b 83       	std	Y+3, r20	; 0x03
>>>>>>> .r38
    buffer->dayName			&= 0x07;
<<<<<<< .mine
     7ba:	37 70       	andi	r19, 0x07	; 7
     7bc:	3d 83       	std	Y+5, r19	; 0x05
||||||| .r36
     7aa:	37 70       	andi	r19, 0x07	; 7
     7ac:	3d 83       	std	Y+5, r19	; 0x05
=======
     7e2:	37 70       	andi	r19, 0x07	; 7
     7e4:	3d 83       	std	Y+5, r19	; 0x05
>>>>>>> .r38
     
    buffer->alrt_minute		&= 0x7F;
<<<<<<< .mine
     7be:	2f 77       	andi	r18, 0x7F	; 127
     7c0:	28 87       	std	Y+8, r18	; 0x08
||||||| .r36
     7ae:	2f 77       	andi	r18, 0x7F	; 127
     7b0:	28 87       	std	Y+8, r18	; 0x08
=======
     7e6:	2f 77       	andi	r18, 0x7F	; 127
     7e8:	28 87       	std	Y+8, r18	; 0x08
>>>>>>> .r38
    buffer->alrt_hour		&= 0x7F;
<<<<<<< .mine
     7c2:	9f 77       	andi	r25, 0x7F	; 127
     7c4:	99 87       	std	Y+9, r25	; 0x09
||||||| .r36
     7b2:	9f 77       	andi	r25, 0x7F	; 127
     7b4:	99 87       	std	Y+9, r25	; 0x09
=======
     7ea:	9f 77       	andi	r25, 0x7F	; 127
     7ec:	99 87       	std	Y+9, r25	; 0x09
>>>>>>> .r38
    buffer->alrt_day		&= 0x7F;
<<<<<<< .mine
     7c6:	8f 77       	andi	r24, 0x7F	; 127
     7c8:	8a 87       	std	Y+10, r24	; 0x0a
||||||| .r36
     7b6:	8f 77       	andi	r24, 0x7F	; 127
     7b8:	8a 87       	std	Y+10, r24	; 0x0a
=======
     7ee:	8f 77       	andi	r24, 0x7F	; 127
     7f0:	8a 87       	std	Y+10, r24	; 0x0a
>>>>>>> .r38
    buffer->alrt_dayName	&= 0x7F;
<<<<<<< .mine
     7ca:	8e 2f       	mov	r24, r30
     7cc:	8f 77       	andi	r24, 0x7F	; 127
     7ce:	8b 87       	std	Y+11, r24	; 0x0b
||||||| .r36
     7ba:	8e 2f       	mov	r24, r30
     7bc:	8f 77       	andi	r24, 0x7F	; 127
     7be:	8b 87       	std	Y+11, r24	; 0x0b
=======
     7f2:	8e 2f       	mov	r24, r30
     7f4:	8f 77       	andi	r24, 0x7F	; 127
     7f6:	8b 87       	std	Y+11, r24	; 0x0b
>>>>>>> .r38
}
<<<<<<< .mine
     7d0:	df 91       	pop	r29
     7d2:	cf 91       	pop	r28
     7d4:	1f 91       	pop	r17
     7d6:	0f 91       	pop	r16
     7d8:	ff 90       	pop	r15
     7da:	ef 90       	pop	r14
     7dc:	08 95       	ret
||||||| .r36
     7c0:	df 91       	pop	r29
     7c2:	cf 91       	pop	r28
     7c4:	1f 91       	pop	r17
     7c6:	0f 91       	pop	r16
     7c8:	ff 90       	pop	r15
     7ca:	ef 90       	pop	r14
     7cc:	08 95       	ret
=======
     7f8:	df 91       	pop	r29
     7fa:	cf 91       	pop	r28
     7fc:	1f 91       	pop	r17
     7fe:	0f 91       	pop	r16
     800:	ff 90       	pop	r15
     802:	ef 90       	pop	r14
     804:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000007de <sts3xCalc>:
||||||| .r36
000007ce <sts3xCalc>:
=======
00000806 <sts3xCalc>:
>>>>>>> .r38
	i2c_stop();
}

int16_t		sts3xCalc		(uint16_t temp)
{	
	double stemp=temp;
<<<<<<< .mine
     7de:	bc 01       	movw	r22, r24
     7e0:	80 e0       	ldi	r24, 0x00	; 0
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	0e 94 82 0a 	call	0x1504	; 0x1504 <__floatunsisf>
||||||| .r36
     7ce:	bc 01       	movw	r22, r24
     7d0:	80 e0       	ldi	r24, 0x00	; 0
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	0e 94 6f 0a 	call	0x14de	; 0x14de <__floatunsisf>
=======
     806:	bc 01       	movw	r22, r24
     808:	80 e0       	ldi	r24, 0x00	; 0
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__floatunsisf>
>>>>>>> .r38
	stemp *= 175;
<<<<<<< .mine
     7e8:	20 e0       	ldi	r18, 0x00	; 0
     7ea:	30 e0       	ldi	r19, 0x00	; 0
     7ec:	4f e2       	ldi	r20, 0x2F	; 47
     7ee:	53 e4       	ldi	r21, 0x43	; 67
     7f0:	0e 94 10 0b 	call	0x1620	; 0x1620 <__mulsf3>
||||||| .r36
     7d8:	20 e0       	ldi	r18, 0x00	; 0
     7da:	30 e0       	ldi	r19, 0x00	; 0
     7dc:	4f e2       	ldi	r20, 0x2F	; 47
     7de:	53 e4       	ldi	r21, 0x43	; 67
     7e0:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <__mulsf3>
=======
     810:	20 e0       	ldi	r18, 0x00	; 0
     812:	30 e0       	ldi	r19, 0x00	; 0
     814:	4f e2       	ldi	r20, 0x2F	; 47
     816:	53 e4       	ldi	r21, 0x43	; 67
     818:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <__mulsf3>
>>>>>>> .r38
	stemp /= 0xffff;
<<<<<<< .mine
     7f4:	20 e0       	ldi	r18, 0x00	; 0
     7f6:	3f ef       	ldi	r19, 0xFF	; 255
     7f8:	4f e7       	ldi	r20, 0x7F	; 127
     7fa:	57 e4       	ldi	r21, 0x47	; 71
     7fc:	0e 94 da 09 	call	0x13b4	; 0x13b4 <__divsf3>
||||||| .r36
     7e4:	20 e0       	ldi	r18, 0x00	; 0
     7e6:	3f ef       	ldi	r19, 0xFF	; 255
     7e8:	4f e7       	ldi	r20, 0x7F	; 127
     7ea:	57 e4       	ldi	r21, 0x47	; 71
     7ec:	0e 94 c7 09 	call	0x138e	; 0x138e <__divsf3>
=======
     81c:	20 e0       	ldi	r18, 0x00	; 0
     81e:	3f ef       	ldi	r19, 0xFF	; 255
     820:	4f e7       	ldi	r20, 0x7F	; 127
     822:	57 e4       	ldi	r21, 0x47	; 71
     824:	0e 94 44 0a 	call	0x1488	; 0x1488 <__divsf3>
>>>>>>> .r38
	stemp = -45 + stemp;
	
	return (int16_t)stemp;
<<<<<<< .mine
     800:	20 e0       	ldi	r18, 0x00	; 0
     802:	30 e0       	ldi	r19, 0x00	; 0
     804:	44 e3       	ldi	r20, 0x34	; 52
     806:	52 e4       	ldi	r21, 0x42	; 66
     808:	0e 94 6d 09 	call	0x12da	; 0x12da <__subsf3>
     80c:	0e 94 4c 0a 	call	0x1498	; 0x1498 <__fixsfsi>
||||||| .r36
     7f0:	20 e0       	ldi	r18, 0x00	; 0
     7f2:	30 e0       	ldi	r19, 0x00	; 0
     7f4:	44 e3       	ldi	r20, 0x34	; 52
     7f6:	52 e4       	ldi	r21, 0x42	; 66
     7f8:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <__subsf3>
     7fc:	0e 94 39 0a 	call	0x1472	; 0x1472 <__fixsfsi>
=======
     828:	20 e0       	ldi	r18, 0x00	; 0
     82a:	30 e0       	ldi	r19, 0x00	; 0
     82c:	44 e3       	ldi	r20, 0x34	; 52
     82e:	52 e4       	ldi	r21, 0x42	; 66
     830:	0e 94 d7 09 	call	0x13ae	; 0x13ae <__subsf3>
     834:	0e 94 b6 0a 	call	0x156c	; 0x156c <__fixsfsi>
>>>>>>> .r38
}
<<<<<<< .mine
     810:	cb 01       	movw	r24, r22
     812:	08 95       	ret
||||||| .r36
     800:	cb 01       	movw	r24, r22
     802:	08 95       	ret
=======
     838:	cb 01       	movw	r24, r22
     83a:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000814 <sts3xRead>:
||||||| .r36
00000804 <sts3xRead>:
=======
0000083c <sts3xRead>:
>>>>>>> .r38

uint16_t	sts3xRead		(void)
{
<<<<<<< .mine
     814:	cf 93       	push	r28
     816:	df 93       	push	r29
||||||| .r36
     804:	cf 93       	push	r28
     806:	df 93       	push	r29
=======
     83c:	cf 93       	push	r28
     83e:	df 93       	push	r29
>>>>>>> .r38
	static uint8_t read[STS3X_NUM_OF_BYTES] = "";
	
	/*
	*	Alle Status Bits reseten..
	*/
	sts3x.state = 0;
<<<<<<< .mine
     818:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <sts3x>
||||||| .r36
     808:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <sts3x>
=======
     840:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <sts3x>
>>>>>>> .r38
	
	i2c_start_wait( STS3x_ADDR + I2C_READ );
<<<<<<< .mine
     81c:	85 e9       	ldi	r24, 0x95	; 149
     81e:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
||||||| .r36
     80c:	85 e9       	ldi	r24, 0x95	; 149
     80e:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
=======
     844:	85 e9       	ldi	r24, 0x95	; 149
     846:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
>>>>>>> .r38
	read[STS3X_MSB] = i2c_readAck();
<<<<<<< .mine
     822:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     826:	c5 e2       	ldi	r28, 0x25	; 37
     828:	d1 e0       	ldi	r29, 0x01	; 1
     82a:	88 83       	st	Y, r24
||||||| .r36
     812:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     816:	ce e1       	ldi	r28, 0x1E	; 30
     818:	d1 e0       	ldi	r29, 0x01	; 1
     81a:	88 83       	st	Y, r24
=======
     84a:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     84e:	c5 e4       	ldi	r28, 0x45	; 69
     850:	d1 e0       	ldi	r29, 0x01	; 1
     852:	88 83       	st	Y, r24
>>>>>>> .r38
	read[STS3X_LSB] = i2c_readAck();
<<<<<<< .mine
     82c:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     830:	89 83       	std	Y+1, r24	; 0x01
||||||| .r36
     81c:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     820:	89 83       	std	Y+1, r24	; 0x01
=======
     854:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     858:	89 83       	std	Y+1, r24	; 0x01
>>>>>>> .r38
	read[STS3X_CRC] = i2c_readNak();
<<<<<<< .mine
     832:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     836:	8a 83       	std	Y+2, r24	; 0x02
||||||| .r36
     822:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     826:	8a 83       	std	Y+2, r24	; 0x02
=======
     85a:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     85e:	8a 83       	std	Y+2, r24	; 0x02
>>>>>>> .r38

	i2c_stop();
<<<<<<< .mine
     838:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
||||||| .r36
     828:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
=======
     860:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
>>>>>>> .r38
static inline uint8_t cmdCrc8CCITTUpdate ( uint8_t inCrc , uint8_t *inData )
{
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
<<<<<<< .mine
     83c:	88 81       	ld	r24, Y
     83e:	80 95       	com	r24
     840:	98 e0       	ldi	r25, 0x08	; 8
||||||| .r36
     82c:	88 81       	ld	r24, Y
     82e:	80 95       	com	r24
     830:	98 e0       	ldi	r25, 0x08	; 8
=======
     864:	88 81       	ld	r24, Y
     866:	80 95       	com	r24
     868:	98 e0       	ldi	r25, 0x08	; 8
>>>>>>> .r38
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
		{
			data <<= 1;
			data ^= 0x31;
<<<<<<< .mine
     842:	21 e3       	ldi	r18, 0x31	; 49
||||||| .r36
     832:	21 e3       	ldi	r18, 0x31	; 49
=======
     86a:	21 e3       	ldi	r18, 0x31	; 49
>>>>>>> .r38
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
<<<<<<< .mine
     844:	88 23       	and	r24, r24
     846:	1c f4       	brge	.+6      	; 0x84e <sts3xRead+0x3a>
||||||| .r36
     834:	88 23       	and	r24, r24
     836:	1c f4       	brge	.+6      	; 0x83e <sts3xRead+0x3a>
=======
     86c:	88 23       	and	r24, r24
     86e:	1c f4       	brge	.+6      	; 0x876 <__stack+0x17>
>>>>>>> .r38
		{
			data <<= 1;
			data ^= 0x31;
<<<<<<< .mine
     848:	88 0f       	add	r24, r24
     84a:	82 27       	eor	r24, r18
     84c:	01 c0       	rjmp	.+2      	; 0x850 <sts3xRead+0x3c>
||||||| .r36
     838:	88 0f       	add	r24, r24
     83a:	82 27       	eor	r24, r18
     83c:	01 c0       	rjmp	.+2      	; 0x840 <sts3xRead+0x3c>
=======
     870:	88 0f       	add	r24, r24
     872:	82 27       	eor	r24, r18
     874:	01 c0       	rjmp	.+2      	; 0x878 <__stack+0x19>
>>>>>>> .r38
		}
		else
		{
			data <<= 1;
<<<<<<< .mine
     84e:	88 0f       	add	r24, r24
     850:	91 50       	subi	r25, 0x01	; 1
||||||| .r36
     83e:	88 0f       	add	r24, r24
     840:	91 50       	subi	r25, 0x01	; 1
=======
     876:	88 0f       	add	r24, r24
     878:	91 50       	subi	r25, 0x01	; 1
>>>>>>> .r38
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
<<<<<<< .mine
     852:	c1 f7       	brne	.-16     	; 0x844 <sts3xRead+0x30>
||||||| .r36
     842:	c1 f7       	brne	.-16     	; 0x834 <sts3xRead+0x30>
=======
     87a:	c1 f7       	brne	.-16     	; 0x86c <__stack+0xd>
>>>>>>> .r38
static inline uint8_t cmdCrc8CCITTUpdate ( uint8_t inCrc , uint8_t *inData )
{
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
<<<<<<< .mine
     854:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <read.1695+0x1>
     858:	89 27       	eor	r24, r25
     85a:	98 e0       	ldi	r25, 0x08	; 8
||||||| .r36
     844:	90 91 1f 01 	lds	r25, 0x011F	; 0x80011f <read.1695+0x1>
     848:	89 27       	eor	r24, r25
     84a:	98 e0       	ldi	r25, 0x08	; 8
=======
     87c:	90 91 46 01 	lds	r25, 0x0146	; 0x800146 <read.1695+0x1>
     880:	89 27       	eor	r24, r25
     882:	98 e0       	ldi	r25, 0x08	; 8
>>>>>>> .r38
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
		{
			data <<= 1;
			data ^= 0x31;
<<<<<<< .mine
     85c:	21 e3       	ldi	r18, 0x31	; 49
||||||| .r36
     84c:	21 e3       	ldi	r18, 0x31	; 49
=======
     884:	21 e3       	ldi	r18, 0x31	; 49
>>>>>>> .r38
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
<<<<<<< .mine
     85e:	88 23       	and	r24, r24
     860:	1c f4       	brge	.+6      	; 0x868 <__stack+0x9>
||||||| .r36
     84e:	88 23       	and	r24, r24
     850:	1c f4       	brge	.+6      	; 0x858 <sts3xRead+0x54>
=======
     886:	88 23       	and	r24, r24
     888:	1c f4       	brge	.+6      	; 0x890 <__stack+0x31>
>>>>>>> .r38
		{
			data <<= 1;
			data ^= 0x31;
<<<<<<< .mine
     862:	88 0f       	add	r24, r24
     864:	82 27       	eor	r24, r18
     866:	01 c0       	rjmp	.+2      	; 0x86a <__stack+0xb>
||||||| .r36
     852:	88 0f       	add	r24, r24
     854:	82 27       	eor	r24, r18
     856:	01 c0       	rjmp	.+2      	; 0x85a <sts3xRead+0x56>
=======
     88a:	88 0f       	add	r24, r24
     88c:	82 27       	eor	r24, r18
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
>>>>>>> .r38
		}
		else
		{
			data <<= 1;
<<<<<<< .mine
     868:	88 0f       	add	r24, r24
     86a:	91 50       	subi	r25, 0x01	; 1
||||||| .r36
     858:	88 0f       	add	r24, r24
     85a:	91 50       	subi	r25, 0x01	; 1
=======
     890:	88 0f       	add	r24, r24
     892:	91 50       	subi	r25, 0x01	; 1
>>>>>>> .r38
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
<<<<<<< .mine
     86c:	c1 f7       	brne	.-16     	; 0x85e <sts3xRead+0x4a>
     86e:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <data.1681>
||||||| .r36
     85c:	c1 f7       	brne	.-16     	; 0x84e <sts3xRead+0x4a>
     85e:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <data.1681>
=======
     894:	c1 f7       	brne	.-16     	; 0x886 <__stack+0x27>
     896:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <data.1681>
>>>>>>> .r38
	crc = cmdCrc8CCITTUpdate(crc,&read[STS3X_LSB]);

	/* 
	* Generierten CRC mit empfangenen überprüfen 
	*/
	if ( crc == read[STS3X_CRC] )
<<<<<<< .mine
     872:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <read.1695+0x2>
     876:	98 13       	cpse	r25, r24
     878:	09 c0       	rjmp	.+18     	; 0x88c <__stack+0x2d>
||||||| .r36
     862:	90 91 20 01 	lds	r25, 0x0120	; 0x800120 <read.1695+0x2>
     866:	98 13       	cpse	r25, r24
     868:	09 c0       	rjmp	.+18     	; 0x87c <__stack+0x1d>
=======
     89a:	90 91 47 01 	lds	r25, 0x0147	; 0x800147 <read.1695+0x2>
     89e:	98 13       	cpse	r25, r24
     8a0:	09 c0       	rjmp	.+18     	; 0x8b4 <__stack+0x55>
>>>>>>> .r38
	{
		return (uint16_t)read[STS3X_MSB] << 8 | read[STS3X_LSB];
<<<<<<< .mine
     87a:	e5 e2       	ldi	r30, 0x25	; 37
     87c:	f1 e0       	ldi	r31, 0x01	; 1
     87e:	80 81       	ld	r24, Z
     880:	90 e0       	ldi	r25, 0x00	; 0
     882:	98 2f       	mov	r25, r24
     884:	88 27       	eor	r24, r24
     886:	21 81       	ldd	r18, Z+1	; 0x01
     888:	82 2b       	or	r24, r18
     88a:	07 c0       	rjmp	.+14     	; 0x89a <__stack+0x3b>
||||||| .r36
     86a:	ee e1       	ldi	r30, 0x1E	; 30
     86c:	f1 e0       	ldi	r31, 0x01	; 1
     86e:	80 81       	ld	r24, Z
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	98 2f       	mov	r25, r24
     874:	88 27       	eor	r24, r24
     876:	21 81       	ldd	r18, Z+1	; 0x01
     878:	82 2b       	or	r24, r18
     87a:	07 c0       	rjmp	.+14     	; 0x88a <__stack+0x2b>
=======
     8a2:	e5 e4       	ldi	r30, 0x45	; 69
     8a4:	f1 e0       	ldi	r31, 0x01	; 1
     8a6:	80 81       	ld	r24, Z
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	98 2f       	mov	r25, r24
     8ac:	88 27       	eor	r24, r24
     8ae:	21 81       	ldd	r18, Z+1	; 0x01
     8b0:	82 2b       	or	r24, r18
     8b2:	07 c0       	rjmp	.+14     	; 0x8c2 <__stack+0x63>
>>>>>>> .r38
	else
	{
		/*
		*	CRC Error
		*/
		sts3x.state |= STS3X_CRC_ERR;		
<<<<<<< .mine
     88c:	e7 e6       	ldi	r30, 0x67	; 103
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	80 81       	ld	r24, Z
     892:	82 60       	ori	r24, 0x02	; 2
     894:	80 83       	st	Z, r24
||||||| .r36
     87c:	e7 e6       	ldi	r30, 0x67	; 103
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	82 60       	ori	r24, 0x02	; 2
     884:	80 83       	st	Z, r24
=======
     8b4:	e7 e6       	ldi	r30, 0x67	; 103
     8b6:	f0 e0       	ldi	r31, 0x00	; 0
     8b8:	80 81       	ld	r24, Z
     8ba:	82 60       	ori	r24, 0x02	; 2
     8bc:	80 83       	st	Z, r24
>>>>>>> .r38
	
	/*
	*	Schlägt eine Messung fehl oder CRC passt nicht
	*	wird der Wert für "0 °C" zurück gegeben
	*/
	return 1700;
<<<<<<< .mine
     896:	84 ea       	ldi	r24, 0xA4	; 164
     898:	96 e0       	ldi	r25, 0x06	; 6
||||||| .r36
     886:	84 ea       	ldi	r24, 0xA4	; 164
     888:	96 e0       	ldi	r25, 0x06	; 6
=======
     8be:	84 ea       	ldi	r24, 0xA4	; 164
     8c0:	96 e0       	ldi	r25, 0x06	; 6
>>>>>>> .r38
}
<<<<<<< .mine
     89a:	df 91       	pop	r29
     89c:	cf 91       	pop	r28
     89e:	08 95       	ret
||||||| .r36
     88a:	df 91       	pop	r29
     88c:	cf 91       	pop	r28
     88e:	08 95       	ret
=======
     8c2:	df 91       	pop	r29
     8c4:	cf 91       	pop	r28
     8c6:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000008a0 <sts3xGetTemp>:
||||||| .r36
00000890 <sts3xGetTemp>:
=======
000008c8 <sts3xGetTemp>:
>>>>>>> .r38
	/*
	*	Sollte ein Checksummenfehler auftreten,
	*	so wird der zuletzt gemessene Wert zurück gegeben
	*/
	
	sts3x.actual = sts3xCalc( sts3xRead() );
<<<<<<< .mine
     8a0:	0e 94 0a 04 	call	0x814	; 0x814 <sts3xRead>
     8a4:	0e 94 ef 03 	call	0x7de	; 0x7de <sts3xCalc>
     8a8:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <sts3x+0x2>
||||||| .r36
     890:	0e 94 02 04 	call	0x804	; 0x804 <sts3xRead>
     894:	0e 94 e7 03 	call	0x7ce	; 0x7ce <sts3xCalc>
     898:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <sts3x+0x2>
=======
     8c8:	0e 94 1e 04 	call	0x83c	; 0x83c <sts3xRead>
     8cc:	0e 94 03 04 	call	0x806	; 0x806 <sts3xCalc>
     8d0:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <sts3x+0x2>
>>>>>>> .r38
	
	return (sts3x.actual);
}
<<<<<<< .mine
     8ac:	08 95       	ret
||||||| .r36
     89c:	08 95       	ret
=======
     8d4:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000008ae <sts3xReset>:
||||||| .r36
0000089e <sts3xReset>:
=======
000008d6 <sts3xReset>:
>>>>>>> .r38

void		sts3xReset		(void)
{
	i2c_start_wait( STS3x_ADDR + I2C_WRITE );
<<<<<<< .mine
     8ae:	84 e9       	ldi	r24, 0x94	; 148
     8b0:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
||||||| .r36
     89e:	84 e9       	ldi	r24, 0x94	; 148
     8a0:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
=======
     8d6:	84 e9       	ldi	r24, 0x94	; 148
     8d8:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
>>>>>>> .r38
	i2c_write( 0xA2 );
<<<<<<< .mine
     8b4:	82 ea       	ldi	r24, 0xA2	; 162
     8b6:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     8a4:	82 ea       	ldi	r24, 0xA2	; 162
     8a6:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     8dc:	82 ea       	ldi	r24, 0xA2	; 162
     8de:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_write( 0x30 );
<<<<<<< .mine
     8ba:	80 e3       	ldi	r24, 0x30	; 48
     8bc:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     8aa:	80 e3       	ldi	r24, 0x30	; 48
     8ac:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     8e2:	80 e3       	ldi	r24, 0x30	; 48
     8e4:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_stop();
<<<<<<< .mine
     8c0:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     8c4:	08 95       	ret
||||||| .r36
     8b0:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     8b4:	08 95       	ret
=======
     8e8:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     8ec:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000008c6 <sts3xInit>:
||||||| .r36
000008b6 <sts3xInit>:
=======
000008ee <sts3xInit>:
>>>>>>> .r38
}


void		sts3xInit		(void)
{
	sts3xReset();
<<<<<<< .mine
     8c6:	0e 94 57 04 	call	0x8ae	; 0x8ae <sts3xReset>
||||||| .r36
     8b6:	0e 94 4f 04 	call	0x89e	; 0x89e <sts3xReset>
=======
     8ee:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <sts3xReset>
>>>>>>> .r38
	
	i2c_start_wait( STS3x_ADDR + I2C_WRITE );
<<<<<<< .mine
     8ca:	84 e9       	ldi	r24, 0x94	; 148
     8cc:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
||||||| .r36
     8ba:	84 e9       	ldi	r24, 0x94	; 148
     8bc:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
=======
     8f2:	84 e9       	ldi	r24, 0x94	; 148
     8f4:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
>>>>>>> .r38
	
	i2c_write( periodic_measure_commands_hpm[4][0] );
<<<<<<< .mine
     8d0:	87 e2       	ldi	r24, 0x27	; 39
     8d2:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     8c0:	87 e2       	ldi	r24, 0x27	; 39
     8c2:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     8f8:	87 e2       	ldi	r24, 0x27	; 39
     8fa:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	i2c_write( periodic_measure_commands_hpm[4][1] );
<<<<<<< .mine
     8d6:	87 e3       	ldi	r24, 0x37	; 55
     8d8:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     8c6:	87 e3       	ldi	r24, 0x37	; 55
     8c8:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     8fe:	87 e3       	ldi	r24, 0x37	; 55
     900:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38

 	i2c_write( STS3x_FETCH_DATA_MSB );
<<<<<<< .mine
     8dc:	80 ee       	ldi	r24, 0xE0	; 224
     8de:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     8cc:	80 ee       	ldi	r24, 0xE0	; 224
     8ce:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     904:	80 ee       	ldi	r24, 0xE0	; 224
     906:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
 	i2c_write( STS3x_FETCH_DATA_LSB );	
<<<<<<< .mine
     8e2:	80 e0       	ldi	r24, 0x00	; 0
     8e4:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
||||||| .r36
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
=======
     90a:	80 e0       	ldi	r24, 0x00	; 0
     90c:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
>>>>>>> .r38
	 
	i2c_stop();
<<<<<<< .mine
     8e8:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     8ec:	08 95       	ret
||||||| .r36
     8d8:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     8dc:	08 95       	ret
=======
     910:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     914:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000008ee <tmp102Read>:
||||||| .r36
000008de <tmp102Read>:
=======
00000916 <tmp102Read>:
>>>>>>> .r38
	
	return (int16_t)stemp;
}

int16_t tmp102Read		( void )
{
<<<<<<< .mine
     8ee:	cf 93       	push	r28
     8f0:	df 93       	push	r29
||||||| .r36
     8de:	cf 93       	push	r28
     8e0:	df 93       	push	r29
=======
     916:	cf 93       	push	r28
     918:	df 93       	push	r29
>>>>>>> .r38
	uint8_t tmp[] = { 0 , 0 };
	
	i2c_start_wait( TMP102_ADDR+I2C_READ );
<<<<<<< .mine
     8f2:	83 e9       	ldi	r24, 0x93	; 147
     8f4:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
||||||| .r36
     8e2:	83 e9       	ldi	r24, 0x93	; 147
     8e4:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
=======
     91a:	83 e9       	ldi	r24, 0x93	; 147
     91c:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
>>>>>>> .r38
	tmp[TMP102_MSB] = i2c_readAck();
<<<<<<< .mine
     8f8:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     8fc:	d8 2f       	mov	r29, r24
||||||| .r36
     8e8:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     8ec:	d8 2f       	mov	r29, r24
=======
     920:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     924:	d8 2f       	mov	r29, r24
>>>>>>> .r38
	tmp[TMP102_LSB] = i2c_readNak();
<<<<<<< .mine
     8fe:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     902:	c8 2f       	mov	r28, r24
||||||| .r36
     8ee:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     8f2:	c8 2f       	mov	r28, r24
=======
     926:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     92a:	c8 2f       	mov	r28, r24
>>>>>>> .r38
	i2c_stop();
<<<<<<< .mine
     904:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     908:	8c 2f       	mov	r24, r28
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	9d 2b       	or	r25, r29
||||||| .r36
     8f4:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     8f8:	8c 2f       	mov	r24, r28
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	9d 2b       	or	r25, r29
=======
     92c:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     930:	8c 2f       	mov	r24, r28
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	9d 2b       	or	r25, r29
>>>>>>> .r38
	{
		return ( (uint16_t)tmp[TMP102_MSB] << 8 | tmp[TMP102_LSB] ) >> 4;
	}
	
	return 0;
}
<<<<<<< .mine
     90e:	92 95       	swap	r25
     910:	82 95       	swap	r24
     912:	8f 70       	andi	r24, 0x0F	; 15
     914:	89 27       	eor	r24, r25
     916:	9f 70       	andi	r25, 0x0F	; 15
     918:	89 27       	eor	r24, r25
     91a:	df 91       	pop	r29
     91c:	cf 91       	pop	r28
     91e:	08 95       	ret
||||||| .r36
     8fe:	92 95       	swap	r25
     900:	82 95       	swap	r24
     902:	8f 70       	andi	r24, 0x0F	; 15
     904:	89 27       	eor	r24, r25
     906:	9f 70       	andi	r25, 0x0F	; 15
     908:	89 27       	eor	r24, r25
     90a:	df 91       	pop	r29
     90c:	cf 91       	pop	r28
     90e:	08 95       	ret
=======
     936:	92 95       	swap	r25
     938:	82 95       	swap	r24
     93a:	8f 70       	andi	r24, 0x0F	; 15
     93c:	89 27       	eor	r24, r25
     93e:	9f 70       	andi	r25, 0x0F	; 15
     940:	89 27       	eor	r24, r25
     942:	df 91       	pop	r29
     944:	cf 91       	pop	r28
     946:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000920 <tmp102GetTemp>:
||||||| .r36
00000910 <tmp102GetTemp>:
=======
00000948 <tmp102GetTemp>:
>>>>>>> .r38

int8_t tmp102GetTemp	( void )
{
	return tmp102Calc( tmp102Read() );
<<<<<<< .mine
     920:	0e 94 77 04 	call	0x8ee	; 0x8ee <tmp102Read>
||||||| .r36
     910:	0e 94 6f 04 	call	0x8de	; 0x8de <tmp102Read>
=======
     948:	0e 94 8b 04 	call	0x916	; 0x916 <tmp102Read>
>>>>>>> .r38
};


int16_t tmp102Calc		( uint16_t temp )
{
	double stemp = temp;
<<<<<<< .mine
     924:	bc 01       	movw	r22, r24
     926:	80 e0       	ldi	r24, 0x00	; 0
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	0e 94 82 0a 	call	0x1504	; 0x1504 <__floatunsisf>
||||||| .r36
     914:	bc 01       	movw	r22, r24
     916:	80 e0       	ldi	r24, 0x00	; 0
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	0e 94 6f 0a 	call	0x14de	; 0x14de <__floatunsisf>
=======
     94c:	bc 01       	movw	r22, r24
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	90 e0       	ldi	r25, 0x00	; 0
     952:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__floatunsisf>
>>>>>>> .r38
	return 0;
}

int8_t tmp102GetTemp	( void )
{
	return tmp102Calc( tmp102Read() );
<<<<<<< .mine
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e8       	ldi	r20, 0x80	; 128
     934:	5d e3       	ldi	r21, 0x3D	; 61
     936:	0e 94 10 0b 	call	0x1620	; 0x1620 <__mulsf3>
     93a:	0e 94 4c 0a 	call	0x1498	; 0x1498 <__fixsfsi>
     93e:	86 2f       	mov	r24, r22
     940:	08 95       	ret
||||||| .r36
     91e:	20 e0       	ldi	r18, 0x00	; 0
     920:	30 e0       	ldi	r19, 0x00	; 0
     922:	40 e8       	ldi	r20, 0x80	; 128
     924:	5d e3       	ldi	r21, 0x3D	; 61
     926:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <__mulsf3>
     92a:	0e 94 39 0a 	call	0x1472	; 0x1472 <__fixsfsi>
     92e:	86 2f       	mov	r24, r22
     930:	08 95       	ret
=======
     956:	20 e0       	ldi	r18, 0x00	; 0
     958:	30 e0       	ldi	r19, 0x00	; 0
     95a:	40 e8       	ldi	r20, 0x80	; 128
     95c:	5d e3       	ldi	r21, 0x3D	; 61
     95e:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <__mulsf3>
     962:	0e 94 b6 0a 	call	0x156c	; 0x156c <__fixsfsi>
     966:	86 2f       	mov	r24, r22
     968:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000942 <__vector_13>:
||||||| .r36
00000932 <__vector_13>:
=======
0000096a <__vector_13>:
>>>>>>> .r38
ISR (UART0_RECEIVE_INTERRUPT)	
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
<<<<<<< .mine
     942:	1f 92       	push	r1
     944:	0f 92       	push	r0
     946:	0f b6       	in	r0, 0x3f	; 63
     948:	0f 92       	push	r0
     94a:	11 24       	eor	r1, r1
     94c:	2f 93       	push	r18
     94e:	8f 93       	push	r24
     950:	9f 93       	push	r25
     952:	ef 93       	push	r30
     954:	ff 93       	push	r31
||||||| .r36
     932:	1f 92       	push	r1
     934:	0f 92       	push	r0
     936:	0f b6       	in	r0, 0x3f	; 63
     938:	0f 92       	push	r0
     93a:	11 24       	eor	r1, r1
     93c:	2f 93       	push	r18
     93e:	8f 93       	push	r24
     940:	9f 93       	push	r25
     942:	ef 93       	push	r30
     944:	ff 93       	push	r31
=======
     96a:	1f 92       	push	r1
     96c:	0f 92       	push	r0
     96e:	0f b6       	in	r0, 0x3f	; 63
     970:	0f 92       	push	r0
     972:	11 24       	eor	r1, r1
     974:	2f 93       	push	r18
     976:	8f 93       	push	r24
     978:	9f 93       	push	r25
     97a:	ef 93       	push	r30
     97c:	ff 93       	push	r31
>>>>>>> .r38
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
<<<<<<< .mine
     956:	8b b1       	in	r24, 0x0b	; 11
||||||| .r36
     946:	8b b1       	in	r24, 0x0b	; 11
=======
     97e:	8b b1       	in	r24, 0x0b	; 11
>>>>>>> .r38
    data = UART0_DATA;
<<<<<<< .mine
     958:	2c b1       	in	r18, 0x0c	; 12
||||||| .r36
     948:	2c b1       	in	r18, 0x0c	; 12
=======
     980:	2c b1       	in	r18, 0x0c	; 12
>>>>>>> .r38
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
<<<<<<< .mine
     95a:	88 71       	andi	r24, 0x18	; 24
||||||| .r36
     94a:	88 71       	andi	r24, 0x18	; 24
=======
     982:	88 71       	andi	r24, 0x18	; 24
>>>>>>> .r38
#elif defined( AT90USB_USART )
    lastRxError = (usr & (_BV(FE1)|_BV(DOR1)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
<<<<<<< .mine
     95c:	e0 91 2c 01 	lds	r30, 0x012C	; 0x80012c <UART_RxHead>
     960:	ef 5f       	subi	r30, 0xFF	; 255
||||||| .r36
     94c:	e0 91 25 01 	lds	r30, 0x0125	; 0x800125 <UART_RxHead>
     950:	ef 5f       	subi	r30, 0xFF	; 255
=======
     984:	e0 91 4c 01 	lds	r30, 0x014C	; 0x80014c <UART_RxHead>
     988:	ef 5f       	subi	r30, 0xFF	; 255
>>>>>>> .r38
    
    if ( tmphead == UART_RxTail ) {
<<<<<<< .mine
     962:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <UART_RxTail>
     966:	e9 17       	cp	r30, r25
     968:	39 f0       	breq	.+14     	; 0x978 <__vector_13+0x36>
||||||| .r36
     952:	90 91 24 01 	lds	r25, 0x0124	; 0x800124 <UART_RxTail>
     956:	e9 17       	cp	r30, r25
     958:	39 f0       	breq	.+14     	; 0x968 <__vector_13+0x36>
=======
     98a:	90 91 4b 01 	lds	r25, 0x014B	; 0x80014b <UART_RxTail>
     98e:	e9 17       	cp	r30, r25
     990:	39 f0       	breq	.+14     	; 0x9a0 <__vector_13+0x36>
>>>>>>> .r38
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
<<<<<<< .mine
     96a:	e0 93 2c 01 	sts	0x012C, r30	; 0x80012c <UART_RxHead>
||||||| .r36
     95a:	e0 93 25 01 	sts	0x0125, r30	; 0x800125 <UART_RxHead>
=======
     992:	e0 93 4c 01 	sts	0x014C, r30	; 0x80014c <UART_RxHead>
>>>>>>> .r38
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
<<<<<<< .mine
     96e:	f0 e0       	ldi	r31, 0x00	; 0
     970:	e1 5d       	subi	r30, 0xD1	; 209
     972:	fe 4f       	sbci	r31, 0xFE	; 254
     974:	20 83       	st	Z, r18
     976:	01 c0       	rjmp	.+2      	; 0x97a <__vector_13+0x38>
||||||| .r36
     95e:	f0 e0       	ldi	r31, 0x00	; 0
     960:	e8 5d       	subi	r30, 0xD8	; 216
     962:	fe 4f       	sbci	r31, 0xFE	; 254
     964:	20 83       	st	Z, r18
     966:	01 c0       	rjmp	.+2      	; 0x96a <__vector_13+0x38>
=======
     996:	f0 e0       	ldi	r31, 0x00	; 0
     998:	e1 5b       	subi	r30, 0xB1	; 177
     99a:	fe 4f       	sbci	r31, 0xFE	; 254
     99c:	20 83       	st	Z, r18
     99e:	01 c0       	rjmp	.+2      	; 0x9a2 <__vector_13+0x38>
>>>>>>> .r38
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
<<<<<<< .mine
     978:	82 e0       	ldi	r24, 0x02	; 2
||||||| .r36
     968:	82 e0       	ldi	r24, 0x02	; 2
=======
     9a0:	82 e0       	ldi	r24, 0x02	; 2
>>>>>>> .r38
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError |= lastRxError;   
<<<<<<< .mine
     97a:	90 91 2a 01 	lds	r25, 0x012A	; 0x80012a <UART_LastRxError>
     97e:	89 2b       	or	r24, r25
     980:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <UART_LastRxError>
||||||| .r36
     96a:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <UART_LastRxError>
     96e:	89 2b       	or	r24, r25
     970:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <UART_LastRxError>
=======
     9a2:	90 91 4a 01 	lds	r25, 0x014A	; 0x80014a <UART_LastRxError>
     9a6:	89 2b       	or	r24, r25
     9a8:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <UART_LastRxError>
>>>>>>> .r38
}
<<<<<<< .mine
     984:	ff 91       	pop	r31
     986:	ef 91       	pop	r30
     988:	9f 91       	pop	r25
     98a:	8f 91       	pop	r24
     98c:	2f 91       	pop	r18
     98e:	0f 90       	pop	r0
     990:	0f be       	out	0x3f, r0	; 63
     992:	0f 90       	pop	r0
     994:	1f 90       	pop	r1
     996:	18 95       	reti
||||||| .r36
     974:	ff 91       	pop	r31
     976:	ef 91       	pop	r30
     978:	9f 91       	pop	r25
     97a:	8f 91       	pop	r24
     97c:	2f 91       	pop	r18
     97e:	0f 90       	pop	r0
     980:	0f be       	out	0x3f, r0	; 63
     982:	0f 90       	pop	r0
     984:	1f 90       	pop	r1
     986:	18 95       	reti
=======
     9ac:	ff 91       	pop	r31
     9ae:	ef 91       	pop	r30
     9b0:	9f 91       	pop	r25
     9b2:	8f 91       	pop	r24
     9b4:	2f 91       	pop	r18
     9b6:	0f 90       	pop	r0
     9b8:	0f be       	out	0x3f, r0	; 63
     9ba:	0f 90       	pop	r0
     9bc:	1f 90       	pop	r1
     9be:	18 95       	reti
>>>>>>> .r38

<<<<<<< .mine
00000998 <__vector_14>:
||||||| .r36
00000988 <__vector_14>:
=======
000009c0 <__vector_14>:
>>>>>>> .r38
ISR (UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
<<<<<<< .mine
     998:	1f 92       	push	r1
     99a:	0f 92       	push	r0
     99c:	0f b6       	in	r0, 0x3f	; 63
     99e:	0f 92       	push	r0
     9a0:	11 24       	eor	r1, r1
     9a2:	8f 93       	push	r24
     9a4:	9f 93       	push	r25
     9a6:	ef 93       	push	r30
     9a8:	ff 93       	push	r31
||||||| .r36
     988:	1f 92       	push	r1
     98a:	0f 92       	push	r0
     98c:	0f b6       	in	r0, 0x3f	; 63
     98e:	0f 92       	push	r0
     990:	11 24       	eor	r1, r1
     992:	8f 93       	push	r24
     994:	9f 93       	push	r25
     996:	ef 93       	push	r30
     998:	ff 93       	push	r31
=======
     9c0:	1f 92       	push	r1
     9c2:	0f 92       	push	r0
     9c4:	0f b6       	in	r0, 0x3f	; 63
     9c6:	0f 92       	push	r0
     9c8:	11 24       	eor	r1, r1
     9ca:	8f 93       	push	r24
     9cc:	9f 93       	push	r25
     9ce:	ef 93       	push	r30
     9d0:	ff 93       	push	r31
>>>>>>> .r38
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
<<<<<<< .mine
     9aa:	90 91 2e 01 	lds	r25, 0x012E	; 0x80012e <UART_TxHead>
     9ae:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <UART_TxTail>
     9b2:	98 17       	cp	r25, r24
     9b4:	61 f0       	breq	.+24     	; 0x9ce <__vector_14+0x36>
||||||| .r36
     99a:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <UART_TxHead>
     99e:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <UART_TxTail>
     9a2:	98 17       	cp	r25, r24
     9a4:	61 f0       	breq	.+24     	; 0x9be <__vector_14+0x36>
=======
     9d2:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <UART_TxHead>
     9d6:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <UART_TxTail>
     9da:	98 17       	cp	r25, r24
     9dc:	61 f0       	breq	.+24     	; 0x9f6 <__vector_14+0x36>
>>>>>>> .r38
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
<<<<<<< .mine
     9b6:	e0 91 2d 01 	lds	r30, 0x012D	; 0x80012d <UART_TxTail>
     9ba:	ef 5f       	subi	r30, 0xFF	; 255
     9bc:	ef 71       	andi	r30, 0x1F	; 31
||||||| .r36
     9a6:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <UART_TxTail>
     9aa:	ef 5f       	subi	r30, 0xFF	; 255
     9ac:	ef 71       	andi	r30, 0x1F	; 31
=======
     9de:	e0 91 4d 01 	lds	r30, 0x014D	; 0x80014d <UART_TxTail>
     9e2:	ef 5f       	subi	r30, 0xFF	; 255
     9e4:	ef 71       	andi	r30, 0x1F	; 31
>>>>>>> .r38
        UART_TxTail = tmptail;
<<<<<<< .mine
     9be:	e0 93 2d 01 	sts	0x012D, r30	; 0x80012d <UART_TxTail>
||||||| .r36
     9ae:	e0 93 26 01 	sts	0x0126, r30	; 0x800126 <UART_TxTail>
=======
     9e6:	e0 93 4d 01 	sts	0x014D, r30	; 0x80014d <UART_TxTail>
>>>>>>> .r38
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
<<<<<<< .mine
     9c2:	f0 e0       	ldi	r31, 0x00	; 0
     9c4:	e1 5d       	subi	r30, 0xD1	; 209
     9c6:	fa 4f       	sbci	r31, 0xFA	; 250
     9c8:	80 81       	ld	r24, Z
     9ca:	8c b9       	out	0x0c, r24	; 12
     9cc:	01 c0       	rjmp	.+2      	; 0x9d0 <__vector_14+0x38>
||||||| .r36
     9b2:	f0 e0       	ldi	r31, 0x00	; 0
     9b4:	e8 5d       	subi	r30, 0xD8	; 216
     9b6:	fa 4f       	sbci	r31, 0xFA	; 250
     9b8:	80 81       	ld	r24, Z
     9ba:	8c b9       	out	0x0c, r24	; 12
     9bc:	01 c0       	rjmp	.+2      	; 0x9c0 <__vector_14+0x38>
=======
     9ea:	f0 e0       	ldi	r31, 0x00	; 0
     9ec:	e1 5b       	subi	r30, 0xB1	; 177
     9ee:	fa 4f       	sbci	r31, 0xFA	; 250
     9f0:	80 81       	ld	r24, Z
     9f2:	8c b9       	out	0x0c, r24	; 12
     9f4:	01 c0       	rjmp	.+2      	; 0x9f8 <__vector_14+0x38>
>>>>>>> .r38
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
<<<<<<< .mine
     9ce:	55 98       	cbi	0x0a, 5	; 10
||||||| .r36
     9be:	55 98       	cbi	0x0a, 5	; 10
=======
     9f6:	55 98       	cbi	0x0a, 5	; 10
>>>>>>> .r38
    }
}
<<<<<<< .mine
     9d0:	ff 91       	pop	r31
     9d2:	ef 91       	pop	r30
     9d4:	9f 91       	pop	r25
     9d6:	8f 91       	pop	r24
     9d8:	0f 90       	pop	r0
     9da:	0f be       	out	0x3f, r0	; 63
     9dc:	0f 90       	pop	r0
     9de:	1f 90       	pop	r1
     9e0:	18 95       	reti
||||||| .r36
     9c0:	ff 91       	pop	r31
     9c2:	ef 91       	pop	r30
     9c4:	9f 91       	pop	r25
     9c6:	8f 91       	pop	r24
     9c8:	0f 90       	pop	r0
     9ca:	0f be       	out	0x3f, r0	; 63
     9cc:	0f 90       	pop	r0
     9ce:	1f 90       	pop	r1
     9d0:	18 95       	reti
=======
     9f8:	ff 91       	pop	r31
     9fa:	ef 91       	pop	r30
     9fc:	9f 91       	pop	r25
     9fe:	8f 91       	pop	r24
     a00:	0f 90       	pop	r0
     a02:	0f be       	out	0x3f, r0	; 63
     a04:	0f 90       	pop	r0
     a06:	1f 90       	pop	r1
     a08:	18 95       	reti
>>>>>>> .r38

<<<<<<< .mine
000009e2 <uart_init>:
||||||| .r36
000009d2 <uart_init>:
=======
00000a0a <uart_init>:
>>>>>>> .r38
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    UART_TxHead = 0;
<<<<<<< .mine
     9e2:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <UART_TxHead>
||||||| .r36
     9d2:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <UART_TxHead>
=======
     a0a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <UART_TxHead>
>>>>>>> .r38
    UART_TxTail = 0;
<<<<<<< .mine
     9e6:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <UART_TxTail>
||||||| .r36
     9d6:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <UART_TxTail>
=======
     a0e:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <UART_TxTail>
>>>>>>> .r38
    UART_RxHead = 0;
<<<<<<< .mine
     9ea:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <UART_RxHead>
||||||| .r36
     9da:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <UART_RxHead>
=======
     a12:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <UART_RxHead>
>>>>>>> .r38
    UART_RxTail = 0;
<<<<<<< .mine
     9ee:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <UART_RxTail>
||||||| .r36
     9de:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <UART_RxTail>
=======
     a16:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <UART_RxTail>
>>>>>>> .r38
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
<<<<<<< .mine
     9f2:	99 23       	and	r25, r25
     9f4:	1c f4       	brge	.+6      	; 0x9fc <uart_init+0x1a>
||||||| .r36
     9e2:	99 23       	and	r25, r25
     9e4:	1c f4       	brge	.+6      	; 0x9ec <uart_init+0x1a>
=======
     a1a:	99 23       	and	r25, r25
     a1c:	1c f4       	brge	.+6      	; 0xa24 <uart_init+0x1a>
>>>>>>> .r38
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
<<<<<<< .mine
     9f6:	22 e0       	ldi	r18, 0x02	; 2
     9f8:	2b b9       	out	0x0b, r18	; 11
||||||| .r36
     9e6:	22 e0       	ldi	r18, 0x02	; 2
     9e8:	2b b9       	out	0x0b, r18	; 11
=======
     a1e:	22 e0       	ldi	r18, 0x02	; 2
     a20:	2b b9       	out	0x0b, r18	; 11
>>>>>>> .r38
    	 baudrate &= ~0x8000;
<<<<<<< .mine
     9fa:	9f 77       	andi	r25, 0x7F	; 127
||||||| .r36
     9ea:	9f 77       	andi	r25, 0x7F	; 127
=======
     a22:	9f 77       	andi	r25, 0x7F	; 127
>>>>>>> .r38
    }
    UBRRH = (unsigned char)(baudrate>>8);
<<<<<<< .mine
     9fc:	90 bd       	out	0x20, r25	; 32
||||||| .r36
     9ec:	90 bd       	out	0x20, r25	; 32
=======
     a24:	90 bd       	out	0x20, r25	; 32
>>>>>>> .r38
    UBRRL = (unsigned char) baudrate;
<<<<<<< .mine
     9fe:	89 b9       	out	0x09, r24	; 9
||||||| .r36
     9ee:	89 b9       	out	0x09, r24	; 9
=======
     a26:	89 b9       	out	0x09, r24	; 9
>>>>>>> .r38
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
<<<<<<< .mine
     a00:	88 e9       	ldi	r24, 0x98	; 152
     a02:	8a b9       	out	0x0a, r24	; 10
||||||| .r36
     9f0:	88 e9       	ldi	r24, 0x98	; 152
     9f2:	8a b9       	out	0x0a, r24	; 10
=======
     a28:	88 e9       	ldi	r24, 0x98	; 152
     a2a:	8a b9       	out	0x0a, r24	; 10
>>>>>>> .r38
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
<<<<<<< .mine
     a04:	86 e8       	ldi	r24, 0x86	; 134
     a06:	80 bd       	out	0x20, r24	; 32
     a08:	08 95       	ret
||||||| .r36
     9f4:	86 e8       	ldi	r24, 0x86	; 134
     9f6:	80 bd       	out	0x20, r24	; 32
     9f8:	08 95       	ret
=======
     a2c:	86 e8       	ldi	r24, 0x86	; 134
     a2e:	80 bd       	out	0x20, r24	; 32
     a30:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000a0a <uart_getc>:
||||||| .r36
000009fa <uart_getc>:
=======
00000a32 <uart_getc>:
>>>>>>> .r38
{    
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
<<<<<<< .mine
     a0a:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <UART_RxHead>
     a0e:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <UART_RxTail>
     a12:	98 17       	cp	r25, r24
     a14:	79 f0       	breq	.+30     	; 0xa34 <uart_getc+0x2a>
||||||| .r36
     9fa:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <UART_RxHead>
     9fe:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <UART_RxTail>
     a02:	98 17       	cp	r25, r24
     a04:	79 f0       	breq	.+30     	; 0xa24 <uart_getc+0x2a>
=======
     a32:	90 91 4c 01 	lds	r25, 0x014C	; 0x80014c <UART_RxHead>
     a36:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <UART_RxTail>
     a3a:	98 17       	cp	r25, r24
     a3c:	79 f0       	breq	.+30     	; 0xa5c <uart_getc+0x2a>
>>>>>>> .r38
        return UART_NO_DATA;   /* no data available */
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
<<<<<<< .mine
     a16:	e0 91 2b 01 	lds	r30, 0x012B	; 0x80012b <UART_RxTail>
     a1a:	ef 5f       	subi	r30, 0xFF	; 255
||||||| .r36
     a06:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <UART_RxTail>
     a0a:	ef 5f       	subi	r30, 0xFF	; 255
=======
     a3e:	e0 91 4b 01 	lds	r30, 0x014B	; 0x80014b <UART_RxTail>
     a42:	ef 5f       	subi	r30, 0xFF	; 255
>>>>>>> .r38
    UART_RxTail = tmptail; 
<<<<<<< .mine
     a1c:	e0 93 2b 01 	sts	0x012B, r30	; 0x80012b <UART_RxTail>
||||||| .r36
     a0c:	e0 93 24 01 	sts	0x0124, r30	; 0x800124 <UART_RxTail>
=======
     a44:	e0 93 4b 01 	sts	0x014B, r30	; 0x80014b <UART_RxTail>
>>>>>>> .r38
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
<<<<<<< .mine
     a20:	f0 e0       	ldi	r31, 0x00	; 0
     a22:	e1 5d       	subi	r30, 0xD1	; 209
     a24:	fe 4f       	sbci	r31, 0xFE	; 254
     a26:	80 81       	ld	r24, Z
||||||| .r36
     a10:	f0 e0       	ldi	r31, 0x00	; 0
     a12:	e8 5d       	subi	r30, 0xD8	; 216
     a14:	fe 4f       	sbci	r31, 0xFE	; 254
     a16:	80 81       	ld	r24, Z
=======
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	e1 5b       	subi	r30, 0xB1	; 177
     a4c:	fe 4f       	sbci	r31, 0xFE	; 254
     a4e:	80 81       	ld	r24, Z
>>>>>>> .r38
    
    data = (UART_LastRxError << 8) + data;
<<<<<<< .mine
     a28:	90 91 2a 01 	lds	r25, 0x012A	; 0x80012a <UART_LastRxError>
||||||| .r36
     a18:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <UART_LastRxError>
=======
     a50:	90 91 4a 01 	lds	r25, 0x014A	; 0x80014a <UART_LastRxError>
>>>>>>> .r38
    UART_LastRxError = 0;
<<<<<<< .mine
     a2c:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <UART_LastRxError>
||||||| .r36
     a1c:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <UART_LastRxError>
=======
     a54:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <UART_LastRxError>
>>>>>>> .r38
    return data;
<<<<<<< .mine
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	08 95       	ret
||||||| .r36
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	08 95       	ret
=======
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	08 95       	ret
>>>>>>> .r38
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
        return UART_NO_DATA;   /* no data available */
<<<<<<< .mine
     a34:	80 e0       	ldi	r24, 0x00	; 0
     a36:	91 e0       	ldi	r25, 0x01	; 1
||||||| .r36
     a24:	80 e0       	ldi	r24, 0x00	; 0
     a26:	91 e0       	ldi	r25, 0x01	; 1
=======
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	91 e0       	ldi	r25, 0x01	; 1
>>>>>>> .r38
    
    data = (UART_LastRxError << 8) + data;
    UART_LastRxError = 0;
    return data;

}/* uart_getc */
<<<<<<< .mine
     a38:	08 95       	ret
||||||| .r36
     a28:	08 95       	ret
=======
     a60:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000a3a <uartPutByte>:
||||||| .r36
00000a2a <uartPutByte>:
=======
00000a62 <uartPutByte>:
>>>>>>> .r38
**************************************************************************/
void	uartPutByte	( uint8_t byte )
{
	uint8_t tmphead;

	tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
<<<<<<< .mine
     a3a:	20 91 2e 01 	lds	r18, 0x012E	; 0x80012e <UART_TxHead>
     a3e:	2f 5f       	subi	r18, 0xFF	; 255
     a40:	2f 71       	andi	r18, 0x1F	; 31
||||||| .r36
     a2a:	20 91 27 01 	lds	r18, 0x0127	; 0x800127 <UART_TxHead>
     a2e:	2f 5f       	subi	r18, 0xFF	; 255
     a30:	2f 71       	andi	r18, 0x1F	; 31
=======
     a62:	20 91 4e 01 	lds	r18, 0x014E	; 0x80014e <UART_TxHead>
     a66:	2f 5f       	subi	r18, 0xFF	; 255
     a68:	2f 71       	andi	r18, 0x1F	; 31
>>>>>>> .r38
	
	while ( tmphead == UART_TxTail ){
<<<<<<< .mine
     a42:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <UART_TxTail>
     a46:	29 17       	cp	r18, r25
     a48:	e1 f3       	breq	.-8      	; 0xa42 <uartPutByte+0x8>
||||||| .r36
     a32:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <UART_TxTail>
     a36:	29 17       	cp	r18, r25
     a38:	e1 f3       	breq	.-8      	; 0xa32 <uartPutByte+0x8>
=======
     a6a:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <UART_TxTail>
     a6e:	29 17       	cp	r18, r25
     a70:	e1 f3       	breq	.-8      	; 0xa6a <uartPutByte+0x8>
>>>>>>> .r38
		;/* wait for free space in buffer */
	}
	
	UART_TxBuf[tmphead] = (uint8_t)byte;
<<<<<<< .mine
     a4a:	e2 2f       	mov	r30, r18
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	e1 5d       	subi	r30, 0xD1	; 209
     a50:	fa 4f       	sbci	r31, 0xFA	; 250
     a52:	80 83       	st	Z, r24
||||||| .r36
     a3a:	e2 2f       	mov	r30, r18
     a3c:	f0 e0       	ldi	r31, 0x00	; 0
     a3e:	e8 5d       	subi	r30, 0xD8	; 216
     a40:	fa 4f       	sbci	r31, 0xFA	; 250
     a42:	80 83       	st	Z, r24
=======
     a72:	e2 2f       	mov	r30, r18
     a74:	f0 e0       	ldi	r31, 0x00	; 0
     a76:	e1 5b       	subi	r30, 0xB1	; 177
     a78:	fa 4f       	sbci	r31, 0xFA	; 250
     a7a:	80 83       	st	Z, r24
>>>>>>> .r38
	UART_TxHead = (uint8_t)tmphead;
<<<<<<< .mine
     a54:	20 93 2e 01 	sts	0x012E, r18	; 0x80012e <UART_TxHead>
||||||| .r36
     a44:	20 93 27 01 	sts	0x0127, r18	; 0x800127 <UART_TxHead>
=======
     a7c:	20 93 4e 01 	sts	0x014E, r18	; 0x80014e <UART_TxHead>
>>>>>>> .r38

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
<<<<<<< .mine
     a58:	55 9a       	sbi	0x0a, 5	; 10
     a5a:	08 95       	ret
||||||| .r36
     a48:	55 9a       	sbi	0x0a, 5	; 10
     a4a:	08 95       	ret
=======
     a80:	55 9a       	sbi	0x0a, 5	; 10
     a82:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000a5c <uartPutByteStr>:
||||||| .r36
00000a4c <uartPutByteStr>:
=======
00000a84 <uartPutByteStr>:
>>>>>>> .r38
Purpose:  write byte string to ringbuffer for transmitting via UART
Input:    string to be transmitted , lenght of string
Returns:  none
**************************************************************************/
void	uartPutByteStr	( uint8_t *str , uint8_t len )
{
<<<<<<< .mine
     a5c:	0f 93       	push	r16
     a5e:	1f 93       	push	r17
     a60:	cf 93       	push	r28
     a62:	df 93       	push	r29
||||||| .r36
     a4c:	0f 93       	push	r16
     a4e:	1f 93       	push	r17
     a50:	cf 93       	push	r28
     a52:	df 93       	push	r29
=======
     a84:	0f 93       	push	r16
     a86:	1f 93       	push	r17
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
>>>>>>> .r38
	if ( str )
<<<<<<< .mine
     a64:	00 97       	sbiw	r24, 0x00	; 0
     a66:	81 f0       	breq	.+32     	; 0xa88 <uartPutByteStr+0x2c>
||||||| .r36
     a54:	00 97       	sbiw	r24, 0x00	; 0
     a56:	81 f0       	breq	.+32     	; 0xa78 <uartPutByteStr+0x2c>
=======
     a8c:	00 97       	sbiw	r24, 0x00	; 0
     a8e:	81 f0       	breq	.+32     	; 0xab0 <uartPutByteStr+0x2c>
>>>>>>> .r38
	{
		for ( uint8_t x = 0 ; x < len ; x++ )
<<<<<<< .mine
     a68:	66 23       	and	r22, r22
     a6a:	71 f0       	breq	.+28     	; 0xa88 <uartPutByteStr+0x2c>
     a6c:	ec 01       	movw	r28, r24
     a6e:	61 50       	subi	r22, 0x01	; 1
     a70:	06 2f       	mov	r16, r22
     a72:	10 e0       	ldi	r17, 0x00	; 0
     a74:	0f 5f       	subi	r16, 0xFF	; 255
     a76:	1f 4f       	sbci	r17, 0xFF	; 255
     a78:	08 0f       	add	r16, r24
     a7a:	19 1f       	adc	r17, r25
||||||| .r36
     a58:	66 23       	and	r22, r22
     a5a:	71 f0       	breq	.+28     	; 0xa78 <uartPutByteStr+0x2c>
     a5c:	ec 01       	movw	r28, r24
     a5e:	61 50       	subi	r22, 0x01	; 1
     a60:	06 2f       	mov	r16, r22
     a62:	10 e0       	ldi	r17, 0x00	; 0
     a64:	0f 5f       	subi	r16, 0xFF	; 255
     a66:	1f 4f       	sbci	r17, 0xFF	; 255
     a68:	08 0f       	add	r16, r24
     a6a:	19 1f       	adc	r17, r25
=======
     a90:	66 23       	and	r22, r22
     a92:	71 f0       	breq	.+28     	; 0xab0 <uartPutByteStr+0x2c>
     a94:	ec 01       	movw	r28, r24
     a96:	61 50       	subi	r22, 0x01	; 1
     a98:	06 2f       	mov	r16, r22
     a9a:	10 e0       	ldi	r17, 0x00	; 0
     a9c:	0f 5f       	subi	r16, 0xFF	; 255
     a9e:	1f 4f       	sbci	r17, 0xFF	; 255
     aa0:	08 0f       	add	r16, r24
     aa2:	19 1f       	adc	r17, r25
>>>>>>> .r38
		{
			uartPutByte( *str++ );
<<<<<<< .mine
     a7c:	89 91       	ld	r24, Y+
     a7e:	0e 94 1d 05 	call	0xa3a	; 0xa3a <uartPutByte>
||||||| .r36
     a6c:	89 91       	ld	r24, Y+
     a6e:	0e 94 15 05 	call	0xa2a	; 0xa2a <uartPutByte>
=======
     aa4:	89 91       	ld	r24, Y+
     aa6:	0e 94 31 05 	call	0xa62	; 0xa62 <uartPutByte>
>>>>>>> .r38
**************************************************************************/
void	uartPutByteStr	( uint8_t *str , uint8_t len )
{
	if ( str )
	{
		for ( uint8_t x = 0 ; x < len ; x++ )
<<<<<<< .mine
     a82:	0c 17       	cp	r16, r28
     a84:	1d 07       	cpc	r17, r29
     a86:	d1 f7       	brne	.-12     	; 0xa7c <uartPutByteStr+0x20>
||||||| .r36
     a72:	0c 17       	cp	r16, r28
     a74:	1d 07       	cpc	r17, r29
     a76:	d1 f7       	brne	.-12     	; 0xa6c <uartPutByteStr+0x20>
=======
     aaa:	0c 17       	cp	r16, r28
     aac:	1d 07       	cpc	r17, r29
     aae:	d1 f7       	brne	.-12     	; 0xaa4 <uartPutByteStr+0x20>
>>>>>>> .r38
		{
			uartPutByte( *str++ );
		}
	}
}
<<<<<<< .mine
     a88:	df 91       	pop	r29
     a8a:	cf 91       	pop	r28
     a8c:	1f 91       	pop	r17
     a8e:	0f 91       	pop	r16
     a90:	08 95       	ret
||||||| .r36
     a78:	df 91       	pop	r29
     a7a:	cf 91       	pop	r28
     a7c:	1f 91       	pop	r17
     a7e:	0f 91       	pop	r16
     a80:	08 95       	ret
=======
     ab0:	df 91       	pop	r29
     ab2:	cf 91       	pop	r28
     ab4:	1f 91       	pop	r17
     ab6:	0f 91       	pop	r16
     ab8:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000a92 <uartReadRingBuff>:
||||||| .r36
00000a82 <uartReadRingBuff>:
=======
00000aba <uartReadRingBuff>:
>>>>>>> .r38
Purpose:  read a byte from ringbuffer
Input:    pointer of buffer
Returns:  pointer of start commando sequence
**************************************************************************/
uint8_t		*uartReadRingBuff		( uint8_t *stream )		
{
<<<<<<< .mine
     a92:	cf 93       	push	r28
     a94:	df 93       	push	r29
     a96:	ec 01       	movw	r28, r24
||||||| .r36
     a82:	cf 93       	push	r28
     a84:	df 93       	push	r29
     a86:	ec 01       	movw	r28, r24
=======
     aba:	cf 93       	push	r28
     abc:	df 93       	push	r29
     abe:	ec 01       	movw	r28, r24
>>>>>>> .r38
	static uint8_t index = 0;
	
	/*
	*	Neustes Byte aus dem Ringpuffer abholen
	*/
	uint16_t c = uart_getc();
<<<<<<< .mine
     a98:	0e 94 05 05 	call	0xa0a	; 0xa0a <uart_getc>
||||||| .r36
     a88:	0e 94 fd 04 	call	0x9fa	; 0x9fa <uart_getc>
=======
     ac0:	0e 94 19 05 	call	0xa32	; 0xa32 <uart_getc>
>>>>>>> .r38
	
	/*
	*	Wenn keine neuen Daten vorhanden, direkt wieder zurück!
	*/
	if ( c & UART_NO_DATA )
<<<<<<< .mine
     a9c:	90 fd       	sbrc	r25, 0
     a9e:	2a c0       	rjmp	.+84     	; 0xaf4 <uartReadRingBuff+0x62>
||||||| .r36
     a8c:	90 fd       	sbrc	r25, 0
     a8e:	2a c0       	rjmp	.+84     	; 0xae4 <uartReadRingBuff+0x62>
=======
     ac4:	90 fd       	sbrc	r25, 0
     ac6:	2a c0       	rjmp	.+84     	; 0xb1c <uartReadRingBuff+0x62>
>>>>>>> .r38
	}

	/*
	*	Ist ein Fehler aufgetreten?
	*/
	if ( c > UART_NO_DATA)
<<<<<<< .mine
     aa0:	81 30       	cpi	r24, 0x01	; 1
     aa2:	21 e0       	ldi	r18, 0x01	; 1
     aa4:	92 07       	cpc	r25, r18
     aa6:	28 f0       	brcs	.+10     	; 0xab2 <uartReadRingBuff+0x20>
||||||| .r36
     a90:	81 30       	cpi	r24, 0x01	; 1
     a92:	21 e0       	ldi	r18, 0x01	; 1
     a94:	92 07       	cpc	r25, r18
     a96:	28 f0       	brcs	.+10     	; 0xaa2 <uartReadRingBuff+0x20>
=======
     ac8:	81 30       	cpi	r24, 0x01	; 1
     aca:	21 e0       	ldi	r18, 0x01	; 1
     acc:	92 07       	cpc	r25, r18
     ace:	28 f0       	brcs	.+10     	; 0xada <uartReadRingBuff+0x20>
>>>>>>> .r38
	{
		index = 0; 
<<<<<<< .mine
     aa8:	10 92 29 01 	sts	0x0129, r1	; 0x800129 <index.1836>
||||||| .r36
     a98:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <index.1836>
=======
     ad0:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <index.1836>
>>>>>>> .r38
		return NULL;
<<<<<<< .mine
     aac:	80 e0       	ldi	r24, 0x00	; 0
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	23 c0       	rjmp	.+70     	; 0xaf8 <uartReadRingBuff+0x66>
||||||| .r36
     a9c:	80 e0       	ldi	r24, 0x00	; 0
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	23 c0       	rjmp	.+70     	; 0xae8 <uartReadRingBuff+0x66>
=======
     ad4:	80 e0       	ldi	r24, 0x00	; 0
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	23 c0       	rjmp	.+70     	; 0xb20 <uartReadRingBuff+0x66>
>>>>>>> .r38
	/*
	*	Übertragungsende?
	*/
	static uint8_t last = 0;
	 
	if ( last == '\r' && c == '\n' )
<<<<<<< .mine
     ab2:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <last.1838>
     ab6:	2d 30       	cpi	r18, 0x0D	; 13
     ab8:	79 f4       	brne	.+30     	; 0xad8 <uartReadRingBuff+0x46>
     aba:	8a 30       	cpi	r24, 0x0A	; 10
     abc:	91 05       	cpc	r25, r1
     abe:	61 f4       	brne	.+24     	; 0xad8 <uartReadRingBuff+0x46>
||||||| .r36
     aa2:	20 91 21 01 	lds	r18, 0x0121	; 0x800121 <last.1838>
     aa6:	2d 30       	cpi	r18, 0x0D	; 13
     aa8:	79 f4       	brne	.+30     	; 0xac8 <uartReadRingBuff+0x46>
     aaa:	8a 30       	cpi	r24, 0x0A	; 10
     aac:	91 05       	cpc	r25, r1
     aae:	61 f4       	brne	.+24     	; 0xac8 <uartReadRingBuff+0x46>
=======
     ada:	20 91 48 01 	lds	r18, 0x0148	; 0x800148 <last.1838>
     ade:	2d 30       	cpi	r18, 0x0D	; 13
     ae0:	79 f4       	brne	.+30     	; 0xb00 <uartReadRingBuff+0x46>
     ae2:	8a 30       	cpi	r24, 0x0A	; 10
     ae4:	91 05       	cpc	r25, r1
     ae6:	61 f4       	brne	.+24     	; 0xb00 <uartReadRingBuff+0x46>
>>>>>>> .r38
	{
		*( stream + ( index - 1 ) ) = '\0';
<<<<<<< .mine
     ac0:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <index.1836>
     ac4:	fe 01       	movw	r30, r28
     ac6:	e8 0f       	add	r30, r24
     ac8:	f1 1d       	adc	r31, r1
     aca:	31 97       	sbiw	r30, 0x01	; 1
     acc:	10 82       	st	Z, r1
||||||| .r36
     ab0:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <index.1836>
     ab4:	fe 01       	movw	r30, r28
     ab6:	e8 0f       	add	r30, r24
     ab8:	f1 1d       	adc	r31, r1
     aba:	31 97       	sbiw	r30, 0x01	; 1
     abc:	10 82       	st	Z, r1
=======
     ae8:	80 91 49 01 	lds	r24, 0x0149	; 0x800149 <index.1836>
     aec:	fe 01       	movw	r30, r28
     aee:	e8 0f       	add	r30, r24
     af0:	f1 1d       	adc	r31, r1
     af2:	31 97       	sbiw	r30, 0x01	; 1
     af4:	10 82       	st	Z, r1
>>>>>>> .r38
		index = 0; 
<<<<<<< .mine
     ace:	10 92 29 01 	sts	0x0129, r1	; 0x800129 <index.1836>
||||||| .r36
     abe:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <index.1836>
=======
     af6:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <index.1836>
>>>>>>> .r38
		return stream;
<<<<<<< .mine
     ad2:	8c 2f       	mov	r24, r28
     ad4:	9d 2f       	mov	r25, r29
     ad6:	10 c0       	rjmp	.+32     	; 0xaf8 <uartReadRingBuff+0x66>
||||||| .r36
     ac2:	8c 2f       	mov	r24, r28
     ac4:	9d 2f       	mov	r25, r29
     ac6:	10 c0       	rjmp	.+32     	; 0xae8 <uartReadRingBuff+0x66>
=======
     afa:	8c 2f       	mov	r24, r28
     afc:	9d 2f       	mov	r25, r29
     afe:	10 c0       	rjmp	.+32     	; 0xb20 <uartReadRingBuff+0x66>
>>>>>>> .r38
	}last = c;	
<<<<<<< .mine
     ad8:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <last.1838>
||||||| .r36
     ac8:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <last.1838>
=======
     b00:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <last.1838>
>>>>>>> .r38
	{
		index = 0;
	}
	else
	{
		*( stream + index++ ) = (uint8_t)c;	
<<<<<<< .mine
     adc:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <index.1836>
     ae0:	21 e0       	ldi	r18, 0x01	; 1
     ae2:	29 0f       	add	r18, r25
     ae4:	20 93 29 01 	sts	0x0129, r18	; 0x800129 <index.1836>
     ae8:	c9 0f       	add	r28, r25
     aea:	d1 1d       	adc	r29, r1
     aec:	88 83       	st	Y, r24
||||||| .r36
     acc:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <index.1836>
     ad0:	21 e0       	ldi	r18, 0x01	; 1
     ad2:	29 0f       	add	r18, r25
     ad4:	20 93 22 01 	sts	0x0122, r18	; 0x800122 <index.1836>
     ad8:	c9 0f       	add	r28, r25
     ada:	d1 1d       	adc	r29, r1
     adc:	88 83       	st	Y, r24
=======
     b04:	90 91 49 01 	lds	r25, 0x0149	; 0x800149 <index.1836>
     b08:	21 e0       	ldi	r18, 0x01	; 1
     b0a:	29 0f       	add	r18, r25
     b0c:	20 93 49 01 	sts	0x0149, r18	; 0x800149 <index.1836>
     b10:	c9 0f       	add	r28, r25
     b12:	d1 1d       	adc	r29, r1
     b14:	88 83       	st	Y, r24
>>>>>>> .r38
	}
	
	return NULL;
<<<<<<< .mine
     aee:	80 e0       	ldi	r24, 0x00	; 0
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	02 c0       	rjmp	.+4      	; 0xaf8 <uartReadRingBuff+0x66>
||||||| .r36
     ade:	80 e0       	ldi	r24, 0x00	; 0
     ae0:	90 e0       	ldi	r25, 0x00	; 0
     ae2:	02 c0       	rjmp	.+4      	; 0xae8 <uartReadRingBuff+0x66>
=======
     b16:	80 e0       	ldi	r24, 0x00	; 0
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	02 c0       	rjmp	.+4      	; 0xb20 <uartReadRingBuff+0x66>
>>>>>>> .r38
	/*
	*	Wenn keine neuen Daten vorhanden, direkt wieder zurück!
	*/
	if ( c & UART_NO_DATA )
	{
		return NULL;
<<<<<<< .mine
     af4:	80 e0       	ldi	r24, 0x00	; 0
     af6:	90 e0       	ldi	r25, 0x00	; 0
||||||| .r36
     ae4:	80 e0       	ldi	r24, 0x00	; 0
     ae6:	90 e0       	ldi	r25, 0x00	; 0
=======
     b1c:	80 e0       	ldi	r24, 0x00	; 0
     b1e:	90 e0       	ldi	r25, 0x00	; 0
>>>>>>> .r38
	{
		*( stream + index++ ) = (uint8_t)c;	
	}
	
	return NULL;
}
<<<<<<< .mine
     af8:	df 91       	pop	r29
     afa:	cf 91       	pop	r28
     afc:	08 95       	ret
||||||| .r36
     ae8:	df 91       	pop	r29
     aea:	cf 91       	pop	r28
     aec:	08 95       	ret
=======
     b20:	df 91       	pop	r29
     b22:	cf 91       	pop	r28
     b24:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000afe <cmdPing>:
||||||| .r36
00000aee <cmdPing>:
=======
00000b26 <cmdPing>:
>>>>>>> .r38
	if( val > max )
	{
		return 0;
	}
	return val;
}
<<<<<<< .mine
     afe:	ef 92       	push	r14
     b00:	ff 92       	push	r15
     b02:	0f 93       	push	r16
     b04:	0f 2e       	mov	r0, r31
     b06:	fc ed       	ldi	r31, 0xDC	; 220
     b08:	ef 2e       	mov	r14, r31
     b0a:	f0 e0       	ldi	r31, 0x00	; 0
     b0c:	ff 2e       	mov	r15, r31
     b0e:	f0 2d       	mov	r31, r0
     b10:	04 e0       	ldi	r16, 0x04	; 4
     b12:	20 e0       	ldi	r18, 0x00	; 0
     b14:	44 e0       	ldi	r20, 0x04	; 4
     b16:	60 e0       	ldi	r22, 0x00	; 0
     b18:	89 e2       	ldi	r24, 0x29	; 41
     b1a:	96 e0       	ldi	r25, 0x06	; 6
     b1c:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
     b20:	89 e2       	ldi	r24, 0x29	; 41
     b22:	96 e0       	ldi	r25, 0x06	; 6
     b24:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
     b28:	80 e0       	ldi	r24, 0x00	; 0
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	08 95       	ret
||||||| .r36
     aee:	ef 92       	push	r14
     af0:	ff 92       	push	r15
     af2:	0f 93       	push	r16
     af4:	0f 2e       	mov	r0, r31
     af6:	fc ed       	ldi	r31, 0xDC	; 220
     af8:	ef 2e       	mov	r14, r31
     afa:	f0 e0       	ldi	r31, 0x00	; 0
     afc:	ff 2e       	mov	r15, r31
     afe:	f0 2d       	mov	r31, r0
     b00:	04 e0       	ldi	r16, 0x04	; 4
     b02:	20 e0       	ldi	r18, 0x00	; 0
     b04:	44 e0       	ldi	r20, 0x04	; 4
     b06:	60 e0       	ldi	r22, 0x00	; 0
     b08:	82 e2       	ldi	r24, 0x22	; 34
     b0a:	96 e0       	ldi	r25, 0x06	; 6
     b0c:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
     b10:	82 e2       	ldi	r24, 0x22	; 34
     b12:	96 e0       	ldi	r25, 0x06	; 6
     b14:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	0f 91       	pop	r16
     b1c:	ff 90       	pop	r15
     b1e:	ef 90       	pop	r14
     b20:	08 95       	ret
=======
     b26:	ef 92       	push	r14
     b28:	ff 92       	push	r15
     b2a:	0f 93       	push	r16
     b2c:	0f 2e       	mov	r0, r31
     b2e:	f0 ef       	ldi	r31, 0xF0	; 240
     b30:	ef 2e       	mov	r14, r31
     b32:	f0 e0       	ldi	r31, 0x00	; 0
     b34:	ff 2e       	mov	r15, r31
     b36:	f0 2d       	mov	r31, r0
     b38:	04 e0       	ldi	r16, 0x04	; 4
     b3a:	20 e0       	ldi	r18, 0x00	; 0
     b3c:	44 e0       	ldi	r20, 0x04	; 4
     b3e:	60 e0       	ldi	r22, 0x00	; 0
     b40:	89 e4       	ldi	r24, 0x49	; 73
     b42:	96 e0       	ldi	r25, 0x06	; 6
     b44:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
     b48:	89 e4       	ldi	r24, 0x49	; 73
     b4a:	96 e0       	ldi	r25, 0x06	; 6
     b4c:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
     b50:	80 e0       	ldi	r24, 0x00	; 0
     b52:	0f 91       	pop	r16
     b54:	ff 90       	pop	r15
     b56:	ef 90       	pop	r14
     b58:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000b32 <cmdRelais>:
     b32:	ef 92       	push	r14
     b34:	ff 92       	push	r15
     b36:	0f 93       	push	r16
     b38:	cf 93       	push	r28
     b3a:	df 93       	push	r29
     b3c:	00 d0       	rcall	.+0      	; 0xb3e <cmdRelais+0xc>
     b3e:	cd b7       	in	r28, 0x3d	; 61
     b40:	de b7       	in	r29, 0x3e	; 62
     b42:	dc 01       	movw	r26, r24
     b44:	14 96       	adiw	r26, 0x04	; 4
     b46:	ed 91       	ld	r30, X+
     b48:	fc 91       	ld	r31, X
     b4a:	15 97       	sbiw	r26, 0x05	; 5
     b4c:	90 81       	ld	r25, Z
     b4e:	29 2f       	mov	r18, r25
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	81 81       	ldd	r24, Z+1	; 0x01
     b54:	81 30       	cpi	r24, 0x01	; 1
     b56:	41 f1       	breq	.+80     	; 0xba8 <cmdRelais+0x76>
     b58:	20 f0       	brcs	.+8      	; 0xb62 <cmdRelais+0x30>
     b5a:	82 30       	cpi	r24, 0x02	; 2
     b5c:	09 f4       	brne	.+2      	; 0xb60 <cmdRelais+0x2e>
     b5e:	45 c0       	rjmp	.+138    	; 0xbea <cmdRelais+0xb8>
     b60:	52 c0       	rjmp	.+164    	; 0xc06 <cmdRelais+0xd4>
     b62:	27 30       	cpi	r18, 0x07	; 7
     b64:	31 05       	cpc	r19, r1
     b66:	80 f4       	brcc	.+32     	; 0xb88 <cmdRelais+0x56>
     b68:	62 b3       	in	r22, 0x12	; 18
     b6a:	2f 5f       	subi	r18, 0xFF	; 255
     b6c:	3f 4f       	sbci	r19, 0xFF	; 255
     b6e:	41 e0       	ldi	r20, 0x01	; 1
     b70:	50 e0       	ldi	r21, 0x00	; 0
     b72:	fa 01       	movw	r30, r20
     b74:	02 c0       	rjmp	.+4      	; 0xb7a <cmdRelais+0x48>
     b76:	ee 0f       	add	r30, r30
     b78:	ff 1f       	adc	r31, r31
     b7a:	2a 95       	dec	r18
     b7c:	e2 f7       	brpl	.-8      	; 0xb76 <cmdRelais+0x44>
     b7e:	9f 01       	movw	r18, r30
     b80:	20 95       	com	r18
     b82:	26 23       	and	r18, r22
     b84:	22 bb       	out	0x12, r18	; 18
     b86:	3f c0       	rjmp	.+126    	; 0xc06 <cmdRelais+0xd4>
     b88:	65 b3       	in	r22, 0x15	; 21
     b8a:	25 50       	subi	r18, 0x05	; 5
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 e0       	ldi	r20, 0x01	; 1
     b90:	50 e0       	ldi	r21, 0x00	; 0
     b92:	da 01       	movw	r26, r20
     b94:	02 c0       	rjmp	.+4      	; 0xb9a <cmdRelais+0x68>
     b96:	aa 0f       	add	r26, r26
     b98:	bb 1f       	adc	r27, r27
     b9a:	2a 95       	dec	r18
     b9c:	e2 f7       	brpl	.-8      	; 0xb96 <cmdRelais+0x64>
     b9e:	9d 01       	movw	r18, r26
     ba0:	20 95       	com	r18
     ba2:	26 23       	and	r18, r22
     ba4:	25 bb       	out	0x15, r18	; 21
     ba6:	2f c0       	rjmp	.+94     	; 0xc06 <cmdRelais+0xd4>
     ba8:	27 30       	cpi	r18, 0x07	; 7
     baa:	31 05       	cpc	r19, r1
     bac:	78 f4       	brcc	.+30     	; 0xbcc <cmdRelais+0x9a>
     bae:	62 b3       	in	r22, 0x12	; 18
     bb0:	2f 5f       	subi	r18, 0xFF	; 255
     bb2:	3f 4f       	sbci	r19, 0xFF	; 255
     bb4:	41 e0       	ldi	r20, 0x01	; 1
     bb6:	50 e0       	ldi	r21, 0x00	; 0
     bb8:	fa 01       	movw	r30, r20
     bba:	02 c0       	rjmp	.+4      	; 0xbc0 <cmdRelais+0x8e>
     bbc:	ee 0f       	add	r30, r30
     bbe:	ff 1f       	adc	r31, r31
     bc0:	2a 95       	dec	r18
     bc2:	e2 f7       	brpl	.-8      	; 0xbbc <cmdRelais+0x8a>
     bc4:	9f 01       	movw	r18, r30
     bc6:	26 2b       	or	r18, r22
     bc8:	22 bb       	out	0x12, r18	; 18
     bca:	1d c0       	rjmp	.+58     	; 0xc06 <cmdRelais+0xd4>
     bcc:	65 b3       	in	r22, 0x15	; 21
     bce:	25 50       	subi	r18, 0x05	; 5
     bd0:	31 09       	sbc	r19, r1
     bd2:	41 e0       	ldi	r20, 0x01	; 1
     bd4:	50 e0       	ldi	r21, 0x00	; 0
     bd6:	da 01       	movw	r26, r20
     bd8:	02 c0       	rjmp	.+4      	; 0xbde <cmdRelais+0xac>
     bda:	aa 0f       	add	r26, r26
     bdc:	bb 1f       	adc	r27, r27
     bde:	2a 95       	dec	r18
     be0:	e2 f7       	brpl	.-8      	; 0xbda <cmdRelais+0xa8>
     be2:	9d 01       	movw	r18, r26
     be4:	26 2b       	or	r18, r22
     be6:	25 bb       	out	0x15, r18	; 21
     be8:	0e c0       	rjmp	.+28     	; 0xc06 <cmdRelais+0xd4>
     bea:	29 2f       	mov	r18, r25
     bec:	22 0f       	add	r18, r18
     bee:	22 0f       	add	r18, r18
     bf0:	22 bb       	out	0x12, r18	; 18
     bf2:	29 2f       	mov	r18, r25
     bf4:	20 7c       	andi	r18, 0xC0	; 192
     bf6:	30 e0       	ldi	r19, 0x00	; 0
     bf8:	32 95       	swap	r19
     bfa:	22 95       	swap	r18
     bfc:	2f 70       	andi	r18, 0x0F	; 15
     bfe:	23 27       	eor	r18, r19
     c00:	3f 70       	andi	r19, 0x0F	; 15
     c02:	23 27       	eor	r18, r19
     c04:	25 bb       	out	0x15, r18	; 21
     c06:	99 83       	std	Y+1, r25	; 0x01
     c08:	8a 83       	std	Y+2, r24	; 0x02
     c0a:	fe 01       	movw	r30, r28
     c0c:	31 96       	adiw	r30, 0x01	; 1
     c0e:	7f 01       	movw	r14, r30
     c10:	02 e0       	ldi	r16, 0x02	; 2
     c12:	20 e0       	ldi	r18, 0x00	; 0
     c14:	40 e0       	ldi	r20, 0x00	; 0
     c16:	63 e0       	ldi	r22, 0x03	; 3
     c18:	89 e2       	ldi	r24, 0x29	; 41
     c1a:	96 e0       	ldi	r25, 0x06	; 6
     c1c:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
     c20:	89 e2       	ldi	r24, 0x29	; 41
     c22:	96 e0       	ldi	r25, 0x06	; 6
     c24:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
     c28:	80 e0       	ldi	r24, 0x00	; 0
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	df 91       	pop	r29
     c30:	cf 91       	pop	r28
     c32:	0f 91       	pop	r16
     c34:	ff 90       	pop	r15
     c36:	ef 90       	pop	r14
     c38:	08 95       	ret
||||||| .r36
00000b22 <cmdRelais>:
     b22:	ef 92       	push	r14
     b24:	ff 92       	push	r15
     b26:	0f 93       	push	r16
     b28:	cf 93       	push	r28
     b2a:	df 93       	push	r29
     b2c:	00 d0       	rcall	.+0      	; 0xb2e <cmdRelais+0xc>
     b2e:	cd b7       	in	r28, 0x3d	; 61
     b30:	de b7       	in	r29, 0x3e	; 62
     b32:	dc 01       	movw	r26, r24
     b34:	17 96       	adiw	r26, 0x07	; 7
     b36:	ed 91       	ld	r30, X+
     b38:	fc 91       	ld	r31, X
     b3a:	18 97       	sbiw	r26, 0x08	; 8
     b3c:	90 81       	ld	r25, Z
     b3e:	29 2f       	mov	r18, r25
     b40:	30 e0       	ldi	r19, 0x00	; 0
     b42:	81 81       	ldd	r24, Z+1	; 0x01
     b44:	81 30       	cpi	r24, 0x01	; 1
     b46:	41 f1       	breq	.+80     	; 0xb98 <cmdRelais+0x76>
     b48:	20 f0       	brcs	.+8      	; 0xb52 <cmdRelais+0x30>
     b4a:	82 30       	cpi	r24, 0x02	; 2
     b4c:	09 f4       	brne	.+2      	; 0xb50 <cmdRelais+0x2e>
     b4e:	45 c0       	rjmp	.+138    	; 0xbda <cmdRelais+0xb8>
     b50:	52 c0       	rjmp	.+164    	; 0xbf6 <cmdRelais+0xd4>
     b52:	27 30       	cpi	r18, 0x07	; 7
     b54:	31 05       	cpc	r19, r1
     b56:	80 f4       	brcc	.+32     	; 0xb78 <cmdRelais+0x56>
     b58:	62 b3       	in	r22, 0x12	; 18
     b5a:	2f 5f       	subi	r18, 0xFF	; 255
     b5c:	3f 4f       	sbci	r19, 0xFF	; 255
     b5e:	41 e0       	ldi	r20, 0x01	; 1
     b60:	50 e0       	ldi	r21, 0x00	; 0
     b62:	fa 01       	movw	r30, r20
     b64:	02 c0       	rjmp	.+4      	; 0xb6a <cmdRelais+0x48>
     b66:	ee 0f       	add	r30, r30
     b68:	ff 1f       	adc	r31, r31
     b6a:	2a 95       	dec	r18
     b6c:	e2 f7       	brpl	.-8      	; 0xb66 <cmdRelais+0x44>
     b6e:	9f 01       	movw	r18, r30
     b70:	20 95       	com	r18
     b72:	26 23       	and	r18, r22
     b74:	22 bb       	out	0x12, r18	; 18
     b76:	3f c0       	rjmp	.+126    	; 0xbf6 <cmdRelais+0xd4>
     b78:	65 b3       	in	r22, 0x15	; 21
     b7a:	25 50       	subi	r18, 0x05	; 5
     b7c:	31 09       	sbc	r19, r1
     b7e:	41 e0       	ldi	r20, 0x01	; 1
     b80:	50 e0       	ldi	r21, 0x00	; 0
     b82:	da 01       	movw	r26, r20
     b84:	02 c0       	rjmp	.+4      	; 0xb8a <cmdRelais+0x68>
     b86:	aa 0f       	add	r26, r26
     b88:	bb 1f       	adc	r27, r27
     b8a:	2a 95       	dec	r18
     b8c:	e2 f7       	brpl	.-8      	; 0xb86 <cmdRelais+0x64>
     b8e:	9d 01       	movw	r18, r26
     b90:	20 95       	com	r18
     b92:	26 23       	and	r18, r22
     b94:	25 bb       	out	0x15, r18	; 21
     b96:	2f c0       	rjmp	.+94     	; 0xbf6 <cmdRelais+0xd4>
     b98:	27 30       	cpi	r18, 0x07	; 7
     b9a:	31 05       	cpc	r19, r1
     b9c:	78 f4       	brcc	.+30     	; 0xbbc <cmdRelais+0x9a>
     b9e:	62 b3       	in	r22, 0x12	; 18
     ba0:	2f 5f       	subi	r18, 0xFF	; 255
     ba2:	3f 4f       	sbci	r19, 0xFF	; 255
     ba4:	41 e0       	ldi	r20, 0x01	; 1
     ba6:	50 e0       	ldi	r21, 0x00	; 0
     ba8:	fa 01       	movw	r30, r20
     baa:	02 c0       	rjmp	.+4      	; 0xbb0 <cmdRelais+0x8e>
     bac:	ee 0f       	add	r30, r30
     bae:	ff 1f       	adc	r31, r31
     bb0:	2a 95       	dec	r18
     bb2:	e2 f7       	brpl	.-8      	; 0xbac <cmdRelais+0x8a>
     bb4:	9f 01       	movw	r18, r30
     bb6:	26 2b       	or	r18, r22
     bb8:	22 bb       	out	0x12, r18	; 18
     bba:	1d c0       	rjmp	.+58     	; 0xbf6 <cmdRelais+0xd4>
     bbc:	65 b3       	in	r22, 0x15	; 21
     bbe:	25 50       	subi	r18, 0x05	; 5
     bc0:	31 09       	sbc	r19, r1
     bc2:	41 e0       	ldi	r20, 0x01	; 1
     bc4:	50 e0       	ldi	r21, 0x00	; 0
     bc6:	da 01       	movw	r26, r20
     bc8:	02 c0       	rjmp	.+4      	; 0xbce <cmdRelais+0xac>
     bca:	aa 0f       	add	r26, r26
     bcc:	bb 1f       	adc	r27, r27
     bce:	2a 95       	dec	r18
     bd0:	e2 f7       	brpl	.-8      	; 0xbca <cmdRelais+0xa8>
     bd2:	9d 01       	movw	r18, r26
     bd4:	26 2b       	or	r18, r22
     bd6:	25 bb       	out	0x15, r18	; 21
     bd8:	0e c0       	rjmp	.+28     	; 0xbf6 <cmdRelais+0xd4>
     bda:	29 2f       	mov	r18, r25
     bdc:	22 0f       	add	r18, r18
     bde:	22 0f       	add	r18, r18
     be0:	22 bb       	out	0x12, r18	; 18
     be2:	29 2f       	mov	r18, r25
     be4:	20 7c       	andi	r18, 0xC0	; 192
     be6:	30 e0       	ldi	r19, 0x00	; 0
     be8:	32 95       	swap	r19
     bea:	22 95       	swap	r18
     bec:	2f 70       	andi	r18, 0x0F	; 15
     bee:	23 27       	eor	r18, r19
     bf0:	3f 70       	andi	r19, 0x0F	; 15
     bf2:	23 27       	eor	r18, r19
     bf4:	25 bb       	out	0x15, r18	; 21
     bf6:	99 83       	std	Y+1, r25	; 0x01
     bf8:	8a 83       	std	Y+2, r24	; 0x02
     bfa:	fe 01       	movw	r30, r28
     bfc:	31 96       	adiw	r30, 0x01	; 1
     bfe:	7f 01       	movw	r14, r30
     c00:	02 e0       	ldi	r16, 0x02	; 2
     c02:	20 e0       	ldi	r18, 0x00	; 0
     c04:	40 e0       	ldi	r20, 0x00	; 0
     c06:	63 e0       	ldi	r22, 0x03	; 3
     c08:	82 e2       	ldi	r24, 0x22	; 34
     c0a:	96 e0       	ldi	r25, 0x06	; 6
     c0c:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
     c10:	82 e2       	ldi	r24, 0x22	; 34
     c12:	96 e0       	ldi	r25, 0x06	; 6
     c14:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	0f 90       	pop	r0
     c1c:	0f 90       	pop	r0
     c1e:	df 91       	pop	r29
     c20:	cf 91       	pop	r28
     c22:	0f 91       	pop	r16
     c24:	ff 90       	pop	r15
     c26:	ef 90       	pop	r14
     c28:	08 95       	ret
=======
00000b5a <cmdRelais>:
     b5a:	ef 92       	push	r14
     b5c:	ff 92       	push	r15
     b5e:	0f 93       	push	r16
     b60:	cf 93       	push	r28
     b62:	df 93       	push	r29
     b64:	00 d0       	rcall	.+0      	; 0xb66 <cmdRelais+0xc>
     b66:	cd b7       	in	r28, 0x3d	; 61
     b68:	de b7       	in	r29, 0x3e	; 62
     b6a:	dc 01       	movw	r26, r24
     b6c:	17 96       	adiw	r26, 0x07	; 7
     b6e:	ed 91       	ld	r30, X+
     b70:	fc 91       	ld	r31, X
     b72:	18 97       	sbiw	r26, 0x08	; 8
     b74:	90 81       	ld	r25, Z
     b76:	29 2f       	mov	r18, r25
     b78:	30 e0       	ldi	r19, 0x00	; 0
     b7a:	81 81       	ldd	r24, Z+1	; 0x01
     b7c:	81 30       	cpi	r24, 0x01	; 1
     b7e:	41 f1       	breq	.+80     	; 0xbd0 <cmdRelais+0x76>
     b80:	20 f0       	brcs	.+8      	; 0xb8a <cmdRelais+0x30>
     b82:	82 30       	cpi	r24, 0x02	; 2
     b84:	09 f4       	brne	.+2      	; 0xb88 <cmdRelais+0x2e>
     b86:	45 c0       	rjmp	.+138    	; 0xc12 <cmdRelais+0xb8>
     b88:	52 c0       	rjmp	.+164    	; 0xc2e <cmdRelais+0xd4>
     b8a:	27 30       	cpi	r18, 0x07	; 7
     b8c:	31 05       	cpc	r19, r1
     b8e:	80 f4       	brcc	.+32     	; 0xbb0 <cmdRelais+0x56>
     b90:	62 b3       	in	r22, 0x12	; 18
     b92:	2f 5f       	subi	r18, 0xFF	; 255
     b94:	3f 4f       	sbci	r19, 0xFF	; 255
     b96:	41 e0       	ldi	r20, 0x01	; 1
     b98:	50 e0       	ldi	r21, 0x00	; 0
     b9a:	fa 01       	movw	r30, r20
     b9c:	02 c0       	rjmp	.+4      	; 0xba2 <cmdRelais+0x48>
     b9e:	ee 0f       	add	r30, r30
     ba0:	ff 1f       	adc	r31, r31
     ba2:	2a 95       	dec	r18
     ba4:	e2 f7       	brpl	.-8      	; 0xb9e <cmdRelais+0x44>
     ba6:	9f 01       	movw	r18, r30
     ba8:	20 95       	com	r18
     baa:	26 23       	and	r18, r22
     bac:	22 bb       	out	0x12, r18	; 18
     bae:	3f c0       	rjmp	.+126    	; 0xc2e <cmdRelais+0xd4>
     bb0:	65 b3       	in	r22, 0x15	; 21
     bb2:	25 50       	subi	r18, 0x05	; 5
     bb4:	31 09       	sbc	r19, r1
     bb6:	41 e0       	ldi	r20, 0x01	; 1
     bb8:	50 e0       	ldi	r21, 0x00	; 0
     bba:	da 01       	movw	r26, r20
     bbc:	02 c0       	rjmp	.+4      	; 0xbc2 <cmdRelais+0x68>
     bbe:	aa 0f       	add	r26, r26
     bc0:	bb 1f       	adc	r27, r27
     bc2:	2a 95       	dec	r18
     bc4:	e2 f7       	brpl	.-8      	; 0xbbe <cmdRelais+0x64>
     bc6:	9d 01       	movw	r18, r26
     bc8:	20 95       	com	r18
     bca:	26 23       	and	r18, r22
     bcc:	25 bb       	out	0x15, r18	; 21
     bce:	2f c0       	rjmp	.+94     	; 0xc2e <cmdRelais+0xd4>
     bd0:	27 30       	cpi	r18, 0x07	; 7
     bd2:	31 05       	cpc	r19, r1
     bd4:	78 f4       	brcc	.+30     	; 0xbf4 <cmdRelais+0x9a>
     bd6:	62 b3       	in	r22, 0x12	; 18
     bd8:	2f 5f       	subi	r18, 0xFF	; 255
     bda:	3f 4f       	sbci	r19, 0xFF	; 255
     bdc:	41 e0       	ldi	r20, 0x01	; 1
     bde:	50 e0       	ldi	r21, 0x00	; 0
     be0:	fa 01       	movw	r30, r20
     be2:	02 c0       	rjmp	.+4      	; 0xbe8 <cmdRelais+0x8e>
     be4:	ee 0f       	add	r30, r30
     be6:	ff 1f       	adc	r31, r31
     be8:	2a 95       	dec	r18
     bea:	e2 f7       	brpl	.-8      	; 0xbe4 <cmdRelais+0x8a>
     bec:	9f 01       	movw	r18, r30
     bee:	26 2b       	or	r18, r22
     bf0:	22 bb       	out	0x12, r18	; 18
     bf2:	1d c0       	rjmp	.+58     	; 0xc2e <cmdRelais+0xd4>
     bf4:	65 b3       	in	r22, 0x15	; 21
     bf6:	25 50       	subi	r18, 0x05	; 5
     bf8:	31 09       	sbc	r19, r1
     bfa:	41 e0       	ldi	r20, 0x01	; 1
     bfc:	50 e0       	ldi	r21, 0x00	; 0
     bfe:	da 01       	movw	r26, r20
     c00:	02 c0       	rjmp	.+4      	; 0xc06 <cmdRelais+0xac>
     c02:	aa 0f       	add	r26, r26
     c04:	bb 1f       	adc	r27, r27
     c06:	2a 95       	dec	r18
     c08:	e2 f7       	brpl	.-8      	; 0xc02 <cmdRelais+0xa8>
     c0a:	9d 01       	movw	r18, r26
     c0c:	26 2b       	or	r18, r22
     c0e:	25 bb       	out	0x15, r18	; 21
     c10:	0e c0       	rjmp	.+28     	; 0xc2e <cmdRelais+0xd4>
     c12:	29 2f       	mov	r18, r25
     c14:	22 0f       	add	r18, r18
     c16:	22 0f       	add	r18, r18
     c18:	22 bb       	out	0x12, r18	; 18
     c1a:	29 2f       	mov	r18, r25
     c1c:	20 7c       	andi	r18, 0xC0	; 192
     c1e:	30 e0       	ldi	r19, 0x00	; 0
     c20:	32 95       	swap	r19
     c22:	22 95       	swap	r18
     c24:	2f 70       	andi	r18, 0x0F	; 15
     c26:	23 27       	eor	r18, r19
     c28:	3f 70       	andi	r19, 0x0F	; 15
     c2a:	23 27       	eor	r18, r19
     c2c:	25 bb       	out	0x15, r18	; 21
     c2e:	99 83       	std	Y+1, r25	; 0x01
     c30:	8a 83       	std	Y+2, r24	; 0x02
     c32:	fe 01       	movw	r30, r28
     c34:	31 96       	adiw	r30, 0x01	; 1
     c36:	7f 01       	movw	r14, r30
     c38:	02 e0       	ldi	r16, 0x02	; 2
     c3a:	20 e0       	ldi	r18, 0x00	; 0
     c3c:	40 e0       	ldi	r20, 0x00	; 0
     c3e:	65 e0       	ldi	r22, 0x05	; 5
     c40:	89 e4       	ldi	r24, 0x49	; 73
     c42:	96 e0       	ldi	r25, 0x06	; 6
     c44:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
     c48:	89 e4       	ldi	r24, 0x49	; 73
     c4a:	96 e0       	ldi	r25, 0x06	; 6
     c4c:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
     c50:	80 e0       	ldi	r24, 0x00	; 0
     c52:	0f 90       	pop	r0
     c54:	0f 90       	pop	r0
     c56:	df 91       	pop	r29
     c58:	cf 91       	pop	r28
     c5a:	0f 91       	pop	r16
     c5c:	ff 90       	pop	r15
     c5e:	ef 90       	pop	r14
     c60:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000c3a <cmdGetTemp>:
     c3a:	ef 92       	push	r14
     c3c:	ff 92       	push	r15
     c3e:	0f 93       	push	r16
     c40:	cf 93       	push	r28
     c42:	df 93       	push	r29
     c44:	00 d0       	rcall	.+0      	; 0xc46 <cmdGetTemp+0xc>
     c46:	00 d0       	rcall	.+0      	; 0xc48 <cmdGetTemp+0xe>
     c48:	00 d0       	rcall	.+0      	; 0xc4a <cmdGetTemp+0x10>
     c4a:	cd b7       	in	r28, 0x3d	; 61
     c4c:	de b7       	in	r29, 0x3e	; 62
     c4e:	a7 e6       	ldi	r26, 0x67	; 103
     c50:	b0 e0       	ldi	r27, 0x00	; 0
     c52:	12 96       	adiw	r26, 0x02	; 2
     c54:	8c 91       	ld	r24, X
     c56:	12 97       	sbiw	r26, 0x02	; 2
     c58:	89 83       	std	Y+1, r24	; 0x01
     c5a:	eb e6       	ldi	r30, 0x6B	; 107
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	82 81       	ldd	r24, Z+2	; 0x02
     c60:	8a 83       	std	Y+2, r24	; 0x02
     c62:	13 96       	adiw	r26, 0x03	; 3
     c64:	8c 91       	ld	r24, X
     c66:	13 97       	sbiw	r26, 0x03	; 3
     c68:	8b 83       	std	Y+3, r24	; 0x03
     c6a:	11 96       	adiw	r26, 0x01	; 1
     c6c:	8c 91       	ld	r24, X
     c6e:	8c 83       	std	Y+4, r24	; 0x04
     c70:	83 81       	ldd	r24, Z+3	; 0x03
     c72:	8d 83       	std	Y+5, r24	; 0x05
     c74:	81 81       	ldd	r24, Z+1	; 0x01
     c76:	8e 83       	std	Y+6, r24	; 0x06
     c78:	ce 01       	movw	r24, r28
     c7a:	01 96       	adiw	r24, 0x01	; 1
     c7c:	7c 01       	movw	r14, r24
     c7e:	06 e0       	ldi	r16, 0x06	; 6
     c80:	20 e0       	ldi	r18, 0x00	; 0
     c82:	45 e0       	ldi	r20, 0x05	; 5
     c84:	65 e0       	ldi	r22, 0x05	; 5
     c86:	89 e2       	ldi	r24, 0x29	; 41
     c88:	96 e0       	ldi	r25, 0x06	; 6
     c8a:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
     c8e:	89 e2       	ldi	r24, 0x29	; 41
     c90:	96 e0       	ldi	r25, 0x06	; 6
     c92:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
     c96:	80 e0       	ldi	r24, 0x00	; 0
     c98:	26 96       	adiw	r28, 0x06	; 6
     c9a:	0f b6       	in	r0, 0x3f	; 63
     c9c:	f8 94       	cli
     c9e:	de bf       	out	0x3e, r29	; 62
     ca0:	0f be       	out	0x3f, r0	; 63
     ca2:	cd bf       	out	0x3d, r28	; 61
     ca4:	df 91       	pop	r29
     ca6:	cf 91       	pop	r28
     ca8:	0f 91       	pop	r16
     caa:	ff 90       	pop	r15
     cac:	ef 90       	pop	r14
     cae:	08 95       	ret
||||||| .r36
00000c2a <cmdGetTemp>:
     c2a:	ef 92       	push	r14
     c2c:	ff 92       	push	r15
     c2e:	0f 93       	push	r16
     c30:	cf 93       	push	r28
     c32:	df 93       	push	r29
     c34:	00 d0       	rcall	.+0      	; 0xc36 <cmdGetTemp+0xc>
     c36:	00 d0       	rcall	.+0      	; 0xc38 <cmdGetTemp+0xe>
     c38:	00 d0       	rcall	.+0      	; 0xc3a <cmdGetTemp+0x10>
     c3a:	cd b7       	in	r28, 0x3d	; 61
     c3c:	de b7       	in	r29, 0x3e	; 62
     c3e:	a7 e6       	ldi	r26, 0x67	; 103
     c40:	b0 e0       	ldi	r27, 0x00	; 0
     c42:	12 96       	adiw	r26, 0x02	; 2
     c44:	8c 91       	ld	r24, X
     c46:	12 97       	sbiw	r26, 0x02	; 2
     c48:	89 83       	std	Y+1, r24	; 0x01
     c4a:	eb e6       	ldi	r30, 0x6B	; 107
     c4c:	f0 e0       	ldi	r31, 0x00	; 0
     c4e:	82 81       	ldd	r24, Z+2	; 0x02
     c50:	8a 83       	std	Y+2, r24	; 0x02
     c52:	13 96       	adiw	r26, 0x03	; 3
     c54:	8c 91       	ld	r24, X
     c56:	13 97       	sbiw	r26, 0x03	; 3
     c58:	8b 83       	std	Y+3, r24	; 0x03
     c5a:	11 96       	adiw	r26, 0x01	; 1
     c5c:	8c 91       	ld	r24, X
     c5e:	8c 83       	std	Y+4, r24	; 0x04
     c60:	83 81       	ldd	r24, Z+3	; 0x03
     c62:	8d 83       	std	Y+5, r24	; 0x05
     c64:	81 81       	ldd	r24, Z+1	; 0x01
     c66:	8e 83       	std	Y+6, r24	; 0x06
     c68:	ce 01       	movw	r24, r28
     c6a:	01 96       	adiw	r24, 0x01	; 1
     c6c:	7c 01       	movw	r14, r24
     c6e:	06 e0       	ldi	r16, 0x06	; 6
     c70:	20 e0       	ldi	r18, 0x00	; 0
     c72:	45 e0       	ldi	r20, 0x05	; 5
     c74:	65 e0       	ldi	r22, 0x05	; 5
     c76:	82 e2       	ldi	r24, 0x22	; 34
     c78:	96 e0       	ldi	r25, 0x06	; 6
     c7a:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
     c7e:	82 e2       	ldi	r24, 0x22	; 34
     c80:	96 e0       	ldi	r25, 0x06	; 6
     c82:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
     c86:	80 e0       	ldi	r24, 0x00	; 0
     c88:	26 96       	adiw	r28, 0x06	; 6
     c8a:	0f b6       	in	r0, 0x3f	; 63
     c8c:	f8 94       	cli
     c8e:	de bf       	out	0x3e, r29	; 62
     c90:	0f be       	out	0x3f, r0	; 63
     c92:	cd bf       	out	0x3d, r28	; 61
     c94:	df 91       	pop	r29
     c96:	cf 91       	pop	r28
     c98:	0f 91       	pop	r16
     c9a:	ff 90       	pop	r15
     c9c:	ef 90       	pop	r14
     c9e:	08 95       	ret
=======
00000c62 <cmdGetTemp>:
     c62:	ef 92       	push	r14
     c64:	ff 92       	push	r15
     c66:	0f 93       	push	r16
     c68:	cf 93       	push	r28
     c6a:	df 93       	push	r29
     c6c:	00 d0       	rcall	.+0      	; 0xc6e <cmdGetTemp+0xc>
     c6e:	00 d0       	rcall	.+0      	; 0xc70 <cmdGetTemp+0xe>
     c70:	00 d0       	rcall	.+0      	; 0xc72 <cmdGetTemp+0x10>
     c72:	cd b7       	in	r28, 0x3d	; 61
     c74:	de b7       	in	r29, 0x3e	; 62
     c76:	a7 e6       	ldi	r26, 0x67	; 103
     c78:	b0 e0       	ldi	r27, 0x00	; 0
     c7a:	12 96       	adiw	r26, 0x02	; 2
     c7c:	8c 91       	ld	r24, X
     c7e:	12 97       	sbiw	r26, 0x02	; 2
     c80:	89 83       	std	Y+1, r24	; 0x01
     c82:	eb e6       	ldi	r30, 0x6B	; 107
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	82 81       	ldd	r24, Z+2	; 0x02
     c88:	8a 83       	std	Y+2, r24	; 0x02
     c8a:	13 96       	adiw	r26, 0x03	; 3
     c8c:	8c 91       	ld	r24, X
     c8e:	13 97       	sbiw	r26, 0x03	; 3
     c90:	8b 83       	std	Y+3, r24	; 0x03
     c92:	11 96       	adiw	r26, 0x01	; 1
     c94:	8c 91       	ld	r24, X
     c96:	8c 83       	std	Y+4, r24	; 0x04
     c98:	83 81       	ldd	r24, Z+3	; 0x03
     c9a:	8d 83       	std	Y+5, r24	; 0x05
     c9c:	81 81       	ldd	r24, Z+1	; 0x01
     c9e:	8e 83       	std	Y+6, r24	; 0x06
     ca0:	ce 01       	movw	r24, r28
     ca2:	01 96       	adiw	r24, 0x01	; 1
     ca4:	7c 01       	movw	r14, r24
     ca6:	06 e0       	ldi	r16, 0x06	; 6
     ca8:	20 e0       	ldi	r18, 0x00	; 0
     caa:	45 e0       	ldi	r20, 0x05	; 5
     cac:	66 e0       	ldi	r22, 0x06	; 6
     cae:	89 e4       	ldi	r24, 0x49	; 73
     cb0:	96 e0       	ldi	r25, 0x06	; 6
     cb2:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
     cb6:	89 e4       	ldi	r24, 0x49	; 73
     cb8:	96 e0       	ldi	r25, 0x06	; 6
     cba:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
     cbe:	80 e0       	ldi	r24, 0x00	; 0
     cc0:	26 96       	adiw	r28, 0x06	; 6
     cc2:	0f b6       	in	r0, 0x3f	; 63
     cc4:	f8 94       	cli
     cc6:	de bf       	out	0x3e, r29	; 62
     cc8:	0f be       	out	0x3f, r0	; 63
     cca:	cd bf       	out	0x3d, r28	; 61
     ccc:	df 91       	pop	r29
     cce:	cf 91       	pop	r28
     cd0:	0f 91       	pop	r16
     cd2:	ff 90       	pop	r15
     cd4:	ef 90       	pop	r14
     cd6:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000cb0 <cmdGetState>:
     cb0:	ef 92       	push	r14
     cb2:	ff 92       	push	r15
     cb4:	0f 93       	push	r16
     cb6:	cf 93       	push	r28
     cb8:	df 93       	push	r29
     cba:	00 d0       	rcall	.+0      	; 0xcbc <cmdGetState+0xc>
     cbc:	00 d0       	rcall	.+0      	; 0xcbe <cmdGetState+0xe>
     cbe:	00 d0       	rcall	.+0      	; 0xcc0 <cmdGetState+0x10>
     cc0:	cd b7       	in	r28, 0x3d	; 61
     cc2:	de b7       	in	r29, 0x3e	; 62
     cc4:	e1 e1       	ldi	r30, 0x11	; 17
     cc6:	f6 e0       	ldi	r31, 0x06	; 6
     cc8:	85 81       	ldd	r24, Z+5	; 0x05
     cca:	96 81       	ldd	r25, Z+6	; 0x06
     ccc:	89 83       	std	Y+1, r24	; 0x01
     cce:	85 81       	ldd	r24, Z+5	; 0x05
     cd0:	96 81       	ldd	r25, Z+6	; 0x06
     cd2:	9a 83       	std	Y+2, r25	; 0x02
     cd4:	87 81       	ldd	r24, Z+7	; 0x07
     cd6:	90 85       	ldd	r25, Z+8	; 0x08
     cd8:	8b 83       	std	Y+3, r24	; 0x03
     cda:	87 81       	ldd	r24, Z+7	; 0x07
     cdc:	90 85       	ldd	r25, Z+8	; 0x08
     cde:	9c 83       	std	Y+4, r25	; 0x04
     ce0:	81 85       	ldd	r24, Z+9	; 0x09
     ce2:	92 85       	ldd	r25, Z+10	; 0x0a
     ce4:	8d 83       	std	Y+5, r24	; 0x05
     ce6:	81 85       	ldd	r24, Z+9	; 0x09
     ce8:	92 85       	ldd	r25, Z+10	; 0x0a
     cea:	9e 83       	std	Y+6, r25	; 0x06
     cec:	ce 01       	movw	r24, r28
     cee:	01 96       	adiw	r24, 0x01	; 1
     cf0:	7c 01       	movw	r14, r24
     cf2:	06 e0       	ldi	r16, 0x06	; 6
     cf4:	20 e0       	ldi	r18, 0x00	; 0
     cf6:	40 e0       	ldi	r20, 0x00	; 0
     cf8:	66 e0       	ldi	r22, 0x06	; 6
     cfa:	89 e2       	ldi	r24, 0x29	; 41
     cfc:	96 e0       	ldi	r25, 0x06	; 6
     cfe:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
     d02:	89 e2       	ldi	r24, 0x29	; 41
     d04:	96 e0       	ldi	r25, 0x06	; 6
     d06:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
     d0a:	80 e0       	ldi	r24, 0x00	; 0
     d0c:	26 96       	adiw	r28, 0x06	; 6
     d0e:	0f b6       	in	r0, 0x3f	; 63
     d10:	f8 94       	cli
     d12:	de bf       	out	0x3e, r29	; 62
     d14:	0f be       	out	0x3f, r0	; 63
     d16:	cd bf       	out	0x3d, r28	; 61
     d18:	df 91       	pop	r29
     d1a:	cf 91       	pop	r28
     d1c:	0f 91       	pop	r16
     d1e:	ff 90       	pop	r15
     d20:	ef 90       	pop	r14
     d22:	08 95       	ret
||||||| .r36
00000ca0 <cmdGetState>:
     ca0:	ef 92       	push	r14
     ca2:	ff 92       	push	r15
     ca4:	0f 93       	push	r16
     ca6:	cf 93       	push	r28
     ca8:	df 93       	push	r29
     caa:	00 d0       	rcall	.+0      	; 0xcac <cmdGetState+0xc>
     cac:	00 d0       	rcall	.+0      	; 0xcae <cmdGetState+0xe>
     cae:	00 d0       	rcall	.+0      	; 0xcb0 <cmdGetState+0x10>
     cb0:	cd b7       	in	r28, 0x3d	; 61
     cb2:	de b7       	in	r29, 0x3e	; 62
     cb4:	ea e0       	ldi	r30, 0x0A	; 10
     cb6:	f6 e0       	ldi	r31, 0x06	; 6
     cb8:	85 81       	ldd	r24, Z+5	; 0x05
     cba:	96 81       	ldd	r25, Z+6	; 0x06
     cbc:	89 83       	std	Y+1, r24	; 0x01
     cbe:	85 81       	ldd	r24, Z+5	; 0x05
     cc0:	96 81       	ldd	r25, Z+6	; 0x06
     cc2:	9a 83       	std	Y+2, r25	; 0x02
     cc4:	87 81       	ldd	r24, Z+7	; 0x07
     cc6:	90 85       	ldd	r25, Z+8	; 0x08
     cc8:	8b 83       	std	Y+3, r24	; 0x03
     cca:	87 81       	ldd	r24, Z+7	; 0x07
     ccc:	90 85       	ldd	r25, Z+8	; 0x08
     cce:	9c 83       	std	Y+4, r25	; 0x04
     cd0:	81 85       	ldd	r24, Z+9	; 0x09
     cd2:	92 85       	ldd	r25, Z+10	; 0x0a
     cd4:	8d 83       	std	Y+5, r24	; 0x05
     cd6:	81 85       	ldd	r24, Z+9	; 0x09
     cd8:	92 85       	ldd	r25, Z+10	; 0x0a
     cda:	9e 83       	std	Y+6, r25	; 0x06
     cdc:	ce 01       	movw	r24, r28
     cde:	01 96       	adiw	r24, 0x01	; 1
     ce0:	7c 01       	movw	r14, r24
     ce2:	06 e0       	ldi	r16, 0x06	; 6
     ce4:	20 e0       	ldi	r18, 0x00	; 0
     ce6:	40 e0       	ldi	r20, 0x00	; 0
     ce8:	66 e0       	ldi	r22, 0x06	; 6
     cea:	82 e2       	ldi	r24, 0x22	; 34
     cec:	96 e0       	ldi	r25, 0x06	; 6
     cee:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
     cf2:	82 e2       	ldi	r24, 0x22	; 34
     cf4:	96 e0       	ldi	r25, 0x06	; 6
     cf6:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
     cfa:	80 e0       	ldi	r24, 0x00	; 0
     cfc:	26 96       	adiw	r28, 0x06	; 6
     cfe:	0f b6       	in	r0, 0x3f	; 63
     d00:	f8 94       	cli
     d02:	de bf       	out	0x3e, r29	; 62
     d04:	0f be       	out	0x3f, r0	; 63
     d06:	cd bf       	out	0x3d, r28	; 61
     d08:	df 91       	pop	r29
     d0a:	cf 91       	pop	r28
     d0c:	0f 91       	pop	r16
     d0e:	ff 90       	pop	r15
     d10:	ef 90       	pop	r14
     d12:	08 95       	ret
=======
00000cd8 <cmdGetState>:
     cd8:	ef 92       	push	r14
     cda:	ff 92       	push	r15
     cdc:	0f 93       	push	r16
     cde:	cf 93       	push	r28
     ce0:	df 93       	push	r29
     ce2:	00 d0       	rcall	.+0      	; 0xce4 <cmdGetState+0xc>
     ce4:	00 d0       	rcall	.+0      	; 0xce6 <cmdGetState+0xe>
     ce6:	00 d0       	rcall	.+0      	; 0xce8 <cmdGetState+0x10>
     ce8:	cd b7       	in	r28, 0x3d	; 61
     cea:	de b7       	in	r29, 0x3e	; 62
     cec:	e1 e3       	ldi	r30, 0x31	; 49
     cee:	f6 e0       	ldi	r31, 0x06	; 6
     cf0:	85 81       	ldd	r24, Z+5	; 0x05
     cf2:	96 81       	ldd	r25, Z+6	; 0x06
     cf4:	89 83       	std	Y+1, r24	; 0x01
     cf6:	85 81       	ldd	r24, Z+5	; 0x05
     cf8:	96 81       	ldd	r25, Z+6	; 0x06
     cfa:	9a 83       	std	Y+2, r25	; 0x02
     cfc:	87 81       	ldd	r24, Z+7	; 0x07
     cfe:	90 85       	ldd	r25, Z+8	; 0x08
     d00:	8b 83       	std	Y+3, r24	; 0x03
     d02:	87 81       	ldd	r24, Z+7	; 0x07
     d04:	90 85       	ldd	r25, Z+8	; 0x08
     d06:	9c 83       	std	Y+4, r25	; 0x04
     d08:	81 85       	ldd	r24, Z+9	; 0x09
     d0a:	92 85       	ldd	r25, Z+10	; 0x0a
     d0c:	8d 83       	std	Y+5, r24	; 0x05
     d0e:	81 85       	ldd	r24, Z+9	; 0x09
     d10:	92 85       	ldd	r25, Z+10	; 0x0a
     d12:	9e 83       	std	Y+6, r25	; 0x06
     d14:	ce 01       	movw	r24, r28
     d16:	01 96       	adiw	r24, 0x01	; 1
     d18:	7c 01       	movw	r14, r24
     d1a:	06 e0       	ldi	r16, 0x06	; 6
     d1c:	20 e0       	ldi	r18, 0x00	; 0
     d1e:	40 e0       	ldi	r20, 0x00	; 0
     d20:	67 e0       	ldi	r22, 0x07	; 7
     d22:	89 e4       	ldi	r24, 0x49	; 73
     d24:	96 e0       	ldi	r25, 0x06	; 6
     d26:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
     d2a:	89 e4       	ldi	r24, 0x49	; 73
     d2c:	96 e0       	ldi	r25, 0x06	; 6
     d2e:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
     d32:	80 e0       	ldi	r24, 0x00	; 0
     d34:	26 96       	adiw	r28, 0x06	; 6
     d36:	0f b6       	in	r0, 0x3f	; 63
     d38:	f8 94       	cli
     d3a:	de bf       	out	0x3e, r29	; 62
     d3c:	0f be       	out	0x3f, r0	; 63
     d3e:	cd bf       	out	0x3d, r28	; 61
     d40:	df 91       	pop	r29
     d42:	cf 91       	pop	r28
     d44:	0f 91       	pop	r16
     d46:	ff 90       	pop	r15
     d48:	ef 90       	pop	r14
     d4a:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000d24 <cmdSetDisplay>:
     d24:	ef 92       	push	r14
     d26:	ff 92       	push	r15
     d28:	0f 93       	push	r16
     d2a:	cf 93       	push	r28
     d2c:	df 93       	push	r29
     d2e:	ec 01       	movw	r28, r24
     d30:	82 e8       	ldi	r24, 0x82	; 130
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <selectFont>
     d38:	e0 e6       	ldi	r30, 0x60	; 96
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	24 e6       	ldi	r18, 0x64	; 100
     d3e:	30 e0       	ldi	r19, 0x00	; 0
     d40:	ac 81       	ldd	r26, Y+4	; 0x04
     d42:	bd 81       	ldd	r27, Y+5	; 0x05
     d44:	cd 01       	movw	r24, r26
     d46:	01 96       	adiw	r24, 0x01	; 1
     d48:	9d 83       	std	Y+5, r25	; 0x05
     d4a:	8c 83       	std	Y+4, r24	; 0x04
     d4c:	8c 91       	ld	r24, X
     d4e:	80 5d       	subi	r24, 0xD0	; 208
     d50:	81 93       	st	Z+, r24
     d52:	e2 17       	cp	r30, r18
     d54:	f3 07       	cpc	r31, r19
     d56:	a1 f7       	brne	.-24     	; 0xd40 <cmdSetDisplay+0x1c>
     d58:	e1 2c       	mov	r14, r1
     d5a:	f1 2c       	mov	r15, r1
     d5c:	00 e0       	ldi	r16, 0x00	; 0
     d5e:	20 e0       	ldi	r18, 0x00	; 0
     d60:	40 e0       	ldi	r20, 0x00	; 0
     d62:	61 e0       	ldi	r22, 0x01	; 1
     d64:	89 e2       	ldi	r24, 0x29	; 41
     d66:	96 e0       	ldi	r25, 0x06	; 6
     d68:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
     d6c:	89 e2       	ldi	r24, 0x29	; 41
     d6e:	96 e0       	ldi	r25, 0x06	; 6
     d70:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
     d74:	80 e0       	ldi	r24, 0x00	; 0
     d76:	df 91       	pop	r29
     d78:	cf 91       	pop	r28
     d7a:	0f 91       	pop	r16
     d7c:	ff 90       	pop	r15
     d7e:	ef 90       	pop	r14
     d80:	08 95       	ret
||||||| .r36
00000d14 <cmdSetDisplay>:
     d14:	ef 92       	push	r14
     d16:	ff 92       	push	r15
     d18:	0f 93       	push	r16
     d1a:	cf 93       	push	r28
     d1c:	df 93       	push	r29
     d1e:	ec 01       	movw	r28, r24
     d20:	82 e8       	ldi	r24, 0x82	; 130
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <selectFont>
     d28:	e0 e6       	ldi	r30, 0x60	; 96
     d2a:	f0 e0       	ldi	r31, 0x00	; 0
     d2c:	24 e6       	ldi	r18, 0x64	; 100
     d2e:	30 e0       	ldi	r19, 0x00	; 0
     d30:	af 81       	ldd	r26, Y+7	; 0x07
     d32:	b8 85       	ldd	r27, Y+8	; 0x08
     d34:	cd 01       	movw	r24, r26
     d36:	01 96       	adiw	r24, 0x01	; 1
     d38:	98 87       	std	Y+8, r25	; 0x08
     d3a:	8f 83       	std	Y+7, r24	; 0x07
     d3c:	8c 91       	ld	r24, X
     d3e:	80 5d       	subi	r24, 0xD0	; 208
     d40:	81 93       	st	Z+, r24
     d42:	e2 17       	cp	r30, r18
     d44:	f3 07       	cpc	r31, r19
     d46:	a1 f7       	brne	.-24     	; 0xd30 <cmdSetDisplay+0x1c>
     d48:	e1 2c       	mov	r14, r1
     d4a:	f1 2c       	mov	r15, r1
     d4c:	00 e0       	ldi	r16, 0x00	; 0
     d4e:	20 e0       	ldi	r18, 0x00	; 0
     d50:	40 e0       	ldi	r20, 0x00	; 0
     d52:	61 e0       	ldi	r22, 0x01	; 1
     d54:	82 e2       	ldi	r24, 0x22	; 34
     d56:	96 e0       	ldi	r25, 0x06	; 6
     d58:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
     d5c:	82 e2       	ldi	r24, 0x22	; 34
     d5e:	96 e0       	ldi	r25, 0x06	; 6
     d60:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
     d64:	80 e0       	ldi	r24, 0x00	; 0
     d66:	df 91       	pop	r29
     d68:	cf 91       	pop	r28
     d6a:	0f 91       	pop	r16
     d6c:	ff 90       	pop	r15
     d6e:	ef 90       	pop	r14
     d70:	08 95       	ret
=======
00000d4c <cmdGetVersion>:
     d4c:	ef 92       	push	r14
     d4e:	ff 92       	push	r15
     d50:	0f 93       	push	r16
     d52:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <buildVer>
     d56:	7c 01       	movw	r14, r24
     d58:	01 e1       	ldi	r16, 0x11	; 17
     d5a:	20 e0       	ldi	r18, 0x00	; 0
     d5c:	44 e0       	ldi	r20, 0x04	; 4
     d5e:	61 e0       	ldi	r22, 0x01	; 1
     d60:	89 e4       	ldi	r24, 0x49	; 73
     d62:	96 e0       	ldi	r25, 0x06	; 6
     d64:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
     d68:	89 e4       	ldi	r24, 0x49	; 73
     d6a:	96 e0       	ldi	r25, 0x06	; 6
     d6c:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
     d70:	80 e0       	ldi	r24, 0x00	; 0
     d72:	0f 91       	pop	r16
     d74:	ff 90       	pop	r15
     d76:	ef 90       	pop	r14
     d78:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000d82 <cmdSetTime>:
     d82:	ef 92       	push	r14
     d84:	ff 92       	push	r15
     d86:	0f 93       	push	r16
     d88:	fc 01       	movw	r30, r24
     d8a:	20 81       	ld	r18, Z
     d8c:	23 30       	cpi	r18, 0x03	; 3
     d8e:	19 f5       	brne	.+70     	; 0xdd6 <cmdSetTime+0x54>
     d90:	a4 81       	ldd	r26, Z+4	; 0x04
     d92:	b5 81       	ldd	r27, Z+5	; 0x05
     d94:	cd 01       	movw	r24, r26
     d96:	01 96       	adiw	r24, 0x01	; 1
     d98:	95 83       	std	Z+5, r25	; 0x05
     d9a:	84 83       	std	Z+4, r24	; 0x04
     d9c:	8c 91       	ld	r24, X
     d9e:	9d 01       	movw	r18, r26
     da0:	2e 5f       	subi	r18, 0xFE	; 254
     da2:	3f 4f       	sbci	r19, 0xFF	; 255
     da4:	35 83       	std	Z+5, r19	; 0x05
     da6:	24 83       	std	Z+4, r18	; 0x04
     da8:	12 96       	adiw	r26, 0x02	; 2
     daa:	4c 91       	ld	r20, X
     dac:	12 97       	sbiw	r26, 0x02	; 2
     dae:	11 96       	adiw	r26, 0x01	; 1
     db0:	6c 91       	ld	r22, X
     db2:	0e 94 64 03 	call	0x6c8	; 0x6c8 <rtcSetTime>
     db6:	e1 2c       	mov	r14, r1
     db8:	f1 2c       	mov	r15, r1
     dba:	00 e0       	ldi	r16, 0x00	; 0
     dbc:	20 e0       	ldi	r18, 0x00	; 0
     dbe:	40 e0       	ldi	r20, 0x00	; 0
     dc0:	62 e0       	ldi	r22, 0x02	; 2
     dc2:	89 e2       	ldi	r24, 0x29	; 41
     dc4:	96 e0       	ldi	r25, 0x06	; 6
     dc6:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
     dca:	89 e2       	ldi	r24, 0x29	; 41
     dcc:	96 e0       	ldi	r25, 0x06	; 6
     dce:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
     dd2:	80 e0       	ldi	r24, 0x00	; 0
     dd4:	01 c0       	rjmp	.+2      	; 0xdd8 <cmdSetTime+0x56>
     dd6:	81 e0       	ldi	r24, 0x01	; 1
     dd8:	0f 91       	pop	r16
     dda:	ff 90       	pop	r15
     ddc:	ef 90       	pop	r14
     dde:	08 95       	ret
||||||| .r36
00000d72 <cmdSetTime>:
     d72:	ef 92       	push	r14
     d74:	ff 92       	push	r15
     d76:	0f 93       	push	r16
     d78:	fc 01       	movw	r30, r24
     d7a:	21 81       	ldd	r18, Z+1	; 0x01
     d7c:	23 30       	cpi	r18, 0x03	; 3
     d7e:	19 f5       	brne	.+70     	; 0xdc6 <cmdSetTime+0x54>
     d80:	a7 81       	ldd	r26, Z+7	; 0x07
     d82:	b0 85       	ldd	r27, Z+8	; 0x08
     d84:	cd 01       	movw	r24, r26
     d86:	01 96       	adiw	r24, 0x01	; 1
     d88:	90 87       	std	Z+8, r25	; 0x08
     d8a:	87 83       	std	Z+7, r24	; 0x07
     d8c:	8c 91       	ld	r24, X
     d8e:	9d 01       	movw	r18, r26
     d90:	2e 5f       	subi	r18, 0xFE	; 254
     d92:	3f 4f       	sbci	r19, 0xFF	; 255
     d94:	30 87       	std	Z+8, r19	; 0x08
     d96:	27 83       	std	Z+7, r18	; 0x07
     d98:	12 96       	adiw	r26, 0x02	; 2
     d9a:	4c 91       	ld	r20, X
     d9c:	12 97       	sbiw	r26, 0x02	; 2
     d9e:	11 96       	adiw	r26, 0x01	; 1
     da0:	6c 91       	ld	r22, X
     da2:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <rtcSetTime>
     da6:	e1 2c       	mov	r14, r1
     da8:	f1 2c       	mov	r15, r1
     daa:	00 e0       	ldi	r16, 0x00	; 0
     dac:	20 e0       	ldi	r18, 0x00	; 0
     dae:	40 e0       	ldi	r20, 0x00	; 0
     db0:	62 e0       	ldi	r22, 0x02	; 2
     db2:	82 e2       	ldi	r24, 0x22	; 34
     db4:	96 e0       	ldi	r25, 0x06	; 6
     db6:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
     dba:	82 e2       	ldi	r24, 0x22	; 34
     dbc:	96 e0       	ldi	r25, 0x06	; 6
     dbe:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
     dc2:	80 e0       	ldi	r24, 0x00	; 0
     dc4:	01 c0       	rjmp	.+2      	; 0xdc8 <cmdSetTime+0x56>
     dc6:	81 e0       	ldi	r24, 0x01	; 1
     dc8:	0f 91       	pop	r16
     dca:	ff 90       	pop	r15
     dcc:	ef 90       	pop	r14
     dce:	08 95       	ret
=======
00000d7a <cmdDisplay>:
     d7a:	ef 92       	push	r14
     d7c:	ff 92       	push	r15
     d7e:	0f 93       	push	r16
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	ec 01       	movw	r28, r24
     d86:	86 e9       	ldi	r24, 0x96	; 150
     d88:	90 e0       	ldi	r25, 0x00	; 0
     d8a:	0e 94 0d 02 	call	0x41a	; 0x41a <selectFont>
     d8e:	ef 81       	ldd	r30, Y+7	; 0x07
     d90:	f8 85       	ldd	r31, Y+8	; 0x08
     d92:	cf 01       	movw	r24, r30
     d94:	01 96       	adiw	r24, 0x01	; 1
     d96:	98 87       	std	Y+8, r25	; 0x08
     d98:	8f 83       	std	Y+7, r24	; 0x07
     d9a:	80 81       	ld	r24, Z
     d9c:	88 23       	and	r24, r24
     d9e:	19 f0       	breq	.+6      	; 0xda6 <cmdDisplay+0x2c>
     da0:	81 30       	cpi	r24, 0x01	; 1
     da2:	c9 f0       	breq	.+50     	; 0xdd6 <cmdDisplay+0x5c>
     da4:	31 c0       	rjmp	.+98     	; 0xe08 <cmdDisplay+0x8e>
     da6:	82 e8       	ldi	r24, 0x82	; 130
     da8:	90 e0       	ldi	r25, 0x00	; 0
     daa:	0e 94 0d 02 	call	0x41a	; 0x41a <selectFont>
     dae:	80 e3       	ldi	r24, 0x30	; 48
     db0:	e0 e6       	ldi	r30, 0x60	; 96
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 83       	st	Z, r24
     db6:	81 83       	std	Z+1, r24	; 0x01
     db8:	82 83       	std	Z+2, r24	; 0x02
     dba:	83 83       	std	Z+3, r24	; 0x03
     dbc:	2f ef       	ldi	r18, 0xFF	; 255
     dbe:	39 e6       	ldi	r19, 0x69	; 105
     dc0:	98 e1       	ldi	r25, 0x18	; 24
     dc2:	21 50       	subi	r18, 0x01	; 1
     dc4:	30 40       	sbci	r19, 0x00	; 0
     dc6:	90 40       	sbci	r25, 0x00	; 0
     dc8:	e1 f7       	brne	.-8      	; 0xdc2 <cmdDisplay+0x48>
     dca:	00 c0       	rjmp	.+0      	; 0xdcc <cmdDisplay+0x52>
     dcc:	00 00       	nop
     dce:	8f 5f       	subi	r24, 0xFF	; 255
     dd0:	87 33       	cpi	r24, 0x37	; 55
     dd2:	81 f7       	brne	.-32     	; 0xdb4 <cmdDisplay+0x3a>
     dd4:	19 c0       	rjmp	.+50     	; 0xe08 <cmdDisplay+0x8e>
     dd6:	e0 e6       	ldi	r30, 0x60	; 96
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	24 e6       	ldi	r18, 0x64	; 100
     ddc:	30 e0       	ldi	r19, 0x00	; 0
     dde:	af 81       	ldd	r26, Y+7	; 0x07
     de0:	b8 85       	ldd	r27, Y+8	; 0x08
     de2:	cd 01       	movw	r24, r26
     de4:	01 96       	adiw	r24, 0x01	; 1
     de6:	98 87       	std	Y+8, r25	; 0x08
     de8:	8f 83       	std	Y+7, r24	; 0x07
     dea:	8c 91       	ld	r24, X
     dec:	80 5d       	subi	r24, 0xD0	; 208
     dee:	81 93       	st	Z+, r24
     df0:	2e 17       	cp	r18, r30
     df2:	3f 07       	cpc	r19, r31
     df4:	a1 f7       	brne	.-24     	; 0xdde <cmdDisplay+0x64>
     df6:	2f ef       	ldi	r18, 0xFF	; 255
     df8:	3d e3       	ldi	r19, 0x3D	; 61
     dfa:	89 e4       	ldi	r24, 0x49	; 73
     dfc:	21 50       	subi	r18, 0x01	; 1
     dfe:	30 40       	sbci	r19, 0x00	; 0
     e00:	80 40       	sbci	r24, 0x00	; 0
     e02:	e1 f7       	brne	.-8      	; 0xdfc <cmdDisplay+0x82>
     e04:	00 c0       	rjmp	.+0      	; 0xe06 <cmdDisplay+0x8c>
     e06:	00 00       	nop
     e08:	e1 2c       	mov	r14, r1
     e0a:	f1 2c       	mov	r15, r1
     e0c:	00 e0       	ldi	r16, 0x00	; 0
     e0e:	20 e0       	ldi	r18, 0x00	; 0
     e10:	40 e0       	ldi	r20, 0x00	; 0
     e12:	62 e0       	ldi	r22, 0x02	; 2
     e14:	89 e4       	ldi	r24, 0x49	; 73
     e16:	96 e0       	ldi	r25, 0x06	; 6
     e18:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
     e1c:	89 e4       	ldi	r24, 0x49	; 73
     e1e:	96 e0       	ldi	r25, 0x06	; 6
     e20:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
     e24:	80 e0       	ldi	r24, 0x00	; 0
     e26:	df 91       	pop	r29
     e28:	cf 91       	pop	r28
     e2a:	0f 91       	pop	r16
     e2c:	ff 90       	pop	r15
     e2e:	ef 90       	pop	r14
     e30:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000de0 <cmdReadRtc>:
     de0:	ef 92       	push	r14
     de2:	ff 92       	push	r15
     de4:	0f 93       	push	r16
     de6:	1f 93       	push	r17
     de8:	cf 93       	push	r28
     dea:	df 93       	push	r29
     dec:	00 d0       	rcall	.+0      	; 0xdee <cmdReadRtc+0xe>
     dee:	00 d0       	rcall	.+0      	; 0xdf0 <cmdReadRtc+0x10>
     df0:	00 d0       	rcall	.+0      	; 0xdf2 <cmdReadRtc+0x12>
     df2:	cd b7       	in	r28, 0x3d	; 61
     df4:	de b7       	in	r29, 0x3e	; 62
     df6:	0c e1       	ldi	r16, 0x1C	; 28
     df8:	16 e0       	ldi	r17, 0x06	; 6
     dfa:	f8 01       	movw	r30, r16
     dfc:	82 81       	ldd	r24, Z+2	; 0x02
     dfe:	0e 94 46 03 	call	0x68c	; 0x68c <rtcBcdToDec>
     e02:	89 83       	std	Y+1, r24	; 0x01
     e04:	f8 01       	movw	r30, r16
     e06:	81 81       	ldd	r24, Z+1	; 0x01
     e08:	0e 94 46 03 	call	0x68c	; 0x68c <rtcBcdToDec>
     e0c:	8a 83       	std	Y+2, r24	; 0x02
     e0e:	f8 01       	movw	r30, r16
     e10:	80 81       	ld	r24, Z
     e12:	0e 94 46 03 	call	0x68c	; 0x68c <rtcBcdToDec>
     e16:	8b 83       	std	Y+3, r24	; 0x03
     e18:	f8 01       	movw	r30, r16
     e1a:	84 81       	ldd	r24, Z+4	; 0x04
     e1c:	0e 94 46 03 	call	0x68c	; 0x68c <rtcBcdToDec>
     e20:	8c 83       	std	Y+4, r24	; 0x04
     e22:	f8 01       	movw	r30, r16
     e24:	83 81       	ldd	r24, Z+3	; 0x03
     e26:	0e 94 46 03 	call	0x68c	; 0x68c <rtcBcdToDec>
     e2a:	8d 83       	std	Y+5, r24	; 0x05
     e2c:	f8 01       	movw	r30, r16
     e2e:	86 81       	ldd	r24, Z+6	; 0x06
     e30:	0e 94 46 03 	call	0x68c	; 0x68c <rtcBcdToDec>
     e34:	8e 83       	std	Y+6, r24	; 0x06
     e36:	ce 01       	movw	r24, r28
     e38:	01 96       	adiw	r24, 0x01	; 1
     e3a:	7c 01       	movw	r14, r24
     e3c:	06 e0       	ldi	r16, 0x06	; 6
     e3e:	20 e0       	ldi	r18, 0x00	; 0
     e40:	40 e0       	ldi	r20, 0x00	; 0
     e42:	62 e0       	ldi	r22, 0x02	; 2
     e44:	89 e2       	ldi	r24, 0x29	; 41
     e46:	96 e0       	ldi	r25, 0x06	; 6
     e48:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
     e4c:	89 e2       	ldi	r24, 0x29	; 41
     e4e:	96 e0       	ldi	r25, 0x06	; 6
     e50:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	26 96       	adiw	r28, 0x06	; 6
     e58:	0f b6       	in	r0, 0x3f	; 63
     e5a:	f8 94       	cli
     e5c:	de bf       	out	0x3e, r29	; 62
     e5e:	0f be       	out	0x3f, r0	; 63
     e60:	cd bf       	out	0x3d, r28	; 61
     e62:	df 91       	pop	r29
     e64:	cf 91       	pop	r28
     e66:	1f 91       	pop	r17
     e68:	0f 91       	pop	r16
     e6a:	ff 90       	pop	r15
     e6c:	ef 90       	pop	r14
     e6e:	08 95       	ret
||||||| .r36
00000dd0 <cmdReadRtc>:
     dd0:	ef 92       	push	r14
     dd2:	ff 92       	push	r15
     dd4:	0f 93       	push	r16
     dd6:	1f 93       	push	r17
     dd8:	cf 93       	push	r28
     dda:	df 93       	push	r29
     ddc:	00 d0       	rcall	.+0      	; 0xdde <cmdReadRtc+0xe>
     dde:	00 d0       	rcall	.+0      	; 0xde0 <cmdReadRtc+0x10>
     de0:	00 d0       	rcall	.+0      	; 0xde2 <cmdReadRtc+0x12>
     de2:	cd b7       	in	r28, 0x3d	; 61
     de4:	de b7       	in	r29, 0x3e	; 62
     de6:	05 e1       	ldi	r16, 0x15	; 21
     de8:	16 e0       	ldi	r17, 0x06	; 6
     dea:	f8 01       	movw	r30, r16
     dec:	82 81       	ldd	r24, Z+2	; 0x02
     dee:	0e 94 3e 03 	call	0x67c	; 0x67c <rtcBcdToDec>
     df2:	89 83       	std	Y+1, r24	; 0x01
     df4:	f8 01       	movw	r30, r16
     df6:	81 81       	ldd	r24, Z+1	; 0x01
     df8:	0e 94 3e 03 	call	0x67c	; 0x67c <rtcBcdToDec>
     dfc:	8a 83       	std	Y+2, r24	; 0x02
     dfe:	f8 01       	movw	r30, r16
     e00:	80 81       	ld	r24, Z
     e02:	0e 94 3e 03 	call	0x67c	; 0x67c <rtcBcdToDec>
     e06:	8b 83       	std	Y+3, r24	; 0x03
     e08:	f8 01       	movw	r30, r16
     e0a:	84 81       	ldd	r24, Z+4	; 0x04
     e0c:	0e 94 3e 03 	call	0x67c	; 0x67c <rtcBcdToDec>
     e10:	8c 83       	std	Y+4, r24	; 0x04
     e12:	f8 01       	movw	r30, r16
     e14:	83 81       	ldd	r24, Z+3	; 0x03
     e16:	0e 94 3e 03 	call	0x67c	; 0x67c <rtcBcdToDec>
     e1a:	8d 83       	std	Y+5, r24	; 0x05
     e1c:	f8 01       	movw	r30, r16
     e1e:	86 81       	ldd	r24, Z+6	; 0x06
     e20:	0e 94 3e 03 	call	0x67c	; 0x67c <rtcBcdToDec>
     e24:	8e 83       	std	Y+6, r24	; 0x06
     e26:	ce 01       	movw	r24, r28
     e28:	01 96       	adiw	r24, 0x01	; 1
     e2a:	7c 01       	movw	r14, r24
     e2c:	06 e0       	ldi	r16, 0x06	; 6
     e2e:	20 e0       	ldi	r18, 0x00	; 0
     e30:	40 e0       	ldi	r20, 0x00	; 0
     e32:	62 e0       	ldi	r22, 0x02	; 2
     e34:	82 e2       	ldi	r24, 0x22	; 34
     e36:	96 e0       	ldi	r25, 0x06	; 6
     e38:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
     e3c:	82 e2       	ldi	r24, 0x22	; 34
     e3e:	96 e0       	ldi	r25, 0x06	; 6
     e40:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
     e44:	80 e0       	ldi	r24, 0x00	; 0
     e46:	26 96       	adiw	r28, 0x06	; 6
     e48:	0f b6       	in	r0, 0x3f	; 63
     e4a:	f8 94       	cli
     e4c:	de bf       	out	0x3e, r29	; 62
     e4e:	0f be       	out	0x3f, r0	; 63
     e50:	cd bf       	out	0x3d, r28	; 61
     e52:	df 91       	pop	r29
     e54:	cf 91       	pop	r28
     e56:	1f 91       	pop	r17
     e58:	0f 91       	pop	r16
     e5a:	ff 90       	pop	r15
     e5c:	ef 90       	pop	r14
     e5e:	08 95       	ret
=======
00000e32 <cmdSetTime>:
     e32:	ef 92       	push	r14
     e34:	ff 92       	push	r15
     e36:	0f 93       	push	r16
     e38:	fc 01       	movw	r30, r24
     e3a:	21 81       	ldd	r18, Z+1	; 0x01
     e3c:	23 30       	cpi	r18, 0x03	; 3
     e3e:	19 f5       	brne	.+70     	; 0xe86 <cmdSetTime+0x54>
     e40:	a7 81       	ldd	r26, Z+7	; 0x07
     e42:	b0 85       	ldd	r27, Z+8	; 0x08
     e44:	cd 01       	movw	r24, r26
     e46:	01 96       	adiw	r24, 0x01	; 1
     e48:	90 87       	std	Z+8, r25	; 0x08
     e4a:	87 83       	std	Z+7, r24	; 0x07
     e4c:	8c 91       	ld	r24, X
     e4e:	9d 01       	movw	r18, r26
     e50:	2e 5f       	subi	r18, 0xFE	; 254
     e52:	3f 4f       	sbci	r19, 0xFF	; 255
     e54:	30 87       	std	Z+8, r19	; 0x08
     e56:	27 83       	std	Z+7, r18	; 0x07
     e58:	12 96       	adiw	r26, 0x02	; 2
     e5a:	4c 91       	ld	r20, X
     e5c:	12 97       	sbiw	r26, 0x02	; 2
     e5e:	11 96       	adiw	r26, 0x01	; 1
     e60:	6c 91       	ld	r22, X
     e62:	0e 94 78 03 	call	0x6f0	; 0x6f0 <rtcSetTime>
     e66:	e1 2c       	mov	r14, r1
     e68:	f1 2c       	mov	r15, r1
     e6a:	00 e0       	ldi	r16, 0x00	; 0
     e6c:	20 e0       	ldi	r18, 0x00	; 0
     e6e:	40 e0       	ldi	r20, 0x00	; 0
     e70:	63 e0       	ldi	r22, 0x03	; 3
     e72:	89 e4       	ldi	r24, 0x49	; 73
     e74:	96 e0       	ldi	r25, 0x06	; 6
     e76:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
     e7a:	89 e4       	ldi	r24, 0x49	; 73
     e7c:	96 e0       	ldi	r25, 0x06	; 6
     e7e:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
     e82:	80 e0       	ldi	r24, 0x00	; 0
     e84:	01 c0       	rjmp	.+2      	; 0xe88 <cmdSetTime+0x56>
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	0f 91       	pop	r16
     e8a:	ff 90       	pop	r15
     e8c:	ef 90       	pop	r14
     e8e:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000e70 <checkTempSwell>:
     e70:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <tmp102+0x2>
     e74:	80 93 12 06 	sts	0x0612, r24	; 0x800612 <sys+0x1>
     e78:	e7 e6       	ldi	r30, 0x67	; 103
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	92 81       	ldd	r25, Z+2	; 0x02
     e7e:	21 81       	ldd	r18, Z+1	; 0x01
     e80:	92 17       	cp	r25, r18
     e82:	14 f4       	brge	.+4      	; 0xe88 <checkTempSwell+0x18>
     e84:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <sts3x+0x1>
     e88:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <tmp102+0x1>
     e8c:	82 17       	cp	r24, r18
     e8e:	14 f4       	brge	.+4      	; 0xe94 <checkTempSwell+0x24>
     e90:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <tmp102+0x1>
     e94:	20 91 6a 00 	lds	r18, 0x006A	; 0x80006a <sts3x+0x3>
     e98:	29 17       	cp	r18, r25
     e9a:	14 f4       	brge	.+4      	; 0xea0 <checkTempSwell+0x30>
     e9c:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <sts3x+0x3>
     ea0:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <tmp102+0x3>
     ea4:	98 17       	cp	r25, r24
     ea6:	14 f4       	brge	.+4      	; 0xeac <checkTempSwell+0x3c>
     ea8:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <tmp102+0x3>
     eac:	08 95       	ret
||||||| .r36
00000e60 <checkTempSwell>:
     e60:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <tmp102+0x2>
     e64:	80 93 0b 06 	sts	0x060B, r24	; 0x80060b <sys+0x1>
     e68:	e7 e6       	ldi	r30, 0x67	; 103
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	92 81       	ldd	r25, Z+2	; 0x02
     e6e:	21 81       	ldd	r18, Z+1	; 0x01
     e70:	92 17       	cp	r25, r18
     e72:	14 f4       	brge	.+4      	; 0xe78 <checkTempSwell+0x18>
     e74:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <sts3x+0x1>
     e78:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <tmp102+0x1>
     e7c:	82 17       	cp	r24, r18
     e7e:	14 f4       	brge	.+4      	; 0xe84 <checkTempSwell+0x24>
     e80:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <tmp102+0x1>
     e84:	20 91 6a 00 	lds	r18, 0x006A	; 0x80006a <sts3x+0x3>
     e88:	29 17       	cp	r18, r25
     e8a:	14 f4       	brge	.+4      	; 0xe90 <checkTempSwell+0x30>
     e8c:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <sts3x+0x3>
     e90:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <tmp102+0x3>
     e94:	98 17       	cp	r25, r24
     e96:	14 f4       	brge	.+4      	; 0xe9c <checkTempSwell+0x3c>
     e98:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <tmp102+0x3>
     e9c:	08 95       	ret
=======
00000e90 <cmdReadRtc>:
     e90:	ef 92       	push	r14
     e92:	ff 92       	push	r15
     e94:	0f 93       	push	r16
     e96:	1f 93       	push	r17
     e98:	cf 93       	push	r28
     e9a:	df 93       	push	r29
     e9c:	00 d0       	rcall	.+0      	; 0xe9e <cmdReadRtc+0xe>
     e9e:	00 d0       	rcall	.+0      	; 0xea0 <cmdReadRtc+0x10>
     ea0:	00 d0       	rcall	.+0      	; 0xea2 <cmdReadRtc+0x12>
     ea2:	cd b7       	in	r28, 0x3d	; 61
     ea4:	de b7       	in	r29, 0x3e	; 62
     ea6:	0c e3       	ldi	r16, 0x3C	; 60
     ea8:	16 e0       	ldi	r17, 0x06	; 6
     eaa:	f8 01       	movw	r30, r16
     eac:	82 81       	ldd	r24, Z+2	; 0x02
     eae:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <rtcBcdToDec>
     eb2:	89 83       	std	Y+1, r24	; 0x01
     eb4:	f8 01       	movw	r30, r16
     eb6:	81 81       	ldd	r24, Z+1	; 0x01
     eb8:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <rtcBcdToDec>
     ebc:	8a 83       	std	Y+2, r24	; 0x02
     ebe:	f8 01       	movw	r30, r16
     ec0:	80 81       	ld	r24, Z
     ec2:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <rtcBcdToDec>
     ec6:	8b 83       	std	Y+3, r24	; 0x03
     ec8:	f8 01       	movw	r30, r16
     eca:	84 81       	ldd	r24, Z+4	; 0x04
     ecc:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <rtcBcdToDec>
     ed0:	8c 83       	std	Y+4, r24	; 0x04
     ed2:	f8 01       	movw	r30, r16
     ed4:	83 81       	ldd	r24, Z+3	; 0x03
     ed6:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <rtcBcdToDec>
     eda:	8d 83       	std	Y+5, r24	; 0x05
     edc:	f8 01       	movw	r30, r16
     ede:	86 81       	ldd	r24, Z+6	; 0x06
     ee0:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <rtcBcdToDec>
     ee4:	8e 83       	std	Y+6, r24	; 0x06
     ee6:	ce 01       	movw	r24, r28
     ee8:	01 96       	adiw	r24, 0x01	; 1
     eea:	7c 01       	movw	r14, r24
     eec:	06 e0       	ldi	r16, 0x06	; 6
     eee:	20 e0       	ldi	r18, 0x00	; 0
     ef0:	40 e0       	ldi	r20, 0x00	; 0
     ef2:	64 e0       	ldi	r22, 0x04	; 4
     ef4:	89 e4       	ldi	r24, 0x49	; 73
     ef6:	96 e0       	ldi	r25, 0x06	; 6
     ef8:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
     efc:	89 e4       	ldi	r24, 0x49	; 73
     efe:	96 e0       	ldi	r25, 0x06	; 6
     f00:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
     f04:	80 e0       	ldi	r24, 0x00	; 0
     f06:	26 96       	adiw	r28, 0x06	; 6
     f08:	0f b6       	in	r0, 0x3f	; 63
     f0a:	f8 94       	cli
     f0c:	de bf       	out	0x3e, r29	; 62
     f0e:	0f be       	out	0x3f, r0	; 63
     f10:	cd bf       	out	0x3d, r28	; 61
     f12:	df 91       	pop	r29
     f14:	cf 91       	pop	r28
     f16:	1f 91       	pop	r17
     f18:	0f 91       	pop	r16
     f1a:	ff 90       	pop	r15
     f1c:	ef 90       	pop	r14
     f1e:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000eae <timerInit>:
     eae:	8e b5       	in	r24, 0x2e	; 46
     eb0:	89 60       	ori	r24, 0x09	; 9
     eb2:	8e bd       	out	0x2e, r24	; 46
     eb4:	89 b7       	in	r24, 0x39	; 57
     eb6:	80 61       	ori	r24, 0x10	; 16
     eb8:	89 bf       	out	0x39, r24	; 57
     eba:	80 ed       	ldi	r24, 0xD0	; 208
     ebc:	97 e0       	ldi	r25, 0x07	; 7
     ebe:	9b bd       	out	0x2b, r25	; 43
     ec0:	8a bd       	out	0x2a, r24	; 42
     ec2:	08 95       	ret
||||||| .r36
00000e9e <timerInit>:
     e9e:	8e b5       	in	r24, 0x2e	; 46
     ea0:	89 60       	ori	r24, 0x09	; 9
     ea2:	8e bd       	out	0x2e, r24	; 46
     ea4:	89 b7       	in	r24, 0x39	; 57
     ea6:	80 61       	ori	r24, 0x10	; 16
     ea8:	89 bf       	out	0x39, r24	; 57
     eaa:	80 ed       	ldi	r24, 0xD0	; 208
     eac:	97 e0       	ldi	r25, 0x07	; 7
     eae:	9b bd       	out	0x2b, r25	; 43
     eb0:	8a bd       	out	0x2a, r24	; 42
     eb2:	08 95       	ret
=======
00000f20 <checkTempSwell>:
     f20:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <tmp102+0x2>
     f24:	80 93 32 06 	sts	0x0632, r24	; 0x800632 <sys+0x1>
     f28:	e7 e6       	ldi	r30, 0x67	; 103
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	92 81       	ldd	r25, Z+2	; 0x02
     f2e:	21 81       	ldd	r18, Z+1	; 0x01
     f30:	92 17       	cp	r25, r18
     f32:	14 f4       	brge	.+4      	; 0xf38 <checkTempSwell+0x18>
     f34:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <sts3x+0x1>
     f38:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <tmp102+0x1>
     f3c:	82 17       	cp	r24, r18
     f3e:	14 f4       	brge	.+4      	; 0xf44 <checkTempSwell+0x24>
     f40:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <tmp102+0x1>
     f44:	20 91 6a 00 	lds	r18, 0x006A	; 0x80006a <sts3x+0x3>
     f48:	29 17       	cp	r18, r25
     f4a:	14 f4       	brge	.+4      	; 0xf50 <checkTempSwell+0x30>
     f4c:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <sts3x+0x3>
     f50:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <tmp102+0x3>
     f54:	98 17       	cp	r25, r24
     f56:	14 f4       	brge	.+4      	; 0xf5c <checkTempSwell+0x3c>
     f58:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <tmp102+0x3>
     f5c:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000ec4 <eepLoad>:
||||||| .r36
00000eb4 <eepLoad>:
=======
00000f5e <timerInit>:
     f5e:	8e b5       	in	r24, 0x2e	; 46
     f60:	89 60       	ori	r24, 0x09	; 9
     f62:	8e bd       	out	0x2e, r24	; 46
     f64:	89 b7       	in	r24, 0x39	; 57
     f66:	80 61       	ori	r24, 0x10	; 16
     f68:	89 bf       	out	0x39, r24	; 57
     f6a:	80 ed       	ldi	r24, 0xD0	; 208
     f6c:	97 e0       	ldi	r25, 0x07	; 7
     f6e:	9b bd       	out	0x2b, r25	; 43
     f70:	8a bd       	out	0x2a, r24	; 42
     f72:	08 95       	ret
>>>>>>> .r38

00000f74 <eepLoad>:

void eepLoad( eep_t *e )
{
<<<<<<< .mine
     ec4:	cf 93       	push	r28
     ec6:	df 93       	push	r29
     ec8:	ec 01       	movw	r28, r24
||||||| .r36
     eb4:	cf 93       	push	r28
     eb6:	df 93       	push	r29
     eb8:	ec 01       	movw	r28, r24
=======
     f74:	cf 93       	push	r28
     f76:	df 93       	push	r29
     f78:	ec 01       	movw	r28, r24
>>>>>>> .r38
	if ( eeprom_read_byte( &e->isInit ) != 0xA2 )
<<<<<<< .mine
     eca:	0e 94 95 0b 	call	0x172a	; 0x172a <eeprom_read_byte>
     ece:	82 3a       	cpi	r24, 0xA2	; 162
     ed0:	39 f0       	breq	.+14     	; 0xee0 <eepLoad+0x1c>
||||||| .r36
     eba:	0e 94 82 0b 	call	0x1704	; 0x1704 <eeprom_read_byte>
     ebe:	82 3a       	cpi	r24, 0xA2	; 162
     ec0:	39 f0       	breq	.+14     	; 0xed0 <eepLoad+0x1c>
=======
     f7a:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <eeprom_read_byte>
     f7e:	82 3a       	cpi	r24, 0xA2	; 162
     f80:	39 f0       	breq	.+14     	; 0xf90 <eepLoad+0x1c>
>>>>>>> .r38
	{
		eepRAM.isInit = 0x00;
<<<<<<< .mine
     ed2:	10 92 28 06 	sts	0x0628, r1	; 0x800628 <eepRAM>
||||||| .r36
     ec2:	10 92 21 06 	sts	0x0621, r1	; 0x800621 <eepRAM>
=======
     f82:	10 92 48 06 	sts	0x0648, r1	; 0x800648 <eepRAM>
>>>>>>> .r38
		eeprom_write_byte( &e->isInit , 0xA2 );
<<<<<<< .mine
     ed6:	62 ea       	ldi	r22, 0xA2	; 162
     ed8:	ce 01       	movw	r24, r28
     eda:	0e 94 9d 0b 	call	0x173a	; 0x173a <eeprom_write_byte>
     ede:	03 c0       	rjmp	.+6      	; 0xee6 <eepLoad+0x22>
||||||| .r36
     ec6:	62 ea       	ldi	r22, 0xA2	; 162
     ec8:	ce 01       	movw	r24, r28
     eca:	0e 94 8a 0b 	call	0x1714	; 0x1714 <eeprom_write_byte>
     ece:	03 c0       	rjmp	.+6      	; 0xed6 <eepLoad+0x22>
=======
     f86:	62 ea       	ldi	r22, 0xA2	; 162
     f88:	ce 01       	movw	r24, r28
     f8a:	0e 94 07 0c 	call	0x180e	; 0x180e <eeprom_write_byte>
     f8e:	03 c0       	rjmp	.+6      	; 0xf96 <eepLoad+0x22>
>>>>>>> .r38
	}
	else
	{
		eepRAM.isInit = 0x01;
<<<<<<< .mine
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	80 93 28 06 	sts	0x0628, r24	; 0x800628 <eepRAM>
||||||| .r36
     ed0:	81 e0       	ldi	r24, 0x01	; 1
     ed2:	80 93 21 06 	sts	0x0621, r24	; 0x800621 <eepRAM>
=======
     f90:	81 e0       	ldi	r24, 0x01	; 1
     f92:	80 93 48 06 	sts	0x0648, r24	; 0x800648 <eepRAM>
>>>>>>> .r38
	}
}
<<<<<<< .mine
     ee6:	df 91       	pop	r29
     ee8:	cf 91       	pop	r28
     eea:	08 95       	ret
||||||| .r36
     ed6:	df 91       	pop	r29
     ed8:	cf 91       	pop	r28
     eda:	08 95       	ret
=======
     f96:	df 91       	pop	r29
     f98:	cf 91       	pop	r28
     f9a:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000eec <scrollMessage>:
||||||| .r36
00000edc <scrollMessage>:
=======
00000f9c <scrollMessage>:
>>>>>>> .r38

void scrollMessage( char *msg , uint16_t delay_ms , uint8_t wait )
{
<<<<<<< .mine
     eec:	9f 92       	push	r9
     eee:	af 92       	push	r10
     ef0:	bf 92       	push	r11
     ef2:	cf 92       	push	r12
     ef4:	df 92       	push	r13
     ef6:	ef 92       	push	r14
     ef8:	ff 92       	push	r15
     efa:	0f 93       	push	r16
     efc:	1f 93       	push	r17
     efe:	cf 93       	push	r28
     f00:	df 93       	push	r29
     f02:	8c 01       	movw	r16, r24
     f04:	7b 01       	movw	r14, r22
     f06:	d4 2e       	mov	r13, r20
||||||| .r36
     edc:	9f 92       	push	r9
     ede:	af 92       	push	r10
     ee0:	bf 92       	push	r11
     ee2:	cf 92       	push	r12
     ee4:	df 92       	push	r13
     ee6:	ef 92       	push	r14
     ee8:	ff 92       	push	r15
     eea:	0f 93       	push	r16
     eec:	1f 93       	push	r17
     eee:	cf 93       	push	r28
     ef0:	df 93       	push	r29
     ef2:	8c 01       	movw	r16, r24
     ef4:	7b 01       	movw	r14, r22
     ef6:	d4 2e       	mov	r13, r20
=======
     f9c:	9f 92       	push	r9
     f9e:	af 92       	push	r10
     fa0:	bf 92       	push	r11
     fa2:	cf 92       	push	r12
     fa4:	df 92       	push	r13
     fa6:	ef 92       	push	r14
     fa8:	ff 92       	push	r15
     faa:	0f 93       	push	r16
     fac:	1f 93       	push	r17
     fae:	cf 93       	push	r28
     fb0:	df 93       	push	r29
     fb2:	8c 01       	movw	r16, r24
     fb4:	7b 01       	movw	r14, r22
     fb6:	d4 2e       	mov	r13, r20
>>>>>>> .r38
	uint8_t leng = strlen( msg );
<<<<<<< .mine
     f08:	fc 01       	movw	r30, r24
     f0a:	01 90       	ld	r0, Z+
     f0c:	00 20       	and	r0, r0
     f0e:	e9 f7       	brne	.-6      	; 0xf0a <scrollMessage+0x1e>
     f10:	31 97       	sbiw	r30, 0x01	; 1
     f12:	5f 01       	movw	r10, r30
     f14:	a8 1a       	sub	r10, r24
     f16:	b9 0a       	sbc	r11, r25
||||||| .r36
     ef8:	fc 01       	movw	r30, r24
     efa:	01 90       	ld	r0, Z+
     efc:	00 20       	and	r0, r0
     efe:	e9 f7       	brne	.-6      	; 0xefa <scrollMessage+0x1e>
     f00:	31 97       	sbiw	r30, 0x01	; 1
     f02:	5f 01       	movw	r10, r30
     f04:	a8 1a       	sub	r10, r24
     f06:	b9 0a       	sbc	r11, r25
=======
     fb8:	fc 01       	movw	r30, r24
     fba:	01 90       	ld	r0, Z+
     fbc:	00 20       	and	r0, r0
     fbe:	e9 f7       	brne	.-6      	; 0xfba <scrollMessage+0x1e>
     fc0:	31 97       	sbiw	r30, 0x01	; 1
     fc2:	5f 01       	movw	r10, r30
     fc4:	a8 1a       	sub	r10, r24
     fc6:	b9 0a       	sbc	r11, r25
>>>>>>> .r38
	static int8_t pos = -DIGITS;
	uint8_t w_ = wait;
	
	selectFont( (char**) charMap );
<<<<<<< .mine
     f18:	82 e8       	ldi	r24, 0x82	; 130
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <selectFont>
     f20:	c0 90 6f 00 	lds	r12, 0x006F	; 0x80006f <pos.2674>
||||||| .r36
     f08:	82 e8       	ldi	r24, 0x82	; 130
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <selectFont>
     f10:	c0 90 6f 00 	lds	r12, 0x006F	; 0x80006f <pos.2676>
=======
     fc8:	86 e9       	ldi	r24, 0x96	; 150
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	0e 94 0d 02 	call	0x41a	; 0x41a <selectFont>
     fd0:	c0 90 6f 00 	lds	r12, 0x006F	; 0x80006f <pos.2691>
>>>>>>> .r38
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
<<<<<<< .mine
     f24:	c1 e1       	ldi	r28, 0x11	; 17
     f26:	d6 e0       	ldi	r29, 0x06	; 6
||||||| .r36
     f14:	ca e0       	ldi	r28, 0x0A	; 10
     f16:	d6 e0       	ldi	r29, 0x06	; 6
=======
     fd4:	c1 e3       	ldi	r28, 0x31	; 49
     fd6:	d6 e0       	ldi	r29, 0x06	; 6
>>>>>>> .r38
			{
				if ( (pos + ramPos) < 0 )
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
				}
				else if ( (pos + ramPos) > leng - 1 )
<<<<<<< .mine
     f28:	bb 24       	eor	r11, r11
     f2a:	b5 01       	movw	r22, r10
     f2c:	61 50       	subi	r22, 0x01	; 1
     f2e:	71 09       	sbc	r23, r1
||||||| .r36
     f18:	bb 24       	eor	r11, r11
     f1a:	b5 01       	movw	r22, r10
     f1c:	61 50       	subi	r22, 0x01	; 1
     f1e:	71 09       	sbc	r23, r1
=======
     fd8:	bb 24       	eor	r11, r11
     fda:	b5 01       	movw	r22, r10
     fdc:	61 50       	subi	r22, 0x01	; 1
     fde:	71 09       	sbc	r23, r1
>>>>>>> .r38
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
<<<<<<< .mine
     f30:	68 94       	set
     f32:	99 24       	eor	r9, r9
     f34:	95 f8       	bld	r9, 5
||||||| .r36
     f20:	68 94       	set
     f22:	99 24       	eor	r9, r9
     f24:	95 f8       	bld	r9, 5
=======
     fe0:	68 94       	set
     fe2:	99 24       	eor	r9, r9
     fe4:	95 f8       	bld	r9, 5
>>>>>>> .r38
	
	selectFont( (char**) charMap );
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
<<<<<<< .mine
     f36:	8a 81       	ldd	r24, Y+2	; 0x02
     f38:	9b 81       	ldd	r25, Y+3	; 0x03
     f3a:	8e 15       	cp	r24, r14
     f3c:	9f 05       	cpc	r25, r15
     f3e:	80 f1       	brcs	.+96     	; 0xfa0 <scrollMessage+0xb4>
     f40:	8c 81       	ldd	r24, Y+4	; 0x04
     f42:	81 11       	cpse	r24, r1
     f44:	2d c0       	rjmp	.+90     	; 0xfa0 <scrollMessage+0xb4>
||||||| .r36
     f26:	8a 81       	ldd	r24, Y+2	; 0x02
     f28:	9b 81       	ldd	r25, Y+3	; 0x03
     f2a:	8e 15       	cp	r24, r14
     f2c:	9f 05       	cpc	r25, r15
     f2e:	80 f1       	brcs	.+96     	; 0xf90 <scrollMessage+0xb4>
     f30:	8c 81       	ldd	r24, Y+4	; 0x04
     f32:	81 11       	cpse	r24, r1
     f34:	2d c0       	rjmp	.+90     	; 0xf90 <scrollMessage+0xb4>
=======
     fe6:	8a 81       	ldd	r24, Y+2	; 0x02
     fe8:	9b 81       	ldd	r25, Y+3	; 0x03
     fea:	8e 15       	cp	r24, r14
     fec:	9f 05       	cpc	r25, r15
     fee:	80 f1       	brcs	.+96     	; 0x1050 <scrollMessage+0xb4>
     ff0:	8c 81       	ldd	r24, Y+4	; 0x04
     ff2:	81 11       	cpse	r24, r1
     ff4:	2d c0       	rjmp	.+90     	; 0x1050 <scrollMessage+0xb4>
>>>>>>> .r38
		{
			for ( int8_t ramPos = 0 ; ramPos < DIGITS ; ramPos++ )
			{
				if ( (pos + ramPos) < 0 )
<<<<<<< .mine
     f46:	4c 2d       	mov	r20, r12
     f48:	0c 2c       	mov	r0, r12
     f4a:	00 0c       	add	r0, r0
     f4c:	55 0b       	sbc	r21, r21
     f4e:	a0 e6       	ldi	r26, 0x60	; 96
     f50:	b0 e0       	ldi	r27, 0x00	; 0
     f52:	f8 01       	movw	r30, r16
     f54:	e4 0f       	add	r30, r20
     f56:	f5 1f       	adc	r31, r21
     f58:	9a 01       	movw	r18, r20
     f5a:	2c 5f       	subi	r18, 0xFC	; 252
     f5c:	3f 4f       	sbci	r19, 0xFF	; 255
     f5e:	20 0f       	add	r18, r16
     f60:	31 1f       	adc	r19, r17
     f62:	cf 01       	movw	r24, r30
     f64:	80 1b       	sub	r24, r16
     f66:	91 0b       	sbc	r25, r17
     f68:	12 f4       	brpl	.+4      	; 0xf6e <scrollMessage+0x82>
||||||| .r36
     f36:	4c 2d       	mov	r20, r12
     f38:	0c 2c       	mov	r0, r12
     f3a:	00 0c       	add	r0, r0
     f3c:	55 0b       	sbc	r21, r21
     f3e:	a0 e6       	ldi	r26, 0x60	; 96
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	f8 01       	movw	r30, r16
     f44:	e4 0f       	add	r30, r20
     f46:	f5 1f       	adc	r31, r21
     f48:	9a 01       	movw	r18, r20
     f4a:	2c 5f       	subi	r18, 0xFC	; 252
     f4c:	3f 4f       	sbci	r19, 0xFF	; 255
     f4e:	20 0f       	add	r18, r16
     f50:	31 1f       	adc	r19, r17
     f52:	cf 01       	movw	r24, r30
     f54:	80 1b       	sub	r24, r16
     f56:	91 0b       	sbc	r25, r17
     f58:	12 f4       	brpl	.+4      	; 0xf5e <scrollMessage+0x82>
=======
     ff6:	4c 2d       	mov	r20, r12
     ff8:	0c 2c       	mov	r0, r12
     ffa:	00 0c       	add	r0, r0
     ffc:	55 0b       	sbc	r21, r21
     ffe:	a0 e6       	ldi	r26, 0x60	; 96
    1000:	b0 e0       	ldi	r27, 0x00	; 0
    1002:	f8 01       	movw	r30, r16
    1004:	e4 0f       	add	r30, r20
    1006:	f5 1f       	adc	r31, r21
    1008:	9a 01       	movw	r18, r20
    100a:	2c 5f       	subi	r18, 0xFC	; 252
    100c:	3f 4f       	sbci	r19, 0xFF	; 255
    100e:	20 0f       	add	r18, r16
    1010:	31 1f       	adc	r19, r17
    1012:	cf 01       	movw	r24, r30
    1014:	80 1b       	sub	r24, r16
    1016:	91 0b       	sbc	r25, r17
    1018:	12 f4       	brpl	.+4      	; 0x101e <scrollMessage+0x82>
>>>>>>> .r38
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
<<<<<<< .mine
     f6a:	9c 92       	st	X, r9
     f6c:	07 c0       	rjmp	.+14     	; 0xf7c <scrollMessage+0x90>
||||||| .r36
     f5a:	9c 92       	st	X, r9
     f5c:	07 c0       	rjmp	.+14     	; 0xf6c <scrollMessage+0x90>
=======
    101a:	9c 92       	st	X, r9
    101c:	07 c0       	rjmp	.+14     	; 0x102c <scrollMessage+0x90>
>>>>>>> .r38
				}
				else if ( (pos + ramPos) > leng - 1 )
<<<<<<< .mine
     f6e:	68 17       	cp	r22, r24
     f70:	79 07       	cpc	r23, r25
     f72:	14 f4       	brge	.+4      	; 0xf78 <scrollMessage+0x8c>
||||||| .r36
     f5e:	68 17       	cp	r22, r24
     f60:	79 07       	cpc	r23, r25
     f62:	14 f4       	brge	.+4      	; 0xf68 <scrollMessage+0x8c>
=======
    101e:	68 17       	cp	r22, r24
    1020:	79 07       	cpc	r23, r25
    1022:	14 f4       	brge	.+4      	; 0x1028 <scrollMessage+0x8c>
>>>>>>> .r38
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
<<<<<<< .mine
     f74:	9c 92       	st	X, r9
     f76:	02 c0       	rjmp	.+4      	; 0xf7c <scrollMessage+0x90>
||||||| .r36
     f64:	9c 92       	st	X, r9
     f66:	02 c0       	rjmp	.+4      	; 0xf6c <scrollMessage+0x90>
=======
    1024:	9c 92       	st	X, r9
    1026:	02 c0       	rjmp	.+4      	; 0x102c <scrollMessage+0x90>
>>>>>>> .r38
				}
				else
				{
					disp.dig[ramPos] = msg[ ramPos + pos ];
<<<<<<< .mine
     f78:	80 81       	ld	r24, Z
     f7a:	8c 93       	st	X, r24
     f7c:	11 96       	adiw	r26, 0x01	; 1
     f7e:	31 96       	adiw	r30, 0x01	; 1
||||||| .r36
     f68:	80 81       	ld	r24, Z
     f6a:	8c 93       	st	X, r24
     f6c:	11 96       	adiw	r26, 0x01	; 1
     f6e:	31 96       	adiw	r30, 0x01	; 1
=======
    1028:	80 81       	ld	r24, Z
    102a:	8c 93       	st	X, r24
    102c:	11 96       	adiw	r26, 0x01	; 1
    102e:	31 96       	adiw	r30, 0x01	; 1
>>>>>>> .r38
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
		{
			for ( int8_t ramPos = 0 ; ramPos < DIGITS ; ramPos++ )
<<<<<<< .mine
     f80:	e2 17       	cp	r30, r18
     f82:	f3 07       	cpc	r31, r19
     f84:	71 f7       	brne	.-36     	; 0xf62 <scrollMessage+0x76>
||||||| .r36
     f70:	e2 17       	cp	r30, r18
     f72:	f3 07       	cpc	r31, r19
     f74:	71 f7       	brne	.-36     	; 0xf52 <scrollMessage+0x76>
=======
    1030:	e2 17       	cp	r30, r18
    1032:	f3 07       	cpc	r31, r19
    1034:	71 f7       	brne	.-36     	; 0x1012 <scrollMessage+0x76>
>>>>>>> .r38
				{
					disp.dig[ramPos] = msg[ ramPos + pos ];
				}
			}

			if( pos == leng )
<<<<<<< .mine
     f86:	4a 15       	cp	r20, r10
     f88:	5b 05       	cpc	r21, r11
     f8a:	39 f4       	brne	.+14     	; 0xf9a <scrollMessage+0xae>
||||||| .r36
     f76:	4a 15       	cp	r20, r10
     f78:	5b 05       	cpc	r21, r11
     f7a:	39 f4       	brne	.+14     	; 0xf8a <scrollMessage+0xae>
=======
    1036:	4a 15       	cp	r20, r10
    1038:	5b 05       	cpc	r21, r11
    103a:	39 f4       	brne	.+14     	; 0x104a <scrollMessage+0xae>
>>>>>>> .r38
			{
				pos = -DIGITS;
<<<<<<< .mine
     f8c:	8c ef       	ldi	r24, 0xFC	; 252
     f8e:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <pos.2674>
||||||| .r36
     f7c:	8c ef       	ldi	r24, 0xFC	; 252
     f7e:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <pos.2676>
=======
    103c:	8c ef       	ldi	r24, 0xFC	; 252
    103e:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <pos.2691>
>>>>>>> .r38
				sys.scrollIsRdy = 1;
<<<<<<< .mine
     f92:	81 e0       	ldi	r24, 0x01	; 1
     f94:	80 93 15 06 	sts	0x0615, r24	; 0x800615 <sys+0x4>
||||||| .r36
     f82:	81 e0       	ldi	r24, 0x01	; 1
     f84:	80 93 0e 06 	sts	0x060E, r24	; 0x80060e <sys+0x4>
=======
    1042:	81 e0       	ldi	r24, 0x01	; 1
    1044:	80 93 35 06 	sts	0x0635, r24	; 0x800635 <sys+0x4>
>>>>>>> .r38
				w_ = 0;
				break;
<<<<<<< .mine
     f98:	07 c0       	rjmp	.+14     	; 0xfa8 <scrollMessage+0xbc>
||||||| .r36
     f88:	07 c0       	rjmp	.+14     	; 0xf98 <scrollMessage+0xbc>
=======
    1048:	07 c0       	rjmp	.+14     	; 0x1058 <scrollMessage+0xbc>
>>>>>>> .r38
			}
			else
			{
				pos += 1;
<<<<<<< .mine
     f9a:	c3 94       	inc	r12
||||||| .r36
     f8a:	c3 94       	inc	r12
=======
    104a:	c3 94       	inc	r12
>>>>>>> .r38
			}	
		
			sys.scroll	= 0;
<<<<<<< .mine
     f9c:	1b 82       	std	Y+3, r1	; 0x03
     f9e:	1a 82       	std	Y+2, r1	; 0x02
||||||| .r36
     f8c:	1b 82       	std	Y+3, r1	; 0x03
     f8e:	1a 82       	std	Y+2, r1	; 0x02
=======
    104c:	1b 82       	std	Y+3, r1	; 0x03
    104e:	1a 82       	std	Y+2, r1	; 0x02
>>>>>>> .r38
		}		
	} while ( w_ );
<<<<<<< .mine
     fa0:	d1 10       	cpse	r13, r1
     fa2:	c9 cf       	rjmp	.-110    	; 0xf36 <scrollMessage+0x4a>
     fa4:	c0 92 6f 00 	sts	0x006F, r12	; 0x80006f <pos.2674>
||||||| .r36
     f90:	d1 10       	cpse	r13, r1
     f92:	c9 cf       	rjmp	.-110    	; 0xf26 <scrollMessage+0x4a>
     f94:	c0 92 6f 00 	sts	0x006F, r12	; 0x80006f <pos.2676>
=======
    1050:	d1 10       	cpse	r13, r1
    1052:	c9 cf       	rjmp	.-110    	; 0xfe6 <scrollMessage+0x4a>
    1054:	c0 92 6f 00 	sts	0x006F, r12	; 0x80006f <pos.2691>
>>>>>>> .r38
}
<<<<<<< .mine
     fa8:	df 91       	pop	r29
     faa:	cf 91       	pop	r28
     fac:	1f 91       	pop	r17
     fae:	0f 91       	pop	r16
     fb0:	ff 90       	pop	r15
     fb2:	ef 90       	pop	r14
     fb4:	df 90       	pop	r13
     fb6:	cf 90       	pop	r12
     fb8:	bf 90       	pop	r11
     fba:	af 90       	pop	r10
     fbc:	9f 90       	pop	r9
     fbe:	08 95       	ret
||||||| .r36
     f98:	df 91       	pop	r29
     f9a:	cf 91       	pop	r28
     f9c:	1f 91       	pop	r17
     f9e:	0f 91       	pop	r16
     fa0:	ff 90       	pop	r15
     fa2:	ef 90       	pop	r14
     fa4:	df 90       	pop	r13
     fa6:	cf 90       	pop	r12
     fa8:	bf 90       	pop	r11
     faa:	af 90       	pop	r10
     fac:	9f 90       	pop	r9
     fae:	08 95       	ret
=======
    1058:	df 91       	pop	r29
    105a:	cf 91       	pop	r28
    105c:	1f 91       	pop	r17
    105e:	0f 91       	pop	r16
    1060:	ff 90       	pop	r15
    1062:	ef 90       	pop	r14
    1064:	df 90       	pop	r13
    1066:	cf 90       	pop	r12
    1068:	bf 90       	pop	r11
    106a:	af 90       	pop	r10
    106c:	9f 90       	pop	r9
    106e:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00000fc0 <main>:

||||||| .r36
00000fb0 <main>:
=======
00001070 <main>:

>>>>>>> .r38
uint8_t *streamPtr		= NULL;
uint8_t	streamIn[128]	= "";

int main(void)
{
<<<<<<< .mine
     fc0:	cf 93       	push	r28
     fc2:	df 93       	push	r29
     fc4:	cd b7       	in	r28, 0x3d	; 61
     fc6:	de b7       	in	r29, 0x3e	; 62
     fc8:	2a 97       	sbiw	r28, 0x0a	; 10
     fca:	0f b6       	in	r0, 0x3f	; 63
     fcc:	f8 94       	cli
     fce:	de bf       	out	0x3e, r29	; 62
     fd0:	0f be       	out	0x3f, r0	; 63
     fd2:	cd bf       	out	0x3d, r28	; 61
||||||| .r36
=======
    1070:	cf 93       	push	r28
    1072:	df 93       	push	r29
    1074:	00 d0       	rcall	.+0      	; 0x1076 <main+0x6>
    1076:	00 d0       	rcall	.+0      	; 0x1078 <main+0x8>
    1078:	00 d0       	rcall	.+0      	; 0x107a <main+0xa>
    107a:	cd b7       	in	r28, 0x3d	; 61
    107c:	de b7       	in	r29, 0x3e	; 62
>>>>>>> .r38
	hardware_init();
<<<<<<< .mine
     fd4:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <hardware_init>
	uart_init( UART_BAUD_SELECT( 9600 , F_CPU ) );
     fd8:	87 e6       	ldi	r24, 0x67	; 103
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <uart_init>
||||||| .r36
     fb0:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <hardware_init>
	uart_init( UART_BAUD_SELECT( 19200 , F_CPU ) );
     fb4:	83 e3       	ldi	r24, 0x33	; 51
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <uart_init>
=======
    107e:	0e 94 07 03 	call	0x60e	; 0x60e <hardware_init>
	uart_init( UART_BAUD_SELECT( 19200 , F_CPU ) );
    1082:	83 e3       	ldi	r24, 0x33	; 51
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	0e 94 05 05 	call	0xa0a	; 0xa0a <uart_init>
>>>>>>> .r38
	
	eepLoad( &eep );
<<<<<<< .mine
     fe0:	80 e0       	ldi	r24, 0x00	; 0
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	0e 94 62 07 	call	0xec4	; 0xec4 <eepLoad>
||||||| .r36
     fbc:	80 e0       	ldi	r24, 0x00	; 0
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <eepLoad>
=======
    108a:	80 e0       	ldi	r24, 0x00	; 0
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	0e 94 ba 07 	call	0xf74	; 0xf74 <eepLoad>
>>>>>>> .r38
	i2c_init();
<<<<<<< .mine
     fe8:	0e 94 75 00 	call	0xea	; 0xea <i2c_init>
||||||| .r36
     fc4:	0e 94 75 00 	call	0xea	; 0xea <i2c_init>
=======
    1092:	0e 94 75 00 	call	0xea	; 0xea <i2c_init>
>>>>>>> .r38
	mcp23017_init();
<<<<<<< .mine
     fec:	0e 94 2a 03 	call	0x654	; 0x654 <mcp23017_init>
||||||| .r36
     fc8:	0e 94 22 03 	call	0x644	; 0x644 <mcp23017_init>
=======
    1096:	0e 94 3e 03 	call	0x67c	; 0x67c <mcp23017_init>
>>>>>>> .r38

	sts3xInit();
<<<<<<< .mine
     ff0:	0e 94 63 04 	call	0x8c6	; 0x8c6 <sts3xInit>
||||||| .r36
     fcc:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <sts3xInit>
=======
    109a:	0e 94 77 04 	call	0x8ee	; 0x8ee <sts3xInit>
>>>>>>> .r38
	timerInit();
<<<<<<< .mine
     ff4:	0e 94 57 07 	call	0xeae	; 0xeae <timerInit>
||||||| .r36
     fd0:	0e 94 4f 07 	call	0xe9e	; 0xe9e <timerInit>
=======
    109e:	0e 94 af 07 	call	0xf5e	; 0xf5e <timerInit>
>>>>>>> .r38
	cmdInit( &cmd );
<<<<<<< .mine
     ff8:	89 e2       	ldi	r24, 0x29	; 41
     ffa:	96 e0       	ldi	r25, 0x06	; 6
     ffc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <cmdInit>
||||||| .r36
     fd4:	82 e2       	ldi	r24, 0x22	; 34
     fd6:	96 e0       	ldi	r25, 0x06	; 6
     fd8:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <cmdInit>
=======
    10a2:	89 e4       	ldi	r24, 0x49	; 73
    10a4:	96 e0       	ldi	r25, 0x06	; 6
    10a6:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <cmdInit>
>>>>>>> .r38

	sei();
<<<<<<< .mine
    1000:	78 94       	sei
||||||| .r36
     fdc:	78 94       	sei
=======
    10aa:	78 94       	sei
	
>>>>>>> .r38

<<<<<<< .mine
	sys.scrollIsRdy = 1;
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	80 93 15 06 	sts	0x0615, r24	; 0x800615 <sys+0x4>
					cmdSendAnswer( &Answer );
				}break;
			}			
		}
||||||| .r36
	cmdBuildAnswer( &cmd , ID_APPLICATION , DATA_TYP_STRING , 0 , 4 , (uint8_t*)"Boot");
     fde:	0f 2e       	mov	r0, r31
     fe0:	f1 ee       	ldi	r31, 0xE1	; 225
     fe2:	ef 2e       	mov	r14, r31
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	ff 2e       	mov	r15, r31
     fe8:	f0 2d       	mov	r31, r0
     fea:	04 e0       	ldi	r16, 0x04	; 4
     fec:	20 e0       	ldi	r18, 0x00	; 0
     fee:	44 e0       	ldi	r20, 0x04	; 4
     ff0:	6f ef       	ldi	r22, 0xFF	; 255
     ff2:	82 e2       	ldi	r24, 0x22	; 34
     ff4:	96 e0       	ldi	r25, 0x06	; 6
     ff6:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
	cmdSendAnswer( &cmd );
     ffa:	82 e2       	ldi	r24, 0x22	; 34
     ffc:	96 e0       	ldi	r25, 0x06	; 6
     ffe:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
	
=======
		cmdBuildAnswer( &cmd , ID_APPLICATION , DATA_TYP_STRING , 0 , 4 , (uint8_t*)"Boot");
    10ac:	0f 2e       	mov	r0, r31
    10ae:	f5 ef       	ldi	r31, 0xF5	; 245
    10b0:	ef 2e       	mov	r14, r31
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	ff 2e       	mov	r15, r31
    10b6:	f0 2d       	mov	r31, r0
    10b8:	04 e0       	ldi	r16, 0x04	; 4
    10ba:	20 e0       	ldi	r18, 0x00	; 0
    10bc:	44 e0       	ldi	r20, 0x04	; 4
    10be:	6f ef       	ldi	r22, 0xFF	; 255
    10c0:	89 e4       	ldi	r24, 0x49	; 73
    10c2:	96 e0       	ldi	r25, 0x06	; 6
    10c4:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
		cmdSendAnswer( &cmd );		
    10c8:	89 e4       	ldi	r24, 0x49	; 73
    10ca:	96 e0       	ldi	r25, 0x06	; 6
    10cc:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>

	
>>>>>>> .r38
<<<<<<< .mine

||||||| .r36

	sys.scrollIsRdy = 0;
    1002:	10 92 0e 06 	sts	0x060E, r1	; 0x80060e <sys+0x4>
					sys.crc.okay++;
				}else
				{
					cmdBuildAnswer( &cmd , ID_APPLICATION , DATA_TYP_STRING , 0 , 7 , (uint8_t*)"cmd_bad" );
					cmdSendAnswer( &cmd );
					sys.crc.error++;
    1006:	ca e0       	ldi	r28, 0x0A	; 10
    1008:	d6 e0       	ldi	r29, 0x06	; 6

=======
	sys.scrollIsRdy = 1;
    10d0:	81 e0       	ldi	r24, 0x01	; 1
    10d2:	80 93 35 06 	sts	0x0635, r24	; 0x800635 <sys+0x4>
					sys.crc.okay++;
				}else
				{
					cmdBuildAnswer( &cmd , ID_APPLICATION , DATA_TYP_STRING , 0 , 7 , (uint8_t*)"cmd_bad" );
					cmdSendAnswer( &cmd );
					sys.crc.error++;
    10d6:	0f 2e       	mov	r0, r31
    10d8:	f1 e3       	ldi	r31, 0x31	; 49
    10da:	cf 2e       	mov	r12, r31
    10dc:	f6 e0       	ldi	r31, 0x06	; 6
    10de:	df 2e       	mov	r13, r31
    10e0:	f0 2d       	mov	r31, r0

>>>>>>> .r38
		if ( sys.scrollIsRdy )
    1008:	0f 2e       	mov	r0, r31
    100a:	f1 e1       	ldi	r31, 0x11	; 17
    100c:	cf 2e       	mov	r12, r31
    100e:	f6 e0       	ldi	r31, 0x06	; 6
    1010:	df 2e       	mov	r13, r31
    1012:	f0 2d       	mov	r31, r0
		{
			sys.i2cBusy = 1; // Multiplexing unterbrechen
			
			sts3x.actual	= sts3xGetTemp();
<<<<<<< .mine
    1014:	0f 2e       	mov	r0, r31
    1016:	f7 e6       	ldi	r31, 0x67	; 103
    1018:	6f 2e       	mov	r6, r31
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	7f 2e       	mov	r7, r31
    101e:	f0 2d       	mov	r31, r0
||||||| .r36
    100a:	0f 2e       	mov	r0, r31
    100c:	f7 e6       	ldi	r31, 0x67	; 103
    100e:	6f 2e       	mov	r6, r31
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	7f 2e       	mov	r7, r31
    1014:	f0 2d       	mov	r31, r0
=======
    10e2:	0f 2e       	mov	r0, r31
    10e4:	f7 e6       	ldi	r31, 0x67	; 103
    10e6:	6f 2e       	mov	r6, r31
    10e8:	f0 e0       	ldi	r31, 0x00	; 0
    10ea:	7f 2e       	mov	r7, r31
    10ec:	f0 2d       	mov	r31, r0
>>>>>>> .r38
			tmp102.actual	= tmp102GetTemp();
<<<<<<< .mine
    1020:	0f 2e       	mov	r0, r31
    1022:	fb e6       	ldi	r31, 0x6B	; 107
    1024:	4f 2e       	mov	r4, r31
    1026:	f0 e0       	ldi	r31, 0x00	; 0
    1028:	5f 2e       	mov	r5, r31
    102a:	f0 2d       	mov	r31, r0
			
||||||| .r36
    1016:	0f 2e       	mov	r0, r31
    1018:	fb e6       	ldi	r31, 0x6B	; 107
    101a:	8f 2e       	mov	r8, r31
    101c:	f0 e0       	ldi	r31, 0x00	; 0
    101e:	9f 2e       	mov	r9, r31
    1020:	f0 2d       	mov	r31, r0
=======
    10ee:	0f 2e       	mov	r0, r31
    10f0:	fb e6       	ldi	r31, 0x6B	; 107
    10f2:	4f 2e       	mov	r4, r31
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	5f 2e       	mov	r5, r31
    10f8:	f0 2d       	mov	r31, r0
			
>>>>>>> .r38
			sys.i2cBusy = 0; // Multiplexing wieder freigeben
			sys.scrollIsRdy = 0; // Es darf wieder gescrollt werden
		}
		
<<<<<<< .mine
		char tmp[10] = "";
    102c:	1e 01       	movw	r2, r28
    102e:	83 e0       	ldi	r24, 0x03	; 3
    1030:	28 0e       	add	r2, r24
    1032:	31 1c       	adc	r3, r1
		strcpy( out , buildTemperatureString( tmp , sts3x.actual , 0 ) );
		strcat( out , " - " );
    1034:	0f 2e       	mov	r0, r31
    1036:	f0 e2       	ldi	r31, 0x20	; 32
    1038:	8f 2e       	mov	r8, r31
    103a:	fd e2       	ldi	r31, 0x2D	; 45
    103c:	9f 2e       	mov	r9, r31
    103e:	f0 2d       	mov	r31, r0
    1040:	68 94       	set
    1042:	aa 24       	eor	r10, r10
    1044:	a5 f8       	bld	r10, 5
    1046:	b1 2c       	mov	r11, r1
||||||| .r36
		strcpy( out , buildTemperatureString( out , sts3x.actual , 0 ) );
		strcat( out , " - " );
    1022:	0f 2e       	mov	r0, r31
    1024:	f0 e2       	ldi	r31, 0x20	; 32
    1026:	af 2e       	mov	r10, r31
    1028:	fd e2       	ldi	r31, 0x2D	; 45
    102a:	bf 2e       	mov	r11, r31
    102c:	f0 2d       	mov	r31, r0
    102e:	68 94       	set
    1030:	cc 24       	eor	r12, r12
    1032:	c5 f8       	bld	r12, 5
    1034:	d1 2c       	mov	r13, r1
=======
		char tmp[6] = "";
    10fa:	1e 01       	movw	r2, r28
    10fc:	83 e0       	ldi	r24, 0x03	; 3
    10fe:	28 0e       	add	r2, r24
    1100:	31 1c       	adc	r3, r1
 		strcpy( out , buildTemperatureString( tmp , sts3x.actual , 0 ) );
 		strcat( out , " - " );
    1102:	0f 2e       	mov	r0, r31
    1104:	f0 e2       	ldi	r31, 0x20	; 32
    1106:	8f 2e       	mov	r8, r31
    1108:	fd e2       	ldi	r31, 0x2D	; 45
    110a:	9f 2e       	mov	r9, r31
    110c:	f0 2d       	mov	r31, r0
    110e:	68 94       	set
    1110:	aa 24       	eor	r10, r10
    1112:	a5 f8       	bld	r10, 5
    1114:	b1 2c       	mov	r11, r1
	
	sys.scrollIsRdy = 1;
>>>>>>> .r38

<<<<<<< .mine
	sys.scrollIsRdy = 1;

||||||| .r36
	sys.scrollIsRdy = 0;

=======
>>>>>>> .r38
	while (1) 
    {	
		streamPtr	= uartReadRingBuff( streamIn );
<<<<<<< .mine
    1048:	83 e5       	ldi	r24, 0x53	; 83
    104a:	95 e0       	ldi	r25, 0x05	; 5
    104c:	0e 94 49 05 	call	0xa92	; 0xa92 <uartReadRingBuff>
    1050:	90 93 d4 05 	sts	0x05D4, r25	; 0x8005d4 <streamPtr+0x1>
    1054:	80 93 d3 05 	sts	0x05D3, r24	; 0x8005d3 <streamPtr>
||||||| .r36
    1036:	8c e4       	ldi	r24, 0x4C	; 76
    1038:	95 e0       	ldi	r25, 0x05	; 5
    103a:	0e 94 41 05 	call	0xa82	; 0xa82 <uartReadRingBuff>
    103e:	90 93 cd 05 	sts	0x05CD, r25	; 0x8005cd <streamPtr+0x1>
    1042:	80 93 cc 05 	sts	0x05CC, r24	; 0x8005cc <streamPtr>
=======
    1116:	83 e7       	ldi	r24, 0x73	; 115
    1118:	95 e0       	ldi	r25, 0x05	; 5
    111a:	0e 94 5d 05 	call	0xaba	; 0xaba <uartReadRingBuff>
    111e:	90 93 f4 05 	sts	0x05F4, r25	; 0x8005f4 <streamPtr+0x1>
    1122:	80 93 f3 05 	sts	0x05F3, r24	; 0x8005f3 <streamPtr>
>>>>>>> .r38
		
		if ( streamPtr != NULL )
<<<<<<< .mine
    1058:	00 97       	sbiw	r24, 0x00	; 0
    105a:	e9 f1       	breq	.+122    	; 0x10d6 <main+0x116>
||||||| .r36
    1046:	00 97       	sbiw	r24, 0x00	; 0
    1048:	e9 f1       	breq	.+122    	; 0x10c4 <main+0x114>
=======
    1126:	00 97       	sbiw	r24, 0x00	; 0
    1128:	09 f4       	brne	.+2      	; 0x112c <main+0xbc>
    112a:	3f c0       	rjmp	.+126    	; 0x11aa <main+0x13a>
>>>>>>> .r38
		{
<<<<<<< .mine
			uint8_t ParserState = cmdParse( streamPtr , &cmd );
    105c:	69 e2       	ldi	r22, 0x29	; 41
    105e:	76 e0       	ldi	r23, 0x06	; 6
    1060:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <cmdParse>
			// 			cmdBuildAnswer(&LoopBack,LoopBack.MessageID,LoopBack.DataType,LoopBack.Exitcode,LoopBack.DataLength,LoopBack.Data);
			// 			cmdSendAnswer(&LoopBack);
			
			cmd_t Answer;
			
			switch ( ParserState )
    1064:	81 30       	cpi	r24, 0x01	; 1
    1066:	91 f0       	breq	.+36     	; 0x108c <main+0xcc>
    1068:	18 f0       	brcs	.+6      	; 0x1070 <main+0xb0>
    106a:	82 30       	cpi	r24, 0x02	; 2
    106c:	11 f1       	breq	.+68     	; 0x10b2 <main+0xf2>
    106e:	33 c0       	rjmp	.+102    	; 0x10d6 <main+0x116>
||||||| .r36
			if ( !cmdParse( streamPtr , &cmd ) )
    104a:	62 e2       	ldi	r22, 0x22	; 34
    104c:	76 e0       	ldi	r23, 0x06	; 6
    104e:	0e 94 ee 00 	call	0x1dc	; 0x1dc <cmdParse>
    1052:	81 11       	cpse	r24, r1
    1054:	37 c0       	rjmp	.+110    	; 0x10c4 <main+0x114>
=======
			if ( !cmdParse( streamPtr , &cmd ) )
    112c:	69 e4       	ldi	r22, 0x49	; 73
    112e:	76 e0       	ldi	r23, 0x06	; 6
    1130:	0e 94 0a 01 	call	0x214	; 0x214 <cmdParse>
    1134:	81 11       	cpse	r24, r1
    1136:	39 c0       	rjmp	.+114    	; 0x11aa <main+0x13a>
>>>>>>> .r38
			{
<<<<<<< .mine
				case 0:
||||||| .r36
				if( cmd.inCrc == cmd.outCrc && (cmd.id < sizeof(cmdTab) / sizeof(*cmdTab)) )
    1056:	e2 e2       	ldi	r30, 0x22	; 34
    1058:	f6 e0       	ldi	r31, 0x06	; 6
    105a:	95 81       	ldd	r25, Z+5	; 0x05
    105c:	86 81       	ldd	r24, Z+6	; 0x06
    105e:	98 13       	cpse	r25, r24
    1060:	1a c0       	rjmp	.+52     	; 0x1096 <main+0xe6>
    1062:	e0 91 25 06 	lds	r30, 0x0625	; 0x800625 <cmd+0x3>
    1066:	e7 30       	cpi	r30, 0x07	; 7
    1068:	b0 f4       	brcc	.+44     	; 0x1096 <main+0xe6>
=======
				if( cmd.inCrc == cmd.outCrc && (cmd.id < sizeof(cmdTab) / sizeof(*cmdTab)) )
    1138:	e9 e4       	ldi	r30, 0x49	; 73
    113a:	f6 e0       	ldi	r31, 0x06	; 6
    113c:	95 81       	ldd	r25, Z+5	; 0x05
    113e:	86 81       	ldd	r24, Z+6	; 0x06
    1140:	98 13       	cpse	r25, r24
    1142:	1b c0       	rjmp	.+54     	; 0x117a <main+0x10a>
    1144:	e0 91 4c 06 	lds	r30, 0x064C	; 0x80064c <cmd+0x3>
    1148:	e8 30       	cpi	r30, 0x08	; 8
    114a:	b8 f4       	brcc	.+46     	; 0x117a <main+0x10a>
>>>>>>> .r38
				{
<<<<<<< .mine
					cmdTab[cmd.MessageID].fnc( &cmd );
    1070:	e0 91 2b 06 	lds	r30, 0x062B	; 0x80062b <cmd+0x2>
    1074:	f0 e0       	ldi	r31, 0x00	; 0
    1076:	ee 0f       	add	r30, r30
    1078:	ff 1f       	adc	r31, r31
    107a:	ec 50       	subi	r30, 0x0C	; 12
    107c:	ff 4f       	sbci	r31, 0xFF	; 255
    107e:	01 90       	ld	r0, Z+
    1080:	f0 81       	ld	r31, Z
    1082:	e0 2d       	mov	r30, r0
    1084:	89 e2       	ldi	r24, 0x29	; 41
    1086:	96 e0       	ldi	r25, 0x06	; 6
    1088:	09 95       	icall
				}break;
    108a:	25 c0       	rjmp	.+74     	; 0x10d6 <main+0x116>
				
				case 1: // Kein Start gefunden
||||||| .r36
					cmdTab[cmd.id].fnc( &cmd );
    106a:	f0 e0       	ldi	r31, 0x00	; 0
    106c:	ee 0f       	add	r30, r30
    106e:	ff 1f       	adc	r31, r31
    1070:	e2 51       	subi	r30, 0x12	; 18
    1072:	ff 4f       	sbci	r31, 0xFF	; 255
    1074:	01 90       	ld	r0, Z+
    1076:	f0 81       	ld	r31, Z
    1078:	e0 2d       	mov	r30, r0
    107a:	82 e2       	ldi	r24, 0x22	; 34
    107c:	96 e0       	ldi	r25, 0x06	; 6
    107e:	09 95       	icall
					sys.cmdCounter++;
    1080:	89 85       	ldd	r24, Y+9	; 0x09
    1082:	9a 85       	ldd	r25, Y+10	; 0x0a
    1084:	01 96       	adiw	r24, 0x01	; 1
    1086:	9a 87       	std	Y+10, r25	; 0x0a
    1088:	89 87       	std	Y+9, r24	; 0x09
					sys.crc.okay++;
    108a:	8f 81       	ldd	r24, Y+7	; 0x07
    108c:	98 85       	ldd	r25, Y+8	; 0x08
    108e:	01 96       	adiw	r24, 0x01	; 1
    1090:	98 87       	std	Y+8, r25	; 0x08
    1092:	8f 83       	std	Y+7, r24	; 0x07
    1094:	17 c0       	rjmp	.+46     	; 0x10c4 <main+0x114>
				}else
=======
					cmdTab[cmd.id].fnc( &cmd );
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	ee 0f       	add	r30, r30
    1150:	ff 1f       	adc	r31, r31
    1152:	ee 5f       	subi	r30, 0xFE	; 254
    1154:	fe 4f       	sbci	r31, 0xFE	; 254
    1156:	01 90       	ld	r0, Z+
    1158:	f0 81       	ld	r31, Z
    115a:	e0 2d       	mov	r30, r0
    115c:	89 e4       	ldi	r24, 0x49	; 73
    115e:	96 e0       	ldi	r25, 0x06	; 6
    1160:	09 95       	icall
					sys.cmdCounter++;
    1162:	f6 01       	movw	r30, r12
    1164:	81 85       	ldd	r24, Z+9	; 0x09
    1166:	92 85       	ldd	r25, Z+10	; 0x0a
    1168:	01 96       	adiw	r24, 0x01	; 1
    116a:	92 87       	std	Z+10, r25	; 0x0a
    116c:	81 87       	std	Z+9, r24	; 0x09
					sys.crc.okay++;
    116e:	87 81       	ldd	r24, Z+7	; 0x07
    1170:	90 85       	ldd	r25, Z+8	; 0x08
    1172:	01 96       	adiw	r24, 0x01	; 1
    1174:	90 87       	std	Z+8, r25	; 0x08
    1176:	87 83       	std	Z+7, r24	; 0x07
    1178:	18 c0       	rjmp	.+48     	; 0x11aa <main+0x13a>
				}else
>>>>>>> .r38
				{
<<<<<<< .mine
					cmdBuildAnswer( &Answer , ID_APPLICATION , DATA_TYP_STRING , ParserState , 8 , (uint8_t*)"NO_START" );
    108c:	0f 2e       	mov	r0, r31
    108e:	f1 ee       	ldi	r31, 0xE1	; 225
    1090:	ef 2e       	mov	r14, r31
    1092:	f0 e0       	ldi	r31, 0x00	; 0
    1094:	ff 2e       	mov	r15, r31
    1096:	f0 2d       	mov	r31, r0
    1098:	08 e0       	ldi	r16, 0x08	; 8
    109a:	21 e0       	ldi	r18, 0x01	; 1
    109c:	44 e0       	ldi	r20, 0x04	; 4
    109e:	6f ef       	ldi	r22, 0xFF	; 255
    10a0:	ce 01       	movw	r24, r28
    10a2:	01 96       	adiw	r24, 0x01	; 1
    10a4:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
					cmdSendAnswer( &Answer );
    10a8:	ce 01       	movw	r24, r28
    10aa:	01 96       	adiw	r24, 0x01	; 1
    10ac:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
				}break;
    10b0:	12 c0       	rjmp	.+36     	; 0x10d6 <main+0x116>
||||||| .r36
					cmdBuildAnswer( &cmd , ID_APPLICATION , DATA_TYP_STRING , 0 , 7 , (uint8_t*)"cmd_bad" );
    1096:	0f 2e       	mov	r0, r31
    1098:	f6 ee       	ldi	r31, 0xE6	; 230
    109a:	ef 2e       	mov	r14, r31
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	ff 2e       	mov	r15, r31
    10a0:	f0 2d       	mov	r31, r0
    10a2:	07 e0       	ldi	r16, 0x07	; 7
    10a4:	20 e0       	ldi	r18, 0x00	; 0
    10a6:	44 e0       	ldi	r20, 0x04	; 4
    10a8:	6f ef       	ldi	r22, 0xFF	; 255
    10aa:	82 e2       	ldi	r24, 0x22	; 34
    10ac:	96 e0       	ldi	r25, 0x06	; 6
    10ae:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <cmdBuildAnswer>
					cmdSendAnswer( &cmd );
    10b2:	82 e2       	ldi	r24, 0x22	; 34
    10b4:	96 e0       	ldi	r25, 0x06	; 6
    10b6:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <cmdSendAnswer>
					sys.crc.error++;
    10ba:	8d 81       	ldd	r24, Y+5	; 0x05
    10bc:	9e 81       	ldd	r25, Y+6	; 0x06
    10be:	01 96       	adiw	r24, 0x01	; 1
    10c0:	9e 83       	std	Y+6, r25	; 0x06
    10c2:	8d 83       	std	Y+5, r24	; 0x05
				}
=======
					cmdBuildAnswer( &cmd , ID_APPLICATION , DATA_TYP_STRING , 0 , 7 , (uint8_t*)"cmd_bad" );
    117a:	0f 2e       	mov	r0, r31
    117c:	fa ef       	ldi	r31, 0xFA	; 250
    117e:	ef 2e       	mov	r14, r31
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	ff 2e       	mov	r15, r31
    1184:	f0 2d       	mov	r31, r0
    1186:	07 e0       	ldi	r16, 0x07	; 7
    1188:	20 e0       	ldi	r18, 0x00	; 0
    118a:	44 e0       	ldi	r20, 0x04	; 4
    118c:	6f ef       	ldi	r22, 0xFF	; 255
    118e:	89 e4       	ldi	r24, 0x49	; 73
    1190:	96 e0       	ldi	r25, 0x06	; 6
    1192:	0e 94 ef 01 	call	0x3de	; 0x3de <cmdBuildAnswer>
					cmdSendAnswer( &cmd );
    1196:	89 e4       	ldi	r24, 0x49	; 73
    1198:	96 e0       	ldi	r25, 0x06	; 6
    119a:	0e 94 fd 01 	call	0x3fa	; 0x3fa <cmdSendAnswer>
					sys.crc.error++;
    119e:	f6 01       	movw	r30, r12
    11a0:	85 81       	ldd	r24, Z+5	; 0x05
    11a2:	96 81       	ldd	r25, Z+6	; 0x06
    11a4:	01 96       	adiw	r24, 0x01	; 1
    11a6:	96 83       	std	Z+6, r25	; 0x06
    11a8:	85 83       	std	Z+5, r24	; 0x05
				}
>>>>>>> .r38
				
				case 2: // Checksummen fehler
				{
					cmdBuildAnswer( &Answer , ID_APPLICATION , DATA_TYP_STRING , ParserState , 9 , (uint8_t*)"CRC_ERROR" );
    10b2:	0f 2e       	mov	r0, r31
    10b4:	fa ee       	ldi	r31, 0xEA	; 234
    10b6:	ef 2e       	mov	r14, r31
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	ff 2e       	mov	r15, r31
    10bc:	f0 2d       	mov	r31, r0
    10be:	09 e0       	ldi	r16, 0x09	; 9
    10c0:	22 e0       	ldi	r18, 0x02	; 2
    10c2:	44 e0       	ldi	r20, 0x04	; 4
    10c4:	6f ef       	ldi	r22, 0xFF	; 255
    10c6:	ce 01       	movw	r24, r28
    10c8:	01 96       	adiw	r24, 0x01	; 1
    10ca:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <cmdBuildAnswer>
					cmdSendAnswer( &Answer );
    10ce:	ce 01       	movw	r24, r28
    10d0:	01 96       	adiw	r24, 0x01	; 1
    10d2:	0e 94 e7 01 	call	0x3ce	; 0x3ce <cmdSendAnswer>
				}break;
			}			
		}

		if ( sys.scrollIsRdy )
<<<<<<< .mine
    10d6:	f6 01       	movw	r30, r12
    10d8:	84 81       	ldd	r24, Z+4	; 0x04
    10da:	88 23       	and	r24, r24
    10dc:	b1 f0       	breq	.+44     	; 0x110a <main+0x14a>
||||||| .r36
    10c4:	8c 81       	ldd	r24, Y+4	; 0x04
    10c6:	88 23       	and	r24, r24
    10c8:	a9 f0       	breq	.+42     	; 0x10f4 <main+0x144>
=======
    11aa:	f6 01       	movw	r30, r12
    11ac:	84 81       	ldd	r24, Z+4	; 0x04
    11ae:	88 23       	and	r24, r24
    11b0:	b1 f0       	breq	.+44     	; 0x11de <main+0x16e>
>>>>>>> .r38
		{
			sys.i2cBusy = 1; // Multiplexing unterbrechen
<<<<<<< .mine
    10de:	80 81       	ld	r24, Z
    10e0:	81 60       	ori	r24, 0x01	; 1
    10e2:	80 83       	st	Z, r24
||||||| .r36
    10ca:	88 81       	ld	r24, Y
    10cc:	81 60       	ori	r24, 0x01	; 1
    10ce:	88 83       	st	Y, r24
=======
    11b2:	80 81       	ld	r24, Z
    11b4:	81 60       	ori	r24, 0x01	; 1
    11b6:	80 83       	st	Z, r24
>>>>>>> .r38
			
			sts3x.actual	= sts3xGetTemp();
<<<<<<< .mine
    10e4:	0e 94 50 04 	call	0x8a0	; 0x8a0 <sts3xGetTemp>
    10e8:	f3 01       	movw	r30, r6
    10ea:	82 83       	std	Z+2, r24	; 0x02
||||||| .r36
    10d0:	0e 94 48 04 	call	0x890	; 0x890 <sts3xGetTemp>
    10d4:	f3 01       	movw	r30, r6
    10d6:	82 83       	std	Z+2, r24	; 0x02
=======
    11b8:	0e 94 64 04 	call	0x8c8	; 0x8c8 <sts3xGetTemp>
    11bc:	f3 01       	movw	r30, r6
    11be:	82 83       	std	Z+2, r24	; 0x02
>>>>>>> .r38
			tmp102.actual	= tmp102GetTemp();
<<<<<<< .mine
    10ec:	0e 94 90 04 	call	0x920	; 0x920 <tmp102GetTemp>
    10f0:	f2 01       	movw	r30, r4
    10f2:	82 83       	std	Z+2, r24	; 0x02
||||||| .r36
    10d8:	0e 94 88 04 	call	0x910	; 0x910 <tmp102GetTemp>
    10dc:	f4 01       	movw	r30, r8
    10de:	82 83       	std	Z+2, r24	; 0x02
=======
    11c0:	0e 94 a4 04 	call	0x948	; 0x948 <tmp102GetTemp>
    11c4:	f2 01       	movw	r30, r4
    11c6:	82 83       	std	Z+2, r24	; 0x02
>>>>>>> .r38
			checkTempSwell();
<<<<<<< .mine
    10f4:	0e 94 38 07 	call	0xe70	; 0xe70 <checkTempSwell>
||||||| .r36
    10e0:	0e 94 30 07 	call	0xe60	; 0xe60 <checkTempSwell>
=======
    11c8:	0e 94 90 07 	call	0xf20	; 0xf20 <checkTempSwell>
>>>>>>> .r38
			
			rtcGetData( &rtc );
<<<<<<< .mine
    10f8:	8c e1       	ldi	r24, 0x1C	; 28
    10fa:	96 e0       	ldi	r25, 0x06	; 6
    10fc:	0e 94 8c 03 	call	0x718	; 0x718 <rtcGetData>
||||||| .r36
    10e4:	85 e1       	ldi	r24, 0x15	; 21
    10e6:	96 e0       	ldi	r25, 0x06	; 6
    10e8:	0e 94 84 03 	call	0x708	; 0x708 <rtcGetData>
=======
    11cc:	8c e3       	ldi	r24, 0x3C	; 60
    11ce:	96 e0       	ldi	r25, 0x06	; 6
    11d0:	0e 94 a0 03 	call	0x740	; 0x740 <rtcGetData>
>>>>>>> .r38
			
			sys.i2cBusy = 0; // Multiplexing wieder freigeben
<<<<<<< .mine
    1100:	f6 01       	movw	r30, r12
    1102:	80 81       	ld	r24, Z
    1104:	8e 7f       	andi	r24, 0xFE	; 254
    1106:	80 83       	st	Z, r24
||||||| .r36
    10ec:	88 81       	ld	r24, Y
    10ee:	8e 7f       	andi	r24, 0xFE	; 254
    10f0:	88 83       	st	Y, r24
=======
    11d4:	f6 01       	movw	r30, r12
    11d6:	80 81       	ld	r24, Z
    11d8:	8e 7f       	andi	r24, 0xFE	; 254
    11da:	80 83       	st	Z, r24
>>>>>>> .r38
			sys.scrollIsRdy = 0; // Es darf wieder gescrollt werden
<<<<<<< .mine
    1108:	14 82       	std	Z+4, r1	; 0x04
||||||| .r36
    10f2:	1c 82       	std	Y+4, r1	; 0x04
=======
    11dc:	14 82       	std	Z+4, r1	; 0x04
>>>>>>> .r38
		}
		
<<<<<<< .mine
		char tmp[10] = "";
    110a:	1a 82       	std	Y+2, r1	; 0x02
    110c:	19 82       	std	Y+1, r1	; 0x01
    110e:	88 e0       	ldi	r24, 0x08	; 8
    1110:	f1 01       	movw	r30, r2
    1112:	11 92       	st	Z+, r1
    1114:	8a 95       	dec	r24
    1116:	e9 f7       	brne	.-6      	; 0x1112 <main+0x152>
		strcpy( out , buildTemperatureString( tmp , sts3x.actual , 0 ) );
    1118:	40 e0       	ldi	r20, 0x00	; 0
    111a:	f3 01       	movw	r30, r6
    111c:	62 81       	ldd	r22, Z+2	; 0x02
    111e:	ce 01       	movw	r24, r28
    1120:	01 96       	adiw	r24, 0x01	; 1
    1122:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <buildTemperatureString>
    1126:	bc 01       	movw	r22, r24
    1128:	85 ed       	ldi	r24, 0xD5	; 213
    112a:	95 e0       	ldi	r25, 0x05	; 5
    112c:	0e 94 8e 0b 	call	0x171c	; 0x171c <strcpy>
		strcat( out , " - " );
    1130:	05 ed       	ldi	r16, 0xD5	; 213
    1132:	15 e0       	ldi	r17, 0x05	; 5
    1134:	f8 01       	movw	r30, r16
    1136:	01 90       	ld	r0, Z+
    1138:	00 20       	and	r0, r0
    113a:	e9 f7       	brne	.-6      	; 0x1136 <main+0x176>
    113c:	31 97       	sbiw	r30, 0x01	; 1
    113e:	91 82       	std	Z+1, r9	; 0x01
    1140:	80 82       	st	Z, r8
    1142:	b3 82       	std	Z+3, r11	; 0x03
    1144:	a2 82       	std	Z+2, r10	; 0x02
		strcat( out , buildTemperatureString( tmp , tmp102.actual , 1 ) );
    1146:	41 e0       	ldi	r20, 0x01	; 1
    1148:	f2 01       	movw	r30, r4
    114a:	62 81       	ldd	r22, Z+2	; 0x02
    114c:	ce 01       	movw	r24, r28
    114e:	01 96       	adiw	r24, 0x01	; 1
    1150:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <buildTemperatureString>
    1154:	bc 01       	movw	r22, r24
    1156:	c8 01       	movw	r24, r16
    1158:	0e 94 83 0b 	call	0x1706	; 0x1706 <strcat>
		strcat( out , " - " );
    115c:	f8 01       	movw	r30, r16
    115e:	01 90       	ld	r0, Z+
    1160:	00 20       	and	r0, r0
    1162:	e9 f7       	brne	.-6      	; 0x115e <main+0x19e>
    1164:	31 97       	sbiw	r30, 0x01	; 1
    1166:	91 82       	std	Z+1, r9	; 0x01
    1168:	80 82       	st	Z, r8
    116a:	b3 82       	std	Z+3, r11	; 0x03
    116c:	a2 82       	std	Z+2, r10	; 0x02
		strcat( out , timeBcdToStr( rtc.hour , rtc.minute , rtc.second ) );
    116e:	ec e1       	ldi	r30, 0x1C	; 28
    1170:	f6 e0       	ldi	r31, 0x06	; 6
    1172:	40 81       	ld	r20, Z
    1174:	61 81       	ldd	r22, Z+1	; 0x01
    1176:	82 81       	ldd	r24, Z+2	; 0x02
    1178:	0e 94 1a 02 	call	0x434	; 0x434 <timeBcdToStr>
    117c:	bc 01       	movw	r22, r24
    117e:	c8 01       	movw	r24, r16
    1180:	0e 94 83 0b 	call	0x1706	; 0x1706 <strcat>
		scrollMessage( out , 2000 , 0 );		
    1184:	40 e0       	ldi	r20, 0x00	; 0
    1186:	60 ed       	ldi	r22, 0xD0	; 208
    1188:	77 e0       	ldi	r23, 0x07	; 7
    118a:	c8 01       	movw	r24, r16
    118c:	0e 94 76 07 	call	0xeec	; 0xeec <scrollMessage>
||||||| .r36
		strcpy( out , buildTemperatureString( out , sts3x.actual , 0 ) );
    10f4:	40 e0       	ldi	r20, 0x00	; 0
    10f6:	f3 01       	movw	r30, r6
    10f8:	62 81       	ldd	r22, Z+2	; 0x02
    10fa:	8e ec       	ldi	r24, 0xCE	; 206
    10fc:	95 e0       	ldi	r25, 0x05	; 5
    10fe:	0e 94 53 02 	call	0x4a6	; 0x4a6 <buildTemperatureString>
    1102:	bc 01       	movw	r22, r24
    1104:	8e ec       	ldi	r24, 0xCE	; 206
    1106:	95 e0       	ldi	r25, 0x05	; 5
    1108:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <strcpy>
		strcat( out , " - " );
    110c:	0e ec       	ldi	r16, 0xCE	; 206
    110e:	15 e0       	ldi	r17, 0x05	; 5
    1110:	f8 01       	movw	r30, r16
    1112:	01 90       	ld	r0, Z+
    1114:	00 20       	and	r0, r0
    1116:	e9 f7       	brne	.-6      	; 0x1112 <main+0x162>
    1118:	31 97       	sbiw	r30, 0x01	; 1
    111a:	b1 82       	std	Z+1, r11	; 0x01
    111c:	a0 82       	st	Z, r10
    111e:	d3 82       	std	Z+3, r13	; 0x03
    1120:	c2 82       	std	Z+2, r12	; 0x02
		strcat( out , buildTemperatureString( out , tmp102.actual , 1 ) );
    1122:	41 e0       	ldi	r20, 0x01	; 1
    1124:	f4 01       	movw	r30, r8
    1126:	62 81       	ldd	r22, Z+2	; 0x02
    1128:	c8 01       	movw	r24, r16
    112a:	0e 94 53 02 	call	0x4a6	; 0x4a6 <buildTemperatureString>
    112e:	bc 01       	movw	r22, r24
    1130:	c8 01       	movw	r24, r16
    1132:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <strcat>
		strcat( out , " - " );
    1136:	f8 01       	movw	r30, r16
    1138:	01 90       	ld	r0, Z+
    113a:	00 20       	and	r0, r0
    113c:	e9 f7       	brne	.-6      	; 0x1138 <main+0x188>
    113e:	31 97       	sbiw	r30, 0x01	; 1
    1140:	b1 82       	std	Z+1, r11	; 0x01
    1142:	a0 82       	st	Z, r10
    1144:	d3 82       	std	Z+3, r13	; 0x03
    1146:	c2 82       	std	Z+2, r12	; 0x02
		strcat( out , timeBcdToStr( rtc.hour , rtc.minute , rtc.second ) );
    1148:	e5 e1       	ldi	r30, 0x15	; 21
    114a:	f6 e0       	ldi	r31, 0x06	; 6
    114c:	40 81       	ld	r20, Z
    114e:	61 81       	ldd	r22, Z+1	; 0x01
    1150:	82 81       	ldd	r24, Z+2	; 0x02
    1152:	0e 94 12 02 	call	0x424	; 0x424 <timeBcdToStr>
    1156:	bc 01       	movw	r22, r24
    1158:	c8 01       	movw	r24, r16
    115a:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <strcat>
		scrollMessage( out , 2000 , 0 );		
    115e:	40 e0       	ldi	r20, 0x00	; 0
    1160:	60 ed       	ldi	r22, 0xD0	; 208
    1162:	77 e0       	ldi	r23, 0x07	; 7
    1164:	c8 01       	movw	r24, r16
    1166:	0e 94 6e 07 	call	0xedc	; 0xedc <scrollMessage>
=======
		char tmp[6] = "";
    11de:	1a 82       	std	Y+2, r1	; 0x02
    11e0:	19 82       	std	Y+1, r1	; 0x01
    11e2:	84 e0       	ldi	r24, 0x04	; 4
    11e4:	f1 01       	movw	r30, r2
    11e6:	11 92       	st	Z+, r1
    11e8:	8a 95       	dec	r24
    11ea:	e9 f7       	brne	.-6      	; 0x11e6 <main+0x176>
 		strcpy( out , buildTemperatureString( tmp , sts3x.actual , 0 ) );
    11ec:	40 e0       	ldi	r20, 0x00	; 0
    11ee:	f3 01       	movw	r30, r6
    11f0:	62 81       	ldd	r22, Z+2	; 0x02
    11f2:	ce 01       	movw	r24, r28
    11f4:	01 96       	adiw	r24, 0x01	; 1
    11f6:	0e 94 6f 02 	call	0x4de	; 0x4de <buildTemperatureString>
    11fa:	bc 01       	movw	r22, r24
    11fc:	85 ef       	ldi	r24, 0xF5	; 245
    11fe:	95 e0       	ldi	r25, 0x05	; 5
    1200:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <strcpy>
 		strcat( out , " - " );
    1204:	05 ef       	ldi	r16, 0xF5	; 245
    1206:	15 e0       	ldi	r17, 0x05	; 5
    1208:	f8 01       	movw	r30, r16
    120a:	01 90       	ld	r0, Z+
    120c:	00 20       	and	r0, r0
    120e:	e9 f7       	brne	.-6      	; 0x120a <main+0x19a>
    1210:	31 97       	sbiw	r30, 0x01	; 1
    1212:	91 82       	std	Z+1, r9	; 0x01
    1214:	80 82       	st	Z, r8
    1216:	b3 82       	std	Z+3, r11	; 0x03
    1218:	a2 82       	std	Z+2, r10	; 0x02
 		strcat( out , buildTemperatureString( tmp , tmp102.actual , 1 ) );
    121a:	41 e0       	ldi	r20, 0x01	; 1
    121c:	f2 01       	movw	r30, r4
    121e:	62 81       	ldd	r22, Z+2	; 0x02
    1220:	ce 01       	movw	r24, r28
    1222:	01 96       	adiw	r24, 0x01	; 1
    1224:	0e 94 6f 02 	call	0x4de	; 0x4de <buildTemperatureString>
    1228:	bc 01       	movw	r22, r24
    122a:	c8 01       	movw	r24, r16
    122c:	0e 94 ed 0b 	call	0x17da	; 0x17da <strcat>
 		strcat( out , " - " );
    1230:	f8 01       	movw	r30, r16
    1232:	01 90       	ld	r0, Z+
    1234:	00 20       	and	r0, r0
    1236:	e9 f7       	brne	.-6      	; 0x1232 <main+0x1c2>
    1238:	31 97       	sbiw	r30, 0x01	; 1
    123a:	91 82       	std	Z+1, r9	; 0x01
    123c:	80 82       	st	Z, r8
    123e:	b3 82       	std	Z+3, r11	; 0x03
    1240:	a2 82       	std	Z+2, r10	; 0x02
 		strcat( out , timeBcdToStr( rtc.hour , rtc.minute , rtc.second ) );
    1242:	ec e3       	ldi	r30, 0x3C	; 60
    1244:	f6 e0       	ldi	r31, 0x06	; 6
    1246:	40 81       	ld	r20, Z
    1248:	61 81       	ldd	r22, Z+1	; 0x01
    124a:	82 81       	ldd	r24, Z+2	; 0x02
    124c:	0e 94 2e 02 	call	0x45c	; 0x45c <timeBcdToStr>
    1250:	bc 01       	movw	r22, r24
    1252:	c8 01       	movw	r24, r16
    1254:	0e 94 ed 0b 	call	0x17da	; 0x17da <strcat>
 		scrollMessage( out , 1500 , 0 );		
    1258:	40 e0       	ldi	r20, 0x00	; 0
    125a:	6c ed       	ldi	r22, 0xDC	; 220
    125c:	75 e0       	ldi	r23, 0x05	; 5
    125e:	c8 01       	movw	r24, r16
    1260:	0e 94 ce 07 	call	0xf9c	; 0xf9c <scrollMessage>
>>>>>>> .r38
    }
<<<<<<< .mine
    1190:	5b cf       	rjmp	.-330    	; 0x1048 <main+0x88>
||||||| .r36
    116a:	65 cf       	rjmp	.-310    	; 0x1036 <main+0x86>
=======
    1264:	58 cf       	rjmp	.-336    	; 0x1116 <main+0xa6>
>>>>>>> .r38

<<<<<<< .mine
00001192 <__vector_7>:
||||||| .r36
0000116c <__vector_7>:
=======
00001266 <__vector_7>:
>>>>>>> .r38
}

/* live the CPU?*/
ISR(TIMER1_COMPA_vect)
{
<<<<<<< .mine
    1192:	1f 92       	push	r1
    1194:	0f 92       	push	r0
    1196:	0f b6       	in	r0, 0x3f	; 63
    1198:	0f 92       	push	r0
    119a:	11 24       	eor	r1, r1
    119c:	2f 93       	push	r18
    119e:	3f 93       	push	r19
    11a0:	4f 93       	push	r20
    11a2:	5f 93       	push	r21
    11a4:	6f 93       	push	r22
    11a6:	7f 93       	push	r23
    11a8:	8f 93       	push	r24
    11aa:	9f 93       	push	r25
    11ac:	af 93       	push	r26
    11ae:	bf 93       	push	r27
    11b0:	ef 93       	push	r30
    11b2:	ff 93       	push	r31
||||||| .r36
    116c:	1f 92       	push	r1
    116e:	0f 92       	push	r0
    1170:	0f b6       	in	r0, 0x3f	; 63
    1172:	0f 92       	push	r0
    1174:	11 24       	eor	r1, r1
    1176:	2f 93       	push	r18
    1178:	3f 93       	push	r19
    117a:	4f 93       	push	r20
    117c:	5f 93       	push	r21
    117e:	6f 93       	push	r22
    1180:	7f 93       	push	r23
    1182:	8f 93       	push	r24
    1184:	9f 93       	push	r25
    1186:	af 93       	push	r26
    1188:	bf 93       	push	r27
    118a:	ef 93       	push	r30
    118c:	ff 93       	push	r31
=======
    1266:	1f 92       	push	r1
    1268:	0f 92       	push	r0
    126a:	0f b6       	in	r0, 0x3f	; 63
    126c:	0f 92       	push	r0
    126e:	11 24       	eor	r1, r1
    1270:	2f 93       	push	r18
    1272:	3f 93       	push	r19
    1274:	4f 93       	push	r20
    1276:	5f 93       	push	r21
    1278:	6f 93       	push	r22
    127a:	7f 93       	push	r23
    127c:	8f 93       	push	r24
    127e:	9f 93       	push	r25
    1280:	af 93       	push	r26
    1282:	bf 93       	push	r27
    1284:	ef 93       	push	r30
    1286:	ff 93       	push	r31
>>>>>>> .r38
	static uint32_t stateLED = 0;
	sys.scroll++;
<<<<<<< .mine
    11b4:	e1 e1       	ldi	r30, 0x11	; 17
    11b6:	f6 e0       	ldi	r31, 0x06	; 6
    11b8:	82 81       	ldd	r24, Z+2	; 0x02
    11ba:	93 81       	ldd	r25, Z+3	; 0x03
    11bc:	01 96       	adiw	r24, 0x01	; 1
    11be:	93 83       	std	Z+3, r25	; 0x03
    11c0:	82 83       	std	Z+2, r24	; 0x02
||||||| .r36
    118e:	ea e0       	ldi	r30, 0x0A	; 10
    1190:	f6 e0       	ldi	r31, 0x06	; 6
    1192:	82 81       	ldd	r24, Z+2	; 0x02
    1194:	93 81       	ldd	r25, Z+3	; 0x03
    1196:	01 96       	adiw	r24, 0x01	; 1
    1198:	93 83       	std	Z+3, r25	; 0x03
    119a:	82 83       	std	Z+2, r24	; 0x02
=======
    1288:	e1 e3       	ldi	r30, 0x31	; 49
    128a:	f6 e0       	ldi	r31, 0x06	; 6
    128c:	82 81       	ldd	r24, Z+2	; 0x02
    128e:	93 81       	ldd	r25, Z+3	; 0x03
    1290:	01 96       	adiw	r24, 0x01	; 1
    1292:	93 83       	std	Z+3, r25	; 0x03
    1294:	82 83       	std	Z+2, r24	; 0x02
>>>>>>> .r38
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    11c2:	80 91 4f 05 	lds	r24, 0x054F	; 0x80054f <stateLED.2700>
    11c6:	90 91 50 05 	lds	r25, 0x0550	; 0x800550 <stateLED.2700+0x1>
    11ca:	a0 91 51 05 	lds	r26, 0x0551	; 0x800551 <stateLED.2700+0x2>
    11ce:	b0 91 52 05 	lds	r27, 0x0552	; 0x800552 <stateLED.2700+0x3>
    11d2:	01 96       	adiw	r24, 0x01	; 1
    11d4:	a1 1d       	adc	r26, r1
    11d6:	b1 1d       	adc	r27, r1
||||||| .r36
    119c:	80 91 48 05 	lds	r24, 0x0548	; 0x800548 <stateLED.2695>
    11a0:	90 91 49 05 	lds	r25, 0x0549	; 0x800549 <stateLED.2695+0x1>
    11a4:	a0 91 4a 05 	lds	r26, 0x054A	; 0x80054a <stateLED.2695+0x2>
    11a8:	b0 91 4b 05 	lds	r27, 0x054B	; 0x80054b <stateLED.2695+0x3>
    11ac:	01 96       	adiw	r24, 0x01	; 1
    11ae:	a1 1d       	adc	r26, r1
    11b0:	b1 1d       	adc	r27, r1
=======
    1296:	80 91 6f 05 	lds	r24, 0x056F	; 0x80056f <stateLED.2711>
    129a:	90 91 70 05 	lds	r25, 0x0570	; 0x800570 <stateLED.2711+0x1>
    129e:	a0 91 71 05 	lds	r26, 0x0571	; 0x800571 <stateLED.2711+0x2>
    12a2:	b0 91 72 05 	lds	r27, 0x0572	; 0x800572 <stateLED.2711+0x3>
    12a6:	01 96       	adiw	r24, 0x01	; 1
    12a8:	a1 1d       	adc	r26, r1
    12aa:	b1 1d       	adc	r27, r1
>>>>>>> .r38
	OCR1A   = ( (uint16_t)( F_CPU / 1 / 8000 ) );	
}

uint16_t checkMaxValue( uint16_t val , uint16_t max )
{
	if( val > max )
<<<<<<< .mine
    11d8:	81 31       	cpi	r24, 0x11	; 17
    11da:	27 e2       	ldi	r18, 0x27	; 39
    11dc:	92 07       	cpc	r25, r18
    11de:	08 f0       	brcs	.+2      	; 0x11e2 <__vector_7+0x50>
    11e0:	62 c0       	rjmp	.+196    	; 0x12a6 <__vector_7+0x114>
    11e2:	aa 27       	eor	r26, r26
    11e4:	bb 27       	eor	r27, r27
||||||| .r36
    11b2:	81 31       	cpi	r24, 0x11	; 17
    11b4:	27 e2       	ldi	r18, 0x27	; 39
    11b6:	92 07       	cpc	r25, r18
    11b8:	08 f0       	brcs	.+2      	; 0x11bc <__vector_7+0x50>
    11ba:	62 c0       	rjmp	.+196    	; 0x1280 <__vector_7+0x114>
    11bc:	aa 27       	eor	r26, r26
    11be:	bb 27       	eor	r27, r27
=======
    12ac:	81 31       	cpi	r24, 0x11	; 17
    12ae:	27 e2       	ldi	r18, 0x27	; 39
    12b0:	92 07       	cpc	r25, r18
    12b2:	08 f0       	brcs	.+2      	; 0x12b6 <__vector_7+0x50>
    12b4:	62 c0       	rjmp	.+196    	; 0x137a <__vector_7+0x114>
    12b6:	aa 27       	eor	r26, r26
    12b8:	bb 27       	eor	r27, r27
>>>>>>> .r38
	sys.scroll++;
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    11e6:	80 93 4f 05 	sts	0x054F, r24	; 0x80054f <stateLED.2700>
    11ea:	90 93 50 05 	sts	0x0550, r25	; 0x800550 <stateLED.2700+0x1>
    11ee:	a0 93 51 05 	sts	0x0551, r26	; 0x800551 <stateLED.2700+0x2>
    11f2:	b0 93 52 05 	sts	0x0552, r27	; 0x800552 <stateLED.2700+0x3>
||||||| .r36
    11c0:	80 93 48 05 	sts	0x0548, r24	; 0x800548 <stateLED.2695>
    11c4:	90 93 49 05 	sts	0x0549, r25	; 0x800549 <stateLED.2695+0x1>
    11c8:	a0 93 4a 05 	sts	0x054A, r26	; 0x80054a <stateLED.2695+0x2>
    11cc:	b0 93 4b 05 	sts	0x054B, r27	; 0x80054b <stateLED.2695+0x3>
=======
    12ba:	80 93 6f 05 	sts	0x056F, r24	; 0x80056f <stateLED.2711>
    12be:	90 93 70 05 	sts	0x0570, r25	; 0x800570 <stateLED.2711+0x1>
    12c2:	a0 93 71 05 	sts	0x0571, r26	; 0x800571 <stateLED.2711+0x2>
    12c6:	b0 93 72 05 	sts	0x0572, r27	; 0x800572 <stateLED.2711+0x3>
>>>>>>> .r38
	
	if ( stateLED <= 200 )
<<<<<<< .mine
    11f6:	89 3c       	cpi	r24, 0xC9	; 201
    11f8:	91 05       	cpc	r25, r1
    11fa:	a1 05       	cpc	r26, r1
    11fc:	b1 05       	cpc	r27, r1
    11fe:	10 f4       	brcc	.+4      	; 0x1204 <__vector_7+0x72>
||||||| .r36
    11d0:	89 3c       	cpi	r24, 0xC9	; 201
    11d2:	91 05       	cpc	r25, r1
    11d4:	a1 05       	cpc	r26, r1
    11d6:	b1 05       	cpc	r27, r1
    11d8:	10 f4       	brcc	.+4      	; 0x11de <__vector_7+0x72>
=======
    12ca:	89 3c       	cpi	r24, 0xC9	; 201
    12cc:	91 05       	cpc	r25, r1
    12ce:	a1 05       	cpc	r26, r1
    12d0:	b1 05       	cpc	r27, r1
    12d2:	10 f4       	brcc	.+4      	; 0x12d8 <__vector_7+0x72>
>>>>>>> .r38
	{
		BC(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    1200:	c7 98       	cbi	0x18, 7	; 24
    1202:	24 c0       	rjmp	.+72     	; 0x124c <__vector_7+0xba>
||||||| .r36
    11da:	c7 98       	cbi	0x18, 7	; 24
    11dc:	24 c0       	rjmp	.+72     	; 0x1226 <__vector_7+0xba>
=======
    12d4:	c7 98       	cbi	0x18, 7	; 24
    12d6:	24 c0       	rjmp	.+72     	; 0x1320 <__vector_7+0xba>
>>>>>>> .r38
	}
	else if ( ( stateLED >= 400 ) && ( stateLED <= 600 ) )
<<<<<<< .mine
    1204:	ac 01       	movw	r20, r24
    1206:	bd 01       	movw	r22, r26
    1208:	40 59       	subi	r20, 0x90	; 144
    120a:	51 40       	sbci	r21, 0x01	; 1
    120c:	61 09       	sbc	r22, r1
    120e:	71 09       	sbc	r23, r1
    1210:	49 3c       	cpi	r20, 0xC9	; 201
    1212:	51 05       	cpc	r21, r1
    1214:	61 05       	cpc	r22, r1
    1216:	71 05       	cpc	r23, r1
    1218:	10 f4       	brcc	.+4      	; 0x121e <__vector_7+0x8c>
||||||| .r36
    11de:	ac 01       	movw	r20, r24
    11e0:	bd 01       	movw	r22, r26
    11e2:	40 59       	subi	r20, 0x90	; 144
    11e4:	51 40       	sbci	r21, 0x01	; 1
    11e6:	61 09       	sbc	r22, r1
    11e8:	71 09       	sbc	r23, r1
    11ea:	49 3c       	cpi	r20, 0xC9	; 201
    11ec:	51 05       	cpc	r21, r1
    11ee:	61 05       	cpc	r22, r1
    11f0:	71 05       	cpc	r23, r1
    11f2:	10 f4       	brcc	.+4      	; 0x11f8 <__vector_7+0x8c>
=======
    12d8:	ac 01       	movw	r20, r24
    12da:	bd 01       	movw	r22, r26
    12dc:	40 59       	subi	r20, 0x90	; 144
    12de:	51 40       	sbci	r21, 0x01	; 1
    12e0:	61 09       	sbc	r22, r1
    12e2:	71 09       	sbc	r23, r1
    12e4:	49 3c       	cpi	r20, 0xC9	; 201
    12e6:	51 05       	cpc	r21, r1
    12e8:	61 05       	cpc	r22, r1
    12ea:	71 05       	cpc	r23, r1
    12ec:	10 f4       	brcc	.+4      	; 0x12f2 <__vector_7+0x8c>
>>>>>>> .r38
	{
		BS(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    121a:	c7 9a       	sbi	0x18, 7	; 24
    121c:	17 c0       	rjmp	.+46     	; 0x124c <__vector_7+0xba>
||||||| .r36
    11f4:	c7 9a       	sbi	0x18, 7	; 24
    11f6:	17 c0       	rjmp	.+46     	; 0x1226 <__vector_7+0xba>
=======
    12ee:	c7 9a       	sbi	0x18, 7	; 24
    12f0:	17 c0       	rjmp	.+46     	; 0x1320 <__vector_7+0xba>
>>>>>>> .r38
	}
	else if ( ( stateLED >= 1000 ) && ( stateLED <= 1400 ) )
<<<<<<< .mine
    121e:	ac 01       	movw	r20, r24
    1220:	bd 01       	movw	r22, r26
    1222:	48 5e       	subi	r20, 0xE8	; 232
    1224:	53 40       	sbci	r21, 0x03	; 3
    1226:	61 09       	sbc	r22, r1
    1228:	71 09       	sbc	r23, r1
    122a:	41 39       	cpi	r20, 0x91	; 145
    122c:	51 40       	sbci	r21, 0x01	; 1
    122e:	61 05       	cpc	r22, r1
    1230:	71 05       	cpc	r23, r1
    1232:	10 f4       	brcc	.+4      	; 0x1238 <__vector_7+0xa6>
||||||| .r36
    11f8:	ac 01       	movw	r20, r24
    11fa:	bd 01       	movw	r22, r26
    11fc:	48 5e       	subi	r20, 0xE8	; 232
    11fe:	53 40       	sbci	r21, 0x03	; 3
    1200:	61 09       	sbc	r22, r1
    1202:	71 09       	sbc	r23, r1
    1204:	41 39       	cpi	r20, 0x91	; 145
    1206:	51 40       	sbci	r21, 0x01	; 1
    1208:	61 05       	cpc	r22, r1
    120a:	71 05       	cpc	r23, r1
    120c:	10 f4       	brcc	.+4      	; 0x1212 <__vector_7+0xa6>
=======
    12f2:	ac 01       	movw	r20, r24
    12f4:	bd 01       	movw	r22, r26
    12f6:	48 5e       	subi	r20, 0xE8	; 232
    12f8:	53 40       	sbci	r21, 0x03	; 3
    12fa:	61 09       	sbc	r22, r1
    12fc:	71 09       	sbc	r23, r1
    12fe:	41 39       	cpi	r20, 0x91	; 145
    1300:	51 40       	sbci	r21, 0x01	; 1
    1302:	61 05       	cpc	r22, r1
    1304:	71 05       	cpc	r23, r1
    1306:	10 f4       	brcc	.+4      	; 0x130c <__vector_7+0xa6>
>>>>>>> .r38
	{
		BC(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    1234:	c7 98       	cbi	0x18, 7	; 24
    1236:	0a c0       	rjmp	.+20     	; 0x124c <__vector_7+0xba>
||||||| .r36
    120e:	c7 98       	cbi	0x18, 7	; 24
    1210:	0a c0       	rjmp	.+20     	; 0x1226 <__vector_7+0xba>
=======
    1308:	c7 98       	cbi	0x18, 7	; 24
    130a:	0a c0       	rjmp	.+20     	; 0x1320 <__vector_7+0xba>
>>>>>>> .r38
	}
	else if ( ( stateLED >= 1600 ) && ( stateLED <= 1800 ) )
<<<<<<< .mine
    1238:	80 54       	subi	r24, 0x40	; 64
    123a:	96 40       	sbci	r25, 0x06	; 6
    123c:	a1 09       	sbc	r26, r1
    123e:	b1 09       	sbc	r27, r1
    1240:	89 3c       	cpi	r24, 0xC9	; 201
    1242:	91 05       	cpc	r25, r1
    1244:	a1 05       	cpc	r26, r1
    1246:	b1 05       	cpc	r27, r1
    1248:	08 f4       	brcc	.+2      	; 0x124c <__vector_7+0xba>
||||||| .r36
    1212:	80 54       	subi	r24, 0x40	; 64
    1214:	96 40       	sbci	r25, 0x06	; 6
    1216:	a1 09       	sbc	r26, r1
    1218:	b1 09       	sbc	r27, r1
    121a:	89 3c       	cpi	r24, 0xC9	; 201
    121c:	91 05       	cpc	r25, r1
    121e:	a1 05       	cpc	r26, r1
    1220:	b1 05       	cpc	r27, r1
    1222:	08 f4       	brcc	.+2      	; 0x1226 <__vector_7+0xba>
=======
    130c:	80 54       	subi	r24, 0x40	; 64
    130e:	96 40       	sbci	r25, 0x06	; 6
    1310:	a1 09       	sbc	r26, r1
    1312:	b1 09       	sbc	r27, r1
    1314:	89 3c       	cpi	r24, 0xC9	; 201
    1316:	91 05       	cpc	r25, r1
    1318:	a1 05       	cpc	r26, r1
    131a:	b1 05       	cpc	r27, r1
    131c:	08 f4       	brcc	.+2      	; 0x1320 <__vector_7+0xba>
>>>>>>> .r38
	{
		BS(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    124a:	c7 9a       	sbi	0x18, 7	; 24
||||||| .r36
    1224:	c7 9a       	sbi	0x18, 7	; 24
=======
    131e:	c7 9a       	sbi	0x18, 7	; 24
>>>>>>> .r38
	}
	
	/*
	*	Drehencoder auswertung.
	*/
	encoder.Last = ( ( encoder.Last << 2 ) & 0x0F );
<<<<<<< .mine
    124c:	e0 e7       	ldi	r30, 0x70	; 112
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	81 89       	ldd	r24, Z+17	; 0x11
    1252:	24 e0       	ldi	r18, 0x04	; 4
    1254:	82 02       	muls	r24, r18
    1256:	c0 01       	movw	r24, r0
    1258:	11 24       	eor	r1, r1
    125a:	8f 70       	andi	r24, 0x0F	; 15
    125c:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r36
    1226:	e0 e7       	ldi	r30, 0x70	; 112
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	81 89       	ldd	r24, Z+17	; 0x11
    122c:	24 e0       	ldi	r18, 0x04	; 4
    122e:	82 02       	muls	r24, r18
    1230:	c0 01       	movw	r24, r0
    1232:	11 24       	eor	r1, r1
    1234:	8f 70       	andi	r24, 0x0F	; 15
    1236:	81 8b       	std	Z+17, r24	; 0x11
=======
    1320:	e0 e7       	ldi	r30, 0x70	; 112
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	81 89       	ldd	r24, Z+17	; 0x11
    1326:	24 e0       	ldi	r18, 0x04	; 4
    1328:	82 02       	muls	r24, r18
    132a:	c0 01       	movw	r24, r0
    132c:	11 24       	eor	r1, r1
    132e:	8f 70       	andi	r24, 0x0F	; 15
    1330:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r38
	if (ENC_PIN & 1<<ENC_B)
<<<<<<< .mine
    125e:	c9 9b       	sbis	0x19, 1	; 25
    1260:	03 c0       	rjmp	.+6      	; 0x1268 <__vector_7+0xd6>
||||||| .r36
    1238:	c9 9b       	sbis	0x19, 1	; 25
    123a:	03 c0       	rjmp	.+6      	; 0x1242 <__vector_7+0xd6>
=======
    1332:	c9 9b       	sbis	0x19, 1	; 25
    1334:	03 c0       	rjmp	.+6      	; 0x133c <__vector_7+0xd6>
>>>>>>> .r38
	{
		encoder.Last |= 2;
<<<<<<< .mine
    1262:	81 89       	ldd	r24, Z+17	; 0x11
    1264:	82 60       	ori	r24, 0x02	; 2
    1266:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r36
    123c:	81 89       	ldd	r24, Z+17	; 0x11
    123e:	82 60       	ori	r24, 0x02	; 2
    1240:	81 8b       	std	Z+17, r24	; 0x11
=======
    1336:	81 89       	ldd	r24, Z+17	; 0x11
    1338:	82 60       	ori	r24, 0x02	; 2
    133a:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r38
	}
	if (ENC_PIN & 1<<ENC_A)
<<<<<<< .mine
    1268:	ca 9b       	sbis	0x19, 2	; 25
    126a:	05 c0       	rjmp	.+10     	; 0x1276 <__vector_7+0xe4>
||||||| .r36
    1242:	ca 9b       	sbis	0x19, 2	; 25
    1244:	05 c0       	rjmp	.+10     	; 0x1250 <__vector_7+0xe4>
=======
    133c:	ca 9b       	sbis	0x19, 2	; 25
    133e:	05 c0       	rjmp	.+10     	; 0x134a <__vector_7+0xe4>
>>>>>>> .r38
	{
		encoder.Last |= 1;
<<<<<<< .mine
    126c:	e0 e7       	ldi	r30, 0x70	; 112
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	81 89       	ldd	r24, Z+17	; 0x11
    1272:	81 60       	ori	r24, 0x01	; 1
    1274:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r36
    1246:	e0 e7       	ldi	r30, 0x70	; 112
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	81 89       	ldd	r24, Z+17	; 0x11
    124c:	81 60       	ori	r24, 0x01	; 1
    124e:	81 8b       	std	Z+17, r24	; 0x11
=======
    1340:	e0 e7       	ldi	r30, 0x70	; 112
    1342:	f0 e0       	ldi	r31, 0x00	; 0
    1344:	81 89       	ldd	r24, Z+17	; 0x11
    1346:	81 60       	ori	r24, 0x01	; 1
    1348:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r38
	} 	
	encoder.result += encoder.Table[encoder.Last];	
<<<<<<< .mine
    1276:	a0 e7       	ldi	r26, 0x70	; 112
    1278:	b0 e0       	ldi	r27, 0x00	; 0
    127a:	51 96       	adiw	r26, 0x11	; 17
    127c:	ec 91       	ld	r30, X
    127e:	51 97       	sbiw	r26, 0x11	; 17
    1280:	0e 2e       	mov	r0, r30
    1282:	00 0c       	add	r0, r0
    1284:	ff 0b       	sbc	r31, r31
    1286:	e0 59       	subi	r30, 0x90	; 144
    1288:	ff 4f       	sbci	r31, 0xFF	; 255
    128a:	80 81       	ld	r24, Z
    128c:	50 96       	adiw	r26, 0x10	; 16
    128e:	9c 91       	ld	r25, X
    1290:	50 97       	sbiw	r26, 0x10	; 16
    1292:	89 0f       	add	r24, r25
    1294:	50 96       	adiw	r26, 0x10	; 16
    1296:	8c 93       	st	X, r24
||||||| .r36
    1250:	a0 e7       	ldi	r26, 0x70	; 112
    1252:	b0 e0       	ldi	r27, 0x00	; 0
    1254:	51 96       	adiw	r26, 0x11	; 17
    1256:	ec 91       	ld	r30, X
    1258:	51 97       	sbiw	r26, 0x11	; 17
    125a:	0e 2e       	mov	r0, r30
    125c:	00 0c       	add	r0, r0
    125e:	ff 0b       	sbc	r31, r31
    1260:	e0 59       	subi	r30, 0x90	; 144
    1262:	ff 4f       	sbci	r31, 0xFF	; 255
    1264:	80 81       	ld	r24, Z
    1266:	50 96       	adiw	r26, 0x10	; 16
    1268:	9c 91       	ld	r25, X
    126a:	50 97       	sbiw	r26, 0x10	; 16
    126c:	89 0f       	add	r24, r25
    126e:	50 96       	adiw	r26, 0x10	; 16
    1270:	8c 93       	st	X, r24
=======
    134a:	a0 e7       	ldi	r26, 0x70	; 112
    134c:	b0 e0       	ldi	r27, 0x00	; 0
    134e:	51 96       	adiw	r26, 0x11	; 17
    1350:	ec 91       	ld	r30, X
    1352:	51 97       	sbiw	r26, 0x11	; 17
    1354:	0e 2e       	mov	r0, r30
    1356:	00 0c       	add	r0, r0
    1358:	ff 0b       	sbc	r31, r31
    135a:	e0 59       	subi	r30, 0x90	; 144
    135c:	ff 4f       	sbci	r31, 0xFF	; 255
    135e:	80 81       	ld	r24, Z
    1360:	50 96       	adiw	r26, 0x10	; 16
    1362:	9c 91       	ld	r25, X
    1364:	50 97       	sbiw	r26, 0x10	; 16
    1366:	89 0f       	add	r24, r25
    1368:	50 96       	adiw	r26, 0x10	; 16
    136a:	8c 93       	st	X, r24
>>>>>>> .r38
		
	if ( !sys.i2cBusy )
<<<<<<< .mine
    1298:	80 91 11 06 	lds	r24, 0x0611	; 0x800611 <sys>
    129c:	80 fd       	sbrc	r24, 0
    129e:	0c c0       	rjmp	.+24     	; 0x12b8 <__vector_7+0x126>
||||||| .r36
    1272:	80 91 0a 06 	lds	r24, 0x060A	; 0x80060a <sys>
    1276:	80 fd       	sbrc	r24, 0
    1278:	0c c0       	rjmp	.+24     	; 0x1292 <__vector_7+0x126>
=======
    136c:	80 91 31 06 	lds	r24, 0x0631	; 0x800631 <sys>
    1370:	80 fd       	sbrc	r24, 0
    1372:	0c c0       	rjmp	.+24     	; 0x138c <__vector_7+0x126>
>>>>>>> .r38
	{
		muxDigits();
<<<<<<< .mine
    12a0:	0e 94 b3 02 	call	0x566	; 0x566 <muxDigits>
||||||| .r36
    127a:	0e 94 ab 02 	call	0x556	; 0x556 <muxDigits>
=======
    1374:	0e 94 c7 02 	call	0x58e	; 0x58e <muxDigits>
>>>>>>> .r38
	}
<<<<<<< .mine
    12a4:	09 c0       	rjmp	.+18     	; 0x12b8 <__vector_7+0x126>
||||||| .r36
    127e:	09 c0       	rjmp	.+18     	; 0x1292 <__vector_7+0x126>
=======
    1378:	09 c0       	rjmp	.+18     	; 0x138c <__vector_7+0x126>
>>>>>>> .r38
	sys.scroll++;
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    12a6:	10 92 4f 05 	sts	0x054F, r1	; 0x80054f <stateLED.2700>
    12aa:	10 92 50 05 	sts	0x0550, r1	; 0x800550 <stateLED.2700+0x1>
    12ae:	10 92 51 05 	sts	0x0551, r1	; 0x800551 <stateLED.2700+0x2>
    12b2:	10 92 52 05 	sts	0x0552, r1	; 0x800552 <stateLED.2700+0x3>
    12b6:	a4 cf       	rjmp	.-184    	; 0x1200 <__vector_7+0x6e>
||||||| .r36
    1280:	10 92 48 05 	sts	0x0548, r1	; 0x800548 <stateLED.2695>
    1284:	10 92 49 05 	sts	0x0549, r1	; 0x800549 <stateLED.2695+0x1>
    1288:	10 92 4a 05 	sts	0x054A, r1	; 0x80054a <stateLED.2695+0x2>
    128c:	10 92 4b 05 	sts	0x054B, r1	; 0x80054b <stateLED.2695+0x3>
    1290:	a4 cf       	rjmp	.-184    	; 0x11da <__vector_7+0x6e>
=======
    137a:	10 92 6f 05 	sts	0x056F, r1	; 0x80056f <stateLED.2711>
    137e:	10 92 70 05 	sts	0x0570, r1	; 0x800570 <stateLED.2711+0x1>
    1382:	10 92 71 05 	sts	0x0571, r1	; 0x800571 <stateLED.2711+0x2>
    1386:	10 92 72 05 	sts	0x0572, r1	; 0x800572 <stateLED.2711+0x3>
    138a:	a4 cf       	rjmp	.-184    	; 0x12d4 <__vector_7+0x6e>
>>>>>>> .r38
		
	if ( !sys.i2cBusy )
	{
		muxDigits();
	}
<<<<<<< .mine
    12b8:	ff 91       	pop	r31
    12ba:	ef 91       	pop	r30
    12bc:	bf 91       	pop	r27
    12be:	af 91       	pop	r26
    12c0:	9f 91       	pop	r25
    12c2:	8f 91       	pop	r24
    12c4:	7f 91       	pop	r23
    12c6:	6f 91       	pop	r22
    12c8:	5f 91       	pop	r21
    12ca:	4f 91       	pop	r20
    12cc:	3f 91       	pop	r19
    12ce:	2f 91       	pop	r18
    12d0:	0f 90       	pop	r0
    12d2:	0f be       	out	0x3f, r0	; 63
    12d4:	0f 90       	pop	r0
    12d6:	1f 90       	pop	r1
    12d8:	18 95       	reti
||||||| .r36
    1292:	ff 91       	pop	r31
    1294:	ef 91       	pop	r30
    1296:	bf 91       	pop	r27
    1298:	af 91       	pop	r26
    129a:	9f 91       	pop	r25
    129c:	8f 91       	pop	r24
    129e:	7f 91       	pop	r23
    12a0:	6f 91       	pop	r22
    12a2:	5f 91       	pop	r21
    12a4:	4f 91       	pop	r20
    12a6:	3f 91       	pop	r19
    12a8:	2f 91       	pop	r18
    12aa:	0f 90       	pop	r0
    12ac:	0f be       	out	0x3f, r0	; 63
    12ae:	0f 90       	pop	r0
    12b0:	1f 90       	pop	r1
    12b2:	18 95       	reti
=======
    138c:	ff 91       	pop	r31
    138e:	ef 91       	pop	r30
    1390:	bf 91       	pop	r27
    1392:	af 91       	pop	r26
    1394:	9f 91       	pop	r25
    1396:	8f 91       	pop	r24
    1398:	7f 91       	pop	r23
    139a:	6f 91       	pop	r22
    139c:	5f 91       	pop	r21
    139e:	4f 91       	pop	r20
    13a0:	3f 91       	pop	r19
    13a2:	2f 91       	pop	r18
    13a4:	0f 90       	pop	r0
    13a6:	0f be       	out	0x3f, r0	; 63
    13a8:	0f 90       	pop	r0
    13aa:	1f 90       	pop	r1
    13ac:	18 95       	reti
>>>>>>> .r38

<<<<<<< .mine
000012da <__subsf3>:
    12da:	50 58       	subi	r21, 0x80	; 128
||||||| .r36
000012b4 <__subsf3>:
    12b4:	50 58       	subi	r21, 0x80	; 128
=======
000013ae <__subsf3>:
    13ae:	50 58       	subi	r21, 0x80	; 128
>>>>>>> .r38

<<<<<<< .mine
000012dc <__addsf3>:
    12dc:	bb 27       	eor	r27, r27
    12de:	aa 27       	eor	r26, r26
    12e0:	0e 94 85 09 	call	0x130a	; 0x130a <__addsf3x>
    12e4:	0c 94 d6 0a 	jmp	0x15ac	; 0x15ac <__fp_round>
    12e8:	0e 94 c8 0a 	call	0x1590	; 0x1590 <__fp_pscA>
    12ec:	38 f0       	brcs	.+14     	; 0x12fc <__addsf3+0x20>
    12ee:	0e 94 cf 0a 	call	0x159e	; 0x159e <__fp_pscB>
    12f2:	20 f0       	brcs	.+8      	; 0x12fc <__addsf3+0x20>
    12f4:	39 f4       	brne	.+14     	; 0x1304 <__addsf3+0x28>
    12f6:	9f 3f       	cpi	r25, 0xFF	; 255
    12f8:	19 f4       	brne	.+6      	; 0x1300 <__addsf3+0x24>
    12fa:	26 f4       	brtc	.+8      	; 0x1304 <__addsf3+0x28>
    12fc:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__fp_nan>
    1300:	0e f4       	brtc	.+2      	; 0x1304 <__addsf3+0x28>
    1302:	e0 95       	com	r30
    1304:	e7 fb       	bst	r30, 7
    1306:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
||||||| .r36
000012b6 <__addsf3>:
    12b6:	bb 27       	eor	r27, r27
    12b8:	aa 27       	eor	r26, r26
    12ba:	0e 94 72 09 	call	0x12e4	; 0x12e4 <__addsf3x>
    12be:	0c 94 c3 0a 	jmp	0x1586	; 0x1586 <__fp_round>
    12c2:	0e 94 b5 0a 	call	0x156a	; 0x156a <__fp_pscA>
    12c6:	38 f0       	brcs	.+14     	; 0x12d6 <__addsf3+0x20>
    12c8:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__fp_pscB>
    12cc:	20 f0       	brcs	.+8      	; 0x12d6 <__addsf3+0x20>
    12ce:	39 f4       	brne	.+14     	; 0x12de <__addsf3+0x28>
    12d0:	9f 3f       	cpi	r25, 0xFF	; 255
    12d2:	19 f4       	brne	.+6      	; 0x12da <__addsf3+0x24>
    12d4:	26 f4       	brtc	.+8      	; 0x12de <__addsf3+0x28>
    12d6:	0c 94 b2 0a 	jmp	0x1564	; 0x1564 <__fp_nan>
    12da:	0e f4       	brtc	.+2      	; 0x12de <__addsf3+0x28>
    12dc:	e0 95       	com	r30
    12de:	e7 fb       	bst	r30, 7
    12e0:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__fp_inf>

000012e4 <__addsf3x>:
    12e4:	e9 2f       	mov	r30, r25
    12e6:	0e 94 d4 0a 	call	0x15a8	; 0x15a8 <__fp_split3>
    12ea:	58 f3       	brcs	.-42     	; 0x12c2 <__addsf3+0xc>
    12ec:	ba 17       	cp	r27, r26
    12ee:	62 07       	cpc	r22, r18
    12f0:	73 07       	cpc	r23, r19
    12f2:	84 07       	cpc	r24, r20
    12f4:	95 07       	cpc	r25, r21
    12f6:	20 f0       	brcs	.+8      	; 0x1300 <__addsf3x+0x1c>
    12f8:	79 f4       	brne	.+30     	; 0x1318 <__addsf3x+0x34>
    12fa:	a6 f5       	brtc	.+104    	; 0x1364 <__addsf3x+0x80>
    12fc:	0c 94 f6 0a 	jmp	0x15ec	; 0x15ec <__fp_zero>
    1300:	0e f4       	brtc	.+2      	; 0x1304 <__addsf3x+0x20>
    1302:	e0 95       	com	r30
    1304:	0b 2e       	mov	r0, r27
    1306:	ba 2f       	mov	r27, r26
    1308:	a0 2d       	mov	r26, r0
    130a:	0b 01       	movw	r0, r22
    130c:	b9 01       	movw	r22, r18
    130e:	90 01       	movw	r18, r0
    1310:	0c 01       	movw	r0, r24
    1312:	ca 01       	movw	r24, r20
    1314:	a0 01       	movw	r20, r0
    1316:	11 24       	eor	r1, r1
    1318:	ff 27       	eor	r31, r31
    131a:	59 1b       	sub	r21, r25
    131c:	99 f0       	breq	.+38     	; 0x1344 <__addsf3x+0x60>
    131e:	59 3f       	cpi	r21, 0xF9	; 249
    1320:	50 f4       	brcc	.+20     	; 0x1336 <__addsf3x+0x52>
    1322:	50 3e       	cpi	r21, 0xE0	; 224
    1324:	68 f1       	brcs	.+90     	; 0x1380 <__addsf3x+0x9c>
    1326:	1a 16       	cp	r1, r26
    1328:	f0 40       	sbci	r31, 0x00	; 0
    132a:	a2 2f       	mov	r26, r18
    132c:	23 2f       	mov	r18, r19
    132e:	34 2f       	mov	r19, r20
    1330:	44 27       	eor	r20, r20
    1332:	58 5f       	subi	r21, 0xF8	; 248
    1334:	f3 cf       	rjmp	.-26     	; 0x131c <__addsf3x+0x38>
    1336:	46 95       	lsr	r20
    1338:	37 95       	ror	r19
    133a:	27 95       	ror	r18
    133c:	a7 95       	ror	r26
    133e:	f0 40       	sbci	r31, 0x00	; 0
    1340:	53 95       	inc	r21
    1342:	c9 f7       	brne	.-14     	; 0x1336 <__addsf3x+0x52>
    1344:	7e f4       	brtc	.+30     	; 0x1364 <__addsf3x+0x80>
    1346:	1f 16       	cp	r1, r31
    1348:	ba 0b       	sbc	r27, r26
    134a:	62 0b       	sbc	r22, r18
    134c:	73 0b       	sbc	r23, r19
    134e:	84 0b       	sbc	r24, r20
    1350:	ba f0       	brmi	.+46     	; 0x1380 <__addsf3x+0x9c>
    1352:	91 50       	subi	r25, 0x01	; 1
    1354:	a1 f0       	breq	.+40     	; 0x137e <__addsf3x+0x9a>
    1356:	ff 0f       	add	r31, r31
    1358:	bb 1f       	adc	r27, r27
    135a:	66 1f       	adc	r22, r22
    135c:	77 1f       	adc	r23, r23
    135e:	88 1f       	adc	r24, r24
    1360:	c2 f7       	brpl	.-16     	; 0x1352 <__addsf3x+0x6e>
    1362:	0e c0       	rjmp	.+28     	; 0x1380 <__addsf3x+0x9c>
    1364:	ba 0f       	add	r27, r26
    1366:	62 1f       	adc	r22, r18
    1368:	73 1f       	adc	r23, r19
    136a:	84 1f       	adc	r24, r20
    136c:	48 f4       	brcc	.+18     	; 0x1380 <__addsf3x+0x9c>
    136e:	87 95       	ror	r24
    1370:	77 95       	ror	r23
    1372:	67 95       	ror	r22
    1374:	b7 95       	ror	r27
    1376:	f7 95       	ror	r31
    1378:	9e 3f       	cpi	r25, 0xFE	; 254
    137a:	08 f0       	brcs	.+2      	; 0x137e <__addsf3x+0x9a>
    137c:	b0 cf       	rjmp	.-160    	; 0x12de <__addsf3+0x28>
    137e:	93 95       	inc	r25
    1380:	88 0f       	add	r24, r24
    1382:	08 f0       	brcs	.+2      	; 0x1386 <__addsf3x+0xa2>
    1384:	99 27       	eor	r25, r25
    1386:	ee 0f       	add	r30, r30
    1388:	97 95       	ror	r25
    138a:	87 95       	ror	r24
    138c:	08 95       	ret
=======
000013b0 <__addsf3>:
    13b0:	bb 27       	eor	r27, r27
    13b2:	aa 27       	eor	r26, r26
    13b4:	0e 94 ef 09 	call	0x13de	; 0x13de <__addsf3x>
    13b8:	0c 94 40 0b 	jmp	0x1680	; 0x1680 <__fp_round>
    13bc:	0e 94 32 0b 	call	0x1664	; 0x1664 <__fp_pscA>
    13c0:	38 f0       	brcs	.+14     	; 0x13d0 <__addsf3+0x20>
    13c2:	0e 94 39 0b 	call	0x1672	; 0x1672 <__fp_pscB>
    13c6:	20 f0       	brcs	.+8      	; 0x13d0 <__addsf3+0x20>
    13c8:	39 f4       	brne	.+14     	; 0x13d8 <__addsf3+0x28>
    13ca:	9f 3f       	cpi	r25, 0xFF	; 255
    13cc:	19 f4       	brne	.+6      	; 0x13d4 <__addsf3+0x24>
    13ce:	26 f4       	brtc	.+8      	; 0x13d8 <__addsf3+0x28>
    13d0:	0c 94 2f 0b 	jmp	0x165e	; 0x165e <__fp_nan>
    13d4:	0e f4       	brtc	.+2      	; 0x13d8 <__addsf3+0x28>
    13d6:	e0 95       	com	r30
    13d8:	e7 fb       	bst	r30, 7
    13da:	0c 94 29 0b 	jmp	0x1652	; 0x1652 <__fp_inf>

000013de <__addsf3x>:
    13de:	e9 2f       	mov	r30, r25
    13e0:	0e 94 51 0b 	call	0x16a2	; 0x16a2 <__fp_split3>
    13e4:	58 f3       	brcs	.-42     	; 0x13bc <__addsf3+0xc>
    13e6:	ba 17       	cp	r27, r26
    13e8:	62 07       	cpc	r22, r18
    13ea:	73 07       	cpc	r23, r19
    13ec:	84 07       	cpc	r24, r20
    13ee:	95 07       	cpc	r25, r21
    13f0:	20 f0       	brcs	.+8      	; 0x13fa <__addsf3x+0x1c>
    13f2:	79 f4       	brne	.+30     	; 0x1412 <__addsf3x+0x34>
    13f4:	a6 f5       	brtc	.+104    	; 0x145e <__addsf3x+0x80>
    13f6:	0c 94 73 0b 	jmp	0x16e6	; 0x16e6 <__fp_zero>
    13fa:	0e f4       	brtc	.+2      	; 0x13fe <__addsf3x+0x20>
    13fc:	e0 95       	com	r30
    13fe:	0b 2e       	mov	r0, r27
    1400:	ba 2f       	mov	r27, r26
    1402:	a0 2d       	mov	r26, r0
    1404:	0b 01       	movw	r0, r22
    1406:	b9 01       	movw	r22, r18
    1408:	90 01       	movw	r18, r0
    140a:	0c 01       	movw	r0, r24
    140c:	ca 01       	movw	r24, r20
    140e:	a0 01       	movw	r20, r0
    1410:	11 24       	eor	r1, r1
    1412:	ff 27       	eor	r31, r31
    1414:	59 1b       	sub	r21, r25
    1416:	99 f0       	breq	.+38     	; 0x143e <__addsf3x+0x60>
    1418:	59 3f       	cpi	r21, 0xF9	; 249
    141a:	50 f4       	brcc	.+20     	; 0x1430 <__addsf3x+0x52>
    141c:	50 3e       	cpi	r21, 0xE0	; 224
    141e:	68 f1       	brcs	.+90     	; 0x147a <__addsf3x+0x9c>
    1420:	1a 16       	cp	r1, r26
    1422:	f0 40       	sbci	r31, 0x00	; 0
    1424:	a2 2f       	mov	r26, r18
    1426:	23 2f       	mov	r18, r19
    1428:	34 2f       	mov	r19, r20
    142a:	44 27       	eor	r20, r20
    142c:	58 5f       	subi	r21, 0xF8	; 248
    142e:	f3 cf       	rjmp	.-26     	; 0x1416 <__addsf3x+0x38>
    1430:	46 95       	lsr	r20
    1432:	37 95       	ror	r19
    1434:	27 95       	ror	r18
    1436:	a7 95       	ror	r26
    1438:	f0 40       	sbci	r31, 0x00	; 0
    143a:	53 95       	inc	r21
    143c:	c9 f7       	brne	.-14     	; 0x1430 <__addsf3x+0x52>
    143e:	7e f4       	brtc	.+30     	; 0x145e <__addsf3x+0x80>
    1440:	1f 16       	cp	r1, r31
    1442:	ba 0b       	sbc	r27, r26
    1444:	62 0b       	sbc	r22, r18
    1446:	73 0b       	sbc	r23, r19
    1448:	84 0b       	sbc	r24, r20
    144a:	ba f0       	brmi	.+46     	; 0x147a <__addsf3x+0x9c>
    144c:	91 50       	subi	r25, 0x01	; 1
    144e:	a1 f0       	breq	.+40     	; 0x1478 <__addsf3x+0x9a>
    1450:	ff 0f       	add	r31, r31
    1452:	bb 1f       	adc	r27, r27
    1454:	66 1f       	adc	r22, r22
    1456:	77 1f       	adc	r23, r23
    1458:	88 1f       	adc	r24, r24
    145a:	c2 f7       	brpl	.-16     	; 0x144c <__addsf3x+0x6e>
    145c:	0e c0       	rjmp	.+28     	; 0x147a <__addsf3x+0x9c>
    145e:	ba 0f       	add	r27, r26
    1460:	62 1f       	adc	r22, r18
    1462:	73 1f       	adc	r23, r19
    1464:	84 1f       	adc	r24, r20
    1466:	48 f4       	brcc	.+18     	; 0x147a <__addsf3x+0x9c>
    1468:	87 95       	ror	r24
    146a:	77 95       	ror	r23
    146c:	67 95       	ror	r22
    146e:	b7 95       	ror	r27
    1470:	f7 95       	ror	r31
    1472:	9e 3f       	cpi	r25, 0xFE	; 254
    1474:	08 f0       	brcs	.+2      	; 0x1478 <__addsf3x+0x9a>
    1476:	b0 cf       	rjmp	.-160    	; 0x13d8 <__addsf3+0x28>
    1478:	93 95       	inc	r25
    147a:	88 0f       	add	r24, r24
    147c:	08 f0       	brcs	.+2      	; 0x1480 <__addsf3x+0xa2>
    147e:	99 27       	eor	r25, r25
    1480:	ee 0f       	add	r30, r30
    1482:	97 95       	ror	r25
    1484:	87 95       	ror	r24
    1486:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000130a <__addsf3x>:
    130a:	e9 2f       	mov	r30, r25
    130c:	0e 94 e7 0a 	call	0x15ce	; 0x15ce <__fp_split3>
    1310:	58 f3       	brcs	.-42     	; 0x12e8 <__addsf3+0xc>
    1312:	ba 17       	cp	r27, r26
    1314:	62 07       	cpc	r22, r18
    1316:	73 07       	cpc	r23, r19
    1318:	84 07       	cpc	r24, r20
    131a:	95 07       	cpc	r25, r21
    131c:	20 f0       	brcs	.+8      	; 0x1326 <__addsf3x+0x1c>
    131e:	79 f4       	brne	.+30     	; 0x133e <__addsf3x+0x34>
    1320:	a6 f5       	brtc	.+104    	; 0x138a <__addsf3x+0x80>
    1322:	0c 94 09 0b 	jmp	0x1612	; 0x1612 <__fp_zero>
    1326:	0e f4       	brtc	.+2      	; 0x132a <__addsf3x+0x20>
    1328:	e0 95       	com	r30
    132a:	0b 2e       	mov	r0, r27
    132c:	ba 2f       	mov	r27, r26
    132e:	a0 2d       	mov	r26, r0
    1330:	0b 01       	movw	r0, r22
    1332:	b9 01       	movw	r22, r18
    1334:	90 01       	movw	r18, r0
    1336:	0c 01       	movw	r0, r24
    1338:	ca 01       	movw	r24, r20
    133a:	a0 01       	movw	r20, r0
    133c:	11 24       	eor	r1, r1
    133e:	ff 27       	eor	r31, r31
    1340:	59 1b       	sub	r21, r25
    1342:	99 f0       	breq	.+38     	; 0x136a <__addsf3x+0x60>
    1344:	59 3f       	cpi	r21, 0xF9	; 249
    1346:	50 f4       	brcc	.+20     	; 0x135c <__addsf3x+0x52>
    1348:	50 3e       	cpi	r21, 0xE0	; 224
    134a:	68 f1       	brcs	.+90     	; 0x13a6 <__addsf3x+0x9c>
    134c:	1a 16       	cp	r1, r26
    134e:	f0 40       	sbci	r31, 0x00	; 0
    1350:	a2 2f       	mov	r26, r18
    1352:	23 2f       	mov	r18, r19
    1354:	34 2f       	mov	r19, r20
    1356:	44 27       	eor	r20, r20
    1358:	58 5f       	subi	r21, 0xF8	; 248
    135a:	f3 cf       	rjmp	.-26     	; 0x1342 <__addsf3x+0x38>
    135c:	46 95       	lsr	r20
    135e:	37 95       	ror	r19
    1360:	27 95       	ror	r18
    1362:	a7 95       	ror	r26
    1364:	f0 40       	sbci	r31, 0x00	; 0
    1366:	53 95       	inc	r21
    1368:	c9 f7       	brne	.-14     	; 0x135c <__addsf3x+0x52>
    136a:	7e f4       	brtc	.+30     	; 0x138a <__addsf3x+0x80>
    136c:	1f 16       	cp	r1, r31
    136e:	ba 0b       	sbc	r27, r26
    1370:	62 0b       	sbc	r22, r18
    1372:	73 0b       	sbc	r23, r19
    1374:	84 0b       	sbc	r24, r20
    1376:	ba f0       	brmi	.+46     	; 0x13a6 <__addsf3x+0x9c>
    1378:	91 50       	subi	r25, 0x01	; 1
    137a:	a1 f0       	breq	.+40     	; 0x13a4 <__addsf3x+0x9a>
    137c:	ff 0f       	add	r31, r31
    137e:	bb 1f       	adc	r27, r27
    1380:	66 1f       	adc	r22, r22
    1382:	77 1f       	adc	r23, r23
    1384:	88 1f       	adc	r24, r24
    1386:	c2 f7       	brpl	.-16     	; 0x1378 <__addsf3x+0x6e>
    1388:	0e c0       	rjmp	.+28     	; 0x13a6 <__addsf3x+0x9c>
    138a:	ba 0f       	add	r27, r26
    138c:	62 1f       	adc	r22, r18
    138e:	73 1f       	adc	r23, r19
    1390:	84 1f       	adc	r24, r20
    1392:	48 f4       	brcc	.+18     	; 0x13a6 <__addsf3x+0x9c>
    1394:	87 95       	ror	r24
    1396:	77 95       	ror	r23
    1398:	67 95       	ror	r22
    139a:	b7 95       	ror	r27
    139c:	f7 95       	ror	r31
    139e:	9e 3f       	cpi	r25, 0xFE	; 254
    13a0:	08 f0       	brcs	.+2      	; 0x13a4 <__addsf3x+0x9a>
    13a2:	b0 cf       	rjmp	.-160    	; 0x1304 <__addsf3+0x28>
    13a4:	93 95       	inc	r25
    13a6:	88 0f       	add	r24, r24
    13a8:	08 f0       	brcs	.+2      	; 0x13ac <__addsf3x+0xa2>
    13aa:	99 27       	eor	r25, r25
    13ac:	ee 0f       	add	r30, r30
    13ae:	97 95       	ror	r25
    13b0:	87 95       	ror	r24
    13b2:	08 95       	ret
||||||| .r36
0000138e <__divsf3>:
    138e:	0e 94 db 09 	call	0x13b6	; 0x13b6 <__divsf3x>
    1392:	0c 94 c3 0a 	jmp	0x1586	; 0x1586 <__fp_round>
    1396:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__fp_pscB>
    139a:	58 f0       	brcs	.+22     	; 0x13b2 <__divsf3+0x24>
    139c:	0e 94 b5 0a 	call	0x156a	; 0x156a <__fp_pscA>
    13a0:	40 f0       	brcs	.+16     	; 0x13b2 <__divsf3+0x24>
    13a2:	29 f4       	brne	.+10     	; 0x13ae <__divsf3+0x20>
    13a4:	5f 3f       	cpi	r21, 0xFF	; 255
    13a6:	29 f0       	breq	.+10     	; 0x13b2 <__divsf3+0x24>
    13a8:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__fp_inf>
    13ac:	51 11       	cpse	r21, r1
    13ae:	0c 94 f7 0a 	jmp	0x15ee	; 0x15ee <__fp_szero>
    13b2:	0c 94 b2 0a 	jmp	0x1564	; 0x1564 <__fp_nan>
=======
00001488 <__divsf3>:
    1488:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <__divsf3x>
    148c:	0c 94 40 0b 	jmp	0x1680	; 0x1680 <__fp_round>
    1490:	0e 94 39 0b 	call	0x1672	; 0x1672 <__fp_pscB>
    1494:	58 f0       	brcs	.+22     	; 0x14ac <__divsf3+0x24>
    1496:	0e 94 32 0b 	call	0x1664	; 0x1664 <__fp_pscA>
    149a:	40 f0       	brcs	.+16     	; 0x14ac <__divsf3+0x24>
    149c:	29 f4       	brne	.+10     	; 0x14a8 <__divsf3+0x20>
    149e:	5f 3f       	cpi	r21, 0xFF	; 255
    14a0:	29 f0       	breq	.+10     	; 0x14ac <__divsf3+0x24>
    14a2:	0c 94 29 0b 	jmp	0x1652	; 0x1652 <__fp_inf>
    14a6:	51 11       	cpse	r21, r1
    14a8:	0c 94 74 0b 	jmp	0x16e8	; 0x16e8 <__fp_szero>
    14ac:	0c 94 2f 0b 	jmp	0x165e	; 0x165e <__fp_nan>
>>>>>>> .r38

<<<<<<< .mine
000013b4 <__divsf3>:
    13b4:	0e 94 ee 09 	call	0x13dc	; 0x13dc <__divsf3x>
    13b8:	0c 94 d6 0a 	jmp	0x15ac	; 0x15ac <__fp_round>
    13bc:	0e 94 cf 0a 	call	0x159e	; 0x159e <__fp_pscB>
    13c0:	58 f0       	brcs	.+22     	; 0x13d8 <__divsf3+0x24>
    13c2:	0e 94 c8 0a 	call	0x1590	; 0x1590 <__fp_pscA>
    13c6:	40 f0       	brcs	.+16     	; 0x13d8 <__divsf3+0x24>
    13c8:	29 f4       	brne	.+10     	; 0x13d4 <__divsf3+0x20>
    13ca:	5f 3f       	cpi	r21, 0xFF	; 255
    13cc:	29 f0       	breq	.+10     	; 0x13d8 <__divsf3+0x24>
    13ce:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
    13d2:	51 11       	cpse	r21, r1
    13d4:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
    13d8:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__fp_nan>
||||||| .r36
000013b6 <__divsf3x>:
    13b6:	0e 94 d4 0a 	call	0x15a8	; 0x15a8 <__fp_split3>
    13ba:	68 f3       	brcs	.-38     	; 0x1396 <__divsf3+0x8>
=======
000014b0 <__divsf3x>:
    14b0:	0e 94 51 0b 	call	0x16a2	; 0x16a2 <__fp_split3>
    14b4:	68 f3       	brcs	.-38     	; 0x1490 <__divsf3+0x8>
>>>>>>> .r38

<<<<<<< .mine
000013dc <__divsf3x>:
    13dc:	0e 94 e7 0a 	call	0x15ce	; 0x15ce <__fp_split3>
    13e0:	68 f3       	brcs	.-38     	; 0x13bc <__divsf3+0x8>
||||||| .r36
000013bc <__divsf3_pse>:
    13bc:	99 23       	and	r25, r25
    13be:	b1 f3       	breq	.-20     	; 0x13ac <__divsf3+0x1e>
    13c0:	55 23       	and	r21, r21
    13c2:	91 f3       	breq	.-28     	; 0x13a8 <__divsf3+0x1a>
    13c4:	95 1b       	sub	r25, r21
    13c6:	55 0b       	sbc	r21, r21
    13c8:	bb 27       	eor	r27, r27
    13ca:	aa 27       	eor	r26, r26
    13cc:	62 17       	cp	r22, r18
    13ce:	73 07       	cpc	r23, r19
    13d0:	84 07       	cpc	r24, r20
    13d2:	38 f0       	brcs	.+14     	; 0x13e2 <__divsf3_pse+0x26>
    13d4:	9f 5f       	subi	r25, 0xFF	; 255
    13d6:	5f 4f       	sbci	r21, 0xFF	; 255
    13d8:	22 0f       	add	r18, r18
    13da:	33 1f       	adc	r19, r19
    13dc:	44 1f       	adc	r20, r20
    13de:	aa 1f       	adc	r26, r26
    13e0:	a9 f3       	breq	.-22     	; 0x13cc <__divsf3_pse+0x10>
    13e2:	35 d0       	rcall	.+106    	; 0x144e <__divsf3_pse+0x92>
    13e4:	0e 2e       	mov	r0, r30
    13e6:	3a f0       	brmi	.+14     	; 0x13f6 <__divsf3_pse+0x3a>
    13e8:	e0 e8       	ldi	r30, 0x80	; 128
    13ea:	32 d0       	rcall	.+100    	; 0x1450 <__divsf3_pse+0x94>
    13ec:	91 50       	subi	r25, 0x01	; 1
    13ee:	50 40       	sbci	r21, 0x00	; 0
    13f0:	e6 95       	lsr	r30
    13f2:	00 1c       	adc	r0, r0
    13f4:	ca f7       	brpl	.-14     	; 0x13e8 <__divsf3_pse+0x2c>
    13f6:	2b d0       	rcall	.+86     	; 0x144e <__divsf3_pse+0x92>
    13f8:	fe 2f       	mov	r31, r30
    13fa:	29 d0       	rcall	.+82     	; 0x144e <__divsf3_pse+0x92>
    13fc:	66 0f       	add	r22, r22
    13fe:	77 1f       	adc	r23, r23
    1400:	88 1f       	adc	r24, r24
    1402:	bb 1f       	adc	r27, r27
    1404:	26 17       	cp	r18, r22
    1406:	37 07       	cpc	r19, r23
    1408:	48 07       	cpc	r20, r24
    140a:	ab 07       	cpc	r26, r27
    140c:	b0 e8       	ldi	r27, 0x80	; 128
    140e:	09 f0       	breq	.+2      	; 0x1412 <__divsf3_pse+0x56>
    1410:	bb 0b       	sbc	r27, r27
    1412:	80 2d       	mov	r24, r0
    1414:	bf 01       	movw	r22, r30
    1416:	ff 27       	eor	r31, r31
    1418:	93 58       	subi	r25, 0x83	; 131
    141a:	5f 4f       	sbci	r21, 0xFF	; 255
    141c:	3a f0       	brmi	.+14     	; 0x142c <__divsf3_pse+0x70>
    141e:	9e 3f       	cpi	r25, 0xFE	; 254
    1420:	51 05       	cpc	r21, r1
    1422:	78 f0       	brcs	.+30     	; 0x1442 <__divsf3_pse+0x86>
    1424:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__fp_inf>
    1428:	0c 94 f7 0a 	jmp	0x15ee	; 0x15ee <__fp_szero>
    142c:	5f 3f       	cpi	r21, 0xFF	; 255
    142e:	e4 f3       	brlt	.-8      	; 0x1428 <__divsf3_pse+0x6c>
    1430:	98 3e       	cpi	r25, 0xE8	; 232
    1432:	d4 f3       	brlt	.-12     	; 0x1428 <__divsf3_pse+0x6c>
    1434:	86 95       	lsr	r24
    1436:	77 95       	ror	r23
    1438:	67 95       	ror	r22
    143a:	b7 95       	ror	r27
    143c:	f7 95       	ror	r31
    143e:	9f 5f       	subi	r25, 0xFF	; 255
    1440:	c9 f7       	brne	.-14     	; 0x1434 <__divsf3_pse+0x78>
    1442:	88 0f       	add	r24, r24
    1444:	91 1d       	adc	r25, r1
    1446:	96 95       	lsr	r25
    1448:	87 95       	ror	r24
    144a:	97 f9       	bld	r25, 7
    144c:	08 95       	ret
    144e:	e1 e0       	ldi	r30, 0x01	; 1
    1450:	66 0f       	add	r22, r22
    1452:	77 1f       	adc	r23, r23
    1454:	88 1f       	adc	r24, r24
    1456:	bb 1f       	adc	r27, r27
    1458:	62 17       	cp	r22, r18
    145a:	73 07       	cpc	r23, r19
    145c:	84 07       	cpc	r24, r20
    145e:	ba 07       	cpc	r27, r26
    1460:	20 f0       	brcs	.+8      	; 0x146a <__divsf3_pse+0xae>
    1462:	62 1b       	sub	r22, r18
    1464:	73 0b       	sbc	r23, r19
    1466:	84 0b       	sbc	r24, r20
    1468:	ba 0b       	sbc	r27, r26
    146a:	ee 1f       	adc	r30, r30
    146c:	88 f7       	brcc	.-30     	; 0x1450 <__divsf3_pse+0x94>
    146e:	e0 95       	com	r30
    1470:	08 95       	ret
=======
000014b6 <__divsf3_pse>:
    14b6:	99 23       	and	r25, r25
    14b8:	b1 f3       	breq	.-20     	; 0x14a6 <__divsf3+0x1e>
    14ba:	55 23       	and	r21, r21
    14bc:	91 f3       	breq	.-28     	; 0x14a2 <__divsf3+0x1a>
    14be:	95 1b       	sub	r25, r21
    14c0:	55 0b       	sbc	r21, r21
    14c2:	bb 27       	eor	r27, r27
    14c4:	aa 27       	eor	r26, r26
    14c6:	62 17       	cp	r22, r18
    14c8:	73 07       	cpc	r23, r19
    14ca:	84 07       	cpc	r24, r20
    14cc:	38 f0       	brcs	.+14     	; 0x14dc <__divsf3_pse+0x26>
    14ce:	9f 5f       	subi	r25, 0xFF	; 255
    14d0:	5f 4f       	sbci	r21, 0xFF	; 255
    14d2:	22 0f       	add	r18, r18
    14d4:	33 1f       	adc	r19, r19
    14d6:	44 1f       	adc	r20, r20
    14d8:	aa 1f       	adc	r26, r26
    14da:	a9 f3       	breq	.-22     	; 0x14c6 <__divsf3_pse+0x10>
    14dc:	35 d0       	rcall	.+106    	; 0x1548 <__divsf3_pse+0x92>
    14de:	0e 2e       	mov	r0, r30
    14e0:	3a f0       	brmi	.+14     	; 0x14f0 <__divsf3_pse+0x3a>
    14e2:	e0 e8       	ldi	r30, 0x80	; 128
    14e4:	32 d0       	rcall	.+100    	; 0x154a <__divsf3_pse+0x94>
    14e6:	91 50       	subi	r25, 0x01	; 1
    14e8:	50 40       	sbci	r21, 0x00	; 0
    14ea:	e6 95       	lsr	r30
    14ec:	00 1c       	adc	r0, r0
    14ee:	ca f7       	brpl	.-14     	; 0x14e2 <__divsf3_pse+0x2c>
    14f0:	2b d0       	rcall	.+86     	; 0x1548 <__divsf3_pse+0x92>
    14f2:	fe 2f       	mov	r31, r30
    14f4:	29 d0       	rcall	.+82     	; 0x1548 <__divsf3_pse+0x92>
    14f6:	66 0f       	add	r22, r22
    14f8:	77 1f       	adc	r23, r23
    14fa:	88 1f       	adc	r24, r24
    14fc:	bb 1f       	adc	r27, r27
    14fe:	26 17       	cp	r18, r22
    1500:	37 07       	cpc	r19, r23
    1502:	48 07       	cpc	r20, r24
    1504:	ab 07       	cpc	r26, r27
    1506:	b0 e8       	ldi	r27, 0x80	; 128
    1508:	09 f0       	breq	.+2      	; 0x150c <__divsf3_pse+0x56>
    150a:	bb 0b       	sbc	r27, r27
    150c:	80 2d       	mov	r24, r0
    150e:	bf 01       	movw	r22, r30
    1510:	ff 27       	eor	r31, r31
    1512:	93 58       	subi	r25, 0x83	; 131
    1514:	5f 4f       	sbci	r21, 0xFF	; 255
    1516:	3a f0       	brmi	.+14     	; 0x1526 <__divsf3_pse+0x70>
    1518:	9e 3f       	cpi	r25, 0xFE	; 254
    151a:	51 05       	cpc	r21, r1
    151c:	78 f0       	brcs	.+30     	; 0x153c <__divsf3_pse+0x86>
    151e:	0c 94 29 0b 	jmp	0x1652	; 0x1652 <__fp_inf>
    1522:	0c 94 74 0b 	jmp	0x16e8	; 0x16e8 <__fp_szero>
    1526:	5f 3f       	cpi	r21, 0xFF	; 255
    1528:	e4 f3       	brlt	.-8      	; 0x1522 <__divsf3_pse+0x6c>
    152a:	98 3e       	cpi	r25, 0xE8	; 232
    152c:	d4 f3       	brlt	.-12     	; 0x1522 <__divsf3_pse+0x6c>
    152e:	86 95       	lsr	r24
    1530:	77 95       	ror	r23
    1532:	67 95       	ror	r22
    1534:	b7 95       	ror	r27
    1536:	f7 95       	ror	r31
    1538:	9f 5f       	subi	r25, 0xFF	; 255
    153a:	c9 f7       	brne	.-14     	; 0x152e <__divsf3_pse+0x78>
    153c:	88 0f       	add	r24, r24
    153e:	91 1d       	adc	r25, r1
    1540:	96 95       	lsr	r25
    1542:	87 95       	ror	r24
    1544:	97 f9       	bld	r25, 7
    1546:	08 95       	ret
    1548:	e1 e0       	ldi	r30, 0x01	; 1
    154a:	66 0f       	add	r22, r22
    154c:	77 1f       	adc	r23, r23
    154e:	88 1f       	adc	r24, r24
    1550:	bb 1f       	adc	r27, r27
    1552:	62 17       	cp	r22, r18
    1554:	73 07       	cpc	r23, r19
    1556:	84 07       	cpc	r24, r20
    1558:	ba 07       	cpc	r27, r26
    155a:	20 f0       	brcs	.+8      	; 0x1564 <__divsf3_pse+0xae>
    155c:	62 1b       	sub	r22, r18
    155e:	73 0b       	sbc	r23, r19
    1560:	84 0b       	sbc	r24, r20
    1562:	ba 0b       	sbc	r27, r26
    1564:	ee 1f       	adc	r30, r30
    1566:	88 f7       	brcc	.-30     	; 0x154a <__divsf3_pse+0x94>
    1568:	e0 95       	com	r30
    156a:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000013e2 <__divsf3_pse>:
    13e2:	99 23       	and	r25, r25
    13e4:	b1 f3       	breq	.-20     	; 0x13d2 <__divsf3+0x1e>
    13e6:	55 23       	and	r21, r21
    13e8:	91 f3       	breq	.-28     	; 0x13ce <__divsf3+0x1a>
    13ea:	95 1b       	sub	r25, r21
    13ec:	55 0b       	sbc	r21, r21
    13ee:	bb 27       	eor	r27, r27
    13f0:	aa 27       	eor	r26, r26
    13f2:	62 17       	cp	r22, r18
    13f4:	73 07       	cpc	r23, r19
    13f6:	84 07       	cpc	r24, r20
    13f8:	38 f0       	brcs	.+14     	; 0x1408 <__divsf3_pse+0x26>
    13fa:	9f 5f       	subi	r25, 0xFF	; 255
    13fc:	5f 4f       	sbci	r21, 0xFF	; 255
    13fe:	22 0f       	add	r18, r18
    1400:	33 1f       	adc	r19, r19
    1402:	44 1f       	adc	r20, r20
    1404:	aa 1f       	adc	r26, r26
    1406:	a9 f3       	breq	.-22     	; 0x13f2 <__divsf3_pse+0x10>
    1408:	35 d0       	rcall	.+106    	; 0x1474 <__divsf3_pse+0x92>
    140a:	0e 2e       	mov	r0, r30
    140c:	3a f0       	brmi	.+14     	; 0x141c <__divsf3_pse+0x3a>
    140e:	e0 e8       	ldi	r30, 0x80	; 128
    1410:	32 d0       	rcall	.+100    	; 0x1476 <__divsf3_pse+0x94>
    1412:	91 50       	subi	r25, 0x01	; 1
    1414:	50 40       	sbci	r21, 0x00	; 0
    1416:	e6 95       	lsr	r30
    1418:	00 1c       	adc	r0, r0
    141a:	ca f7       	brpl	.-14     	; 0x140e <__divsf3_pse+0x2c>
    141c:	2b d0       	rcall	.+86     	; 0x1474 <__divsf3_pse+0x92>
    141e:	fe 2f       	mov	r31, r30
    1420:	29 d0       	rcall	.+82     	; 0x1474 <__divsf3_pse+0x92>
    1422:	66 0f       	add	r22, r22
    1424:	77 1f       	adc	r23, r23
    1426:	88 1f       	adc	r24, r24
    1428:	bb 1f       	adc	r27, r27
    142a:	26 17       	cp	r18, r22
    142c:	37 07       	cpc	r19, r23
    142e:	48 07       	cpc	r20, r24
    1430:	ab 07       	cpc	r26, r27
    1432:	b0 e8       	ldi	r27, 0x80	; 128
    1434:	09 f0       	breq	.+2      	; 0x1438 <__divsf3_pse+0x56>
    1436:	bb 0b       	sbc	r27, r27
    1438:	80 2d       	mov	r24, r0
    143a:	bf 01       	movw	r22, r30
    143c:	ff 27       	eor	r31, r31
    143e:	93 58       	subi	r25, 0x83	; 131
    1440:	5f 4f       	sbci	r21, 0xFF	; 255
    1442:	3a f0       	brmi	.+14     	; 0x1452 <__divsf3_pse+0x70>
    1444:	9e 3f       	cpi	r25, 0xFE	; 254
    1446:	51 05       	cpc	r21, r1
    1448:	78 f0       	brcs	.+30     	; 0x1468 <__divsf3_pse+0x86>
    144a:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
    144e:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
    1452:	5f 3f       	cpi	r21, 0xFF	; 255
    1454:	e4 f3       	brlt	.-8      	; 0x144e <__divsf3_pse+0x6c>
    1456:	98 3e       	cpi	r25, 0xE8	; 232
    1458:	d4 f3       	brlt	.-12     	; 0x144e <__divsf3_pse+0x6c>
    145a:	86 95       	lsr	r24
    145c:	77 95       	ror	r23
    145e:	67 95       	ror	r22
    1460:	b7 95       	ror	r27
    1462:	f7 95       	ror	r31
    1464:	9f 5f       	subi	r25, 0xFF	; 255
    1466:	c9 f7       	brne	.-14     	; 0x145a <__divsf3_pse+0x78>
    1468:	88 0f       	add	r24, r24
    146a:	91 1d       	adc	r25, r1
    146c:	96 95       	lsr	r25
    146e:	87 95       	ror	r24
    1470:	97 f9       	bld	r25, 7
    1472:	08 95       	ret
    1474:	e1 e0       	ldi	r30, 0x01	; 1
    1476:	66 0f       	add	r22, r22
    1478:	77 1f       	adc	r23, r23
    147a:	88 1f       	adc	r24, r24
    147c:	bb 1f       	adc	r27, r27
    147e:	62 17       	cp	r22, r18
    1480:	73 07       	cpc	r23, r19
    1482:	84 07       	cpc	r24, r20
    1484:	ba 07       	cpc	r27, r26
    1486:	20 f0       	brcs	.+8      	; 0x1490 <__divsf3_pse+0xae>
    1488:	62 1b       	sub	r22, r18
    148a:	73 0b       	sbc	r23, r19
    148c:	84 0b       	sbc	r24, r20
    148e:	ba 0b       	sbc	r27, r26
    1490:	ee 1f       	adc	r30, r30
    1492:	88 f7       	brcc	.-30     	; 0x1476 <__divsf3_pse+0x94>
    1494:	e0 95       	com	r30
    1496:	08 95       	ret
||||||| .r36
00001472 <__fixsfsi>:
    1472:	0e 94 40 0a 	call	0x1480	; 0x1480 <__fixunssfsi>
    1476:	68 94       	set
    1478:	b1 11       	cpse	r27, r1
    147a:	0c 94 f7 0a 	jmp	0x15ee	; 0x15ee <__fp_szero>
    147e:	08 95       	ret
=======
0000156c <__fixsfsi>:
    156c:	0e 94 bd 0a 	call	0x157a	; 0x157a <__fixunssfsi>
    1570:	68 94       	set
    1572:	b1 11       	cpse	r27, r1
    1574:	0c 94 74 0b 	jmp	0x16e8	; 0x16e8 <__fp_szero>
    1578:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00001498 <__fixsfsi>:
    1498:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <__fixunssfsi>
    149c:	68 94       	set
    149e:	b1 11       	cpse	r27, r1
    14a0:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
    14a4:	08 95       	ret
||||||| .r36
00001480 <__fixunssfsi>:
    1480:	0e 94 dc 0a 	call	0x15b8	; 0x15b8 <__fp_splitA>
    1484:	88 f0       	brcs	.+34     	; 0x14a8 <__fixunssfsi+0x28>
    1486:	9f 57       	subi	r25, 0x7F	; 127
    1488:	98 f0       	brcs	.+38     	; 0x14b0 <__fixunssfsi+0x30>
    148a:	b9 2f       	mov	r27, r25
    148c:	99 27       	eor	r25, r25
    148e:	b7 51       	subi	r27, 0x17	; 23
    1490:	b0 f0       	brcs	.+44     	; 0x14be <__fixunssfsi+0x3e>
    1492:	e1 f0       	breq	.+56     	; 0x14cc <__fixunssfsi+0x4c>
    1494:	66 0f       	add	r22, r22
    1496:	77 1f       	adc	r23, r23
    1498:	88 1f       	adc	r24, r24
    149a:	99 1f       	adc	r25, r25
    149c:	1a f0       	brmi	.+6      	; 0x14a4 <__fixunssfsi+0x24>
    149e:	ba 95       	dec	r27
    14a0:	c9 f7       	brne	.-14     	; 0x1494 <__fixunssfsi+0x14>
    14a2:	14 c0       	rjmp	.+40     	; 0x14cc <__fixunssfsi+0x4c>
    14a4:	b1 30       	cpi	r27, 0x01	; 1
    14a6:	91 f0       	breq	.+36     	; 0x14cc <__fixunssfsi+0x4c>
    14a8:	0e 94 f6 0a 	call	0x15ec	; 0x15ec <__fp_zero>
    14ac:	b1 e0       	ldi	r27, 0x01	; 1
    14ae:	08 95       	ret
    14b0:	0c 94 f6 0a 	jmp	0x15ec	; 0x15ec <__fp_zero>
    14b4:	67 2f       	mov	r22, r23
    14b6:	78 2f       	mov	r23, r24
    14b8:	88 27       	eor	r24, r24
    14ba:	b8 5f       	subi	r27, 0xF8	; 248
    14bc:	39 f0       	breq	.+14     	; 0x14cc <__fixunssfsi+0x4c>
    14be:	b9 3f       	cpi	r27, 0xF9	; 249
    14c0:	cc f3       	brlt	.-14     	; 0x14b4 <__fixunssfsi+0x34>
    14c2:	86 95       	lsr	r24
    14c4:	77 95       	ror	r23
    14c6:	67 95       	ror	r22
    14c8:	b3 95       	inc	r27
    14ca:	d9 f7       	brne	.-10     	; 0x14c2 <__fixunssfsi+0x42>
    14cc:	3e f4       	brtc	.+14     	; 0x14dc <__fixunssfsi+0x5c>
    14ce:	90 95       	com	r25
    14d0:	80 95       	com	r24
    14d2:	70 95       	com	r23
    14d4:	61 95       	neg	r22
    14d6:	7f 4f       	sbci	r23, 0xFF	; 255
    14d8:	8f 4f       	sbci	r24, 0xFF	; 255
    14da:	9f 4f       	sbci	r25, 0xFF	; 255
    14dc:	08 95       	ret
=======
0000157a <__fixunssfsi>:
    157a:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <__fp_splitA>
    157e:	88 f0       	brcs	.+34     	; 0x15a2 <__fixunssfsi+0x28>
    1580:	9f 57       	subi	r25, 0x7F	; 127
    1582:	98 f0       	brcs	.+38     	; 0x15aa <__fixunssfsi+0x30>
    1584:	b9 2f       	mov	r27, r25
    1586:	99 27       	eor	r25, r25
    1588:	b7 51       	subi	r27, 0x17	; 23
    158a:	b0 f0       	brcs	.+44     	; 0x15b8 <__fixunssfsi+0x3e>
    158c:	e1 f0       	breq	.+56     	; 0x15c6 <__fixunssfsi+0x4c>
    158e:	66 0f       	add	r22, r22
    1590:	77 1f       	adc	r23, r23
    1592:	88 1f       	adc	r24, r24
    1594:	99 1f       	adc	r25, r25
    1596:	1a f0       	brmi	.+6      	; 0x159e <__fixunssfsi+0x24>
    1598:	ba 95       	dec	r27
    159a:	c9 f7       	brne	.-14     	; 0x158e <__fixunssfsi+0x14>
    159c:	14 c0       	rjmp	.+40     	; 0x15c6 <__fixunssfsi+0x4c>
    159e:	b1 30       	cpi	r27, 0x01	; 1
    15a0:	91 f0       	breq	.+36     	; 0x15c6 <__fixunssfsi+0x4c>
    15a2:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__fp_zero>
    15a6:	b1 e0       	ldi	r27, 0x01	; 1
    15a8:	08 95       	ret
    15aa:	0c 94 73 0b 	jmp	0x16e6	; 0x16e6 <__fp_zero>
    15ae:	67 2f       	mov	r22, r23
    15b0:	78 2f       	mov	r23, r24
    15b2:	88 27       	eor	r24, r24
    15b4:	b8 5f       	subi	r27, 0xF8	; 248
    15b6:	39 f0       	breq	.+14     	; 0x15c6 <__fixunssfsi+0x4c>
    15b8:	b9 3f       	cpi	r27, 0xF9	; 249
    15ba:	cc f3       	brlt	.-14     	; 0x15ae <__fixunssfsi+0x34>
    15bc:	86 95       	lsr	r24
    15be:	77 95       	ror	r23
    15c0:	67 95       	ror	r22
    15c2:	b3 95       	inc	r27
    15c4:	d9 f7       	brne	.-10     	; 0x15bc <__fixunssfsi+0x42>
    15c6:	3e f4       	brtc	.+14     	; 0x15d6 <__fixunssfsi+0x5c>
    15c8:	90 95       	com	r25
    15ca:	80 95       	com	r24
    15cc:	70 95       	com	r23
    15ce:	61 95       	neg	r22
    15d0:	7f 4f       	sbci	r23, 0xFF	; 255
    15d2:	8f 4f       	sbci	r24, 0xFF	; 255
    15d4:	9f 4f       	sbci	r25, 0xFF	; 255
    15d6:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000014a6 <__fixunssfsi>:
    14a6:	0e 94 ef 0a 	call	0x15de	; 0x15de <__fp_splitA>
    14aa:	88 f0       	brcs	.+34     	; 0x14ce <__fixunssfsi+0x28>
    14ac:	9f 57       	subi	r25, 0x7F	; 127
    14ae:	98 f0       	brcs	.+38     	; 0x14d6 <__fixunssfsi+0x30>
    14b0:	b9 2f       	mov	r27, r25
    14b2:	99 27       	eor	r25, r25
    14b4:	b7 51       	subi	r27, 0x17	; 23
    14b6:	b0 f0       	brcs	.+44     	; 0x14e4 <__fixunssfsi+0x3e>
    14b8:	e1 f0       	breq	.+56     	; 0x14f2 <__fixunssfsi+0x4c>
    14ba:	66 0f       	add	r22, r22
    14bc:	77 1f       	adc	r23, r23
    14be:	88 1f       	adc	r24, r24
    14c0:	99 1f       	adc	r25, r25
    14c2:	1a f0       	brmi	.+6      	; 0x14ca <__fixunssfsi+0x24>
    14c4:	ba 95       	dec	r27
    14c6:	c9 f7       	brne	.-14     	; 0x14ba <__fixunssfsi+0x14>
    14c8:	14 c0       	rjmp	.+40     	; 0x14f2 <__fixunssfsi+0x4c>
    14ca:	b1 30       	cpi	r27, 0x01	; 1
    14cc:	91 f0       	breq	.+36     	; 0x14f2 <__fixunssfsi+0x4c>
    14ce:	0e 94 09 0b 	call	0x1612	; 0x1612 <__fp_zero>
    14d2:	b1 e0       	ldi	r27, 0x01	; 1
    14d4:	08 95       	ret
    14d6:	0c 94 09 0b 	jmp	0x1612	; 0x1612 <__fp_zero>
    14da:	67 2f       	mov	r22, r23
    14dc:	78 2f       	mov	r23, r24
    14de:	88 27       	eor	r24, r24
    14e0:	b8 5f       	subi	r27, 0xF8	; 248
    14e2:	39 f0       	breq	.+14     	; 0x14f2 <__fixunssfsi+0x4c>
    14e4:	b9 3f       	cpi	r27, 0xF9	; 249
    14e6:	cc f3       	brlt	.-14     	; 0x14da <__fixunssfsi+0x34>
    14e8:	86 95       	lsr	r24
    14ea:	77 95       	ror	r23
    14ec:	67 95       	ror	r22
    14ee:	b3 95       	inc	r27
    14f0:	d9 f7       	brne	.-10     	; 0x14e8 <__fixunssfsi+0x42>
    14f2:	3e f4       	brtc	.+14     	; 0x1502 <__fixunssfsi+0x5c>
    14f4:	90 95       	com	r25
    14f6:	80 95       	com	r24
    14f8:	70 95       	com	r23
    14fa:	61 95       	neg	r22
    14fc:	7f 4f       	sbci	r23, 0xFF	; 255
    14fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1500:	9f 4f       	sbci	r25, 0xFF	; 255
    1502:	08 95       	ret
||||||| .r36
000014de <__floatunsisf>:
    14de:	e8 94       	clt
    14e0:	09 c0       	rjmp	.+18     	; 0x14f4 <__floatsisf+0x12>
=======
000015d8 <__floatunsisf>:
    15d8:	e8 94       	clt
    15da:	09 c0       	rjmp	.+18     	; 0x15ee <__floatsisf+0x12>
>>>>>>> .r38

<<<<<<< .mine
00001504 <__floatunsisf>:
    1504:	e8 94       	clt
    1506:	09 c0       	rjmp	.+18     	; 0x151a <__floatsisf+0x12>
||||||| .r36
000014e2 <__floatsisf>:
    14e2:	97 fb       	bst	r25, 7
    14e4:	3e f4       	brtc	.+14     	; 0x14f4 <__floatsisf+0x12>
    14e6:	90 95       	com	r25
    14e8:	80 95       	com	r24
    14ea:	70 95       	com	r23
    14ec:	61 95       	neg	r22
    14ee:	7f 4f       	sbci	r23, 0xFF	; 255
    14f0:	8f 4f       	sbci	r24, 0xFF	; 255
    14f2:	9f 4f       	sbci	r25, 0xFF	; 255
    14f4:	99 23       	and	r25, r25
    14f6:	a9 f0       	breq	.+42     	; 0x1522 <__floatsisf+0x40>
    14f8:	f9 2f       	mov	r31, r25
    14fa:	96 e9       	ldi	r25, 0x96	; 150
    14fc:	bb 27       	eor	r27, r27
    14fe:	93 95       	inc	r25
    1500:	f6 95       	lsr	r31
    1502:	87 95       	ror	r24
    1504:	77 95       	ror	r23
    1506:	67 95       	ror	r22
    1508:	b7 95       	ror	r27
    150a:	f1 11       	cpse	r31, r1
    150c:	f8 cf       	rjmp	.-16     	; 0x14fe <__floatsisf+0x1c>
    150e:	fa f4       	brpl	.+62     	; 0x154e <__floatsisf+0x6c>
    1510:	bb 0f       	add	r27, r27
    1512:	11 f4       	brne	.+4      	; 0x1518 <__floatsisf+0x36>
    1514:	60 ff       	sbrs	r22, 0
    1516:	1b c0       	rjmp	.+54     	; 0x154e <__floatsisf+0x6c>
    1518:	6f 5f       	subi	r22, 0xFF	; 255
    151a:	7f 4f       	sbci	r23, 0xFF	; 255
    151c:	8f 4f       	sbci	r24, 0xFF	; 255
    151e:	9f 4f       	sbci	r25, 0xFF	; 255
    1520:	16 c0       	rjmp	.+44     	; 0x154e <__floatsisf+0x6c>
    1522:	88 23       	and	r24, r24
    1524:	11 f0       	breq	.+4      	; 0x152a <__floatsisf+0x48>
    1526:	96 e9       	ldi	r25, 0x96	; 150
    1528:	11 c0       	rjmp	.+34     	; 0x154c <__floatsisf+0x6a>
    152a:	77 23       	and	r23, r23
    152c:	21 f0       	breq	.+8      	; 0x1536 <__floatsisf+0x54>
    152e:	9e e8       	ldi	r25, 0x8E	; 142
    1530:	87 2f       	mov	r24, r23
    1532:	76 2f       	mov	r23, r22
    1534:	05 c0       	rjmp	.+10     	; 0x1540 <__floatsisf+0x5e>
    1536:	66 23       	and	r22, r22
    1538:	71 f0       	breq	.+28     	; 0x1556 <__floatsisf+0x74>
    153a:	96 e8       	ldi	r25, 0x86	; 134
    153c:	86 2f       	mov	r24, r22
    153e:	70 e0       	ldi	r23, 0x00	; 0
    1540:	60 e0       	ldi	r22, 0x00	; 0
    1542:	2a f0       	brmi	.+10     	; 0x154e <__floatsisf+0x6c>
    1544:	9a 95       	dec	r25
    1546:	66 0f       	add	r22, r22
    1548:	77 1f       	adc	r23, r23
    154a:	88 1f       	adc	r24, r24
    154c:	da f7       	brpl	.-10     	; 0x1544 <__floatsisf+0x62>
    154e:	88 0f       	add	r24, r24
    1550:	96 95       	lsr	r25
    1552:	87 95       	ror	r24
    1554:	97 f9       	bld	r25, 7
    1556:	08 95       	ret
=======
000015dc <__floatsisf>:
    15dc:	97 fb       	bst	r25, 7
    15de:	3e f4       	brtc	.+14     	; 0x15ee <__floatsisf+0x12>
    15e0:	90 95       	com	r25
    15e2:	80 95       	com	r24
    15e4:	70 95       	com	r23
    15e6:	61 95       	neg	r22
    15e8:	7f 4f       	sbci	r23, 0xFF	; 255
    15ea:	8f 4f       	sbci	r24, 0xFF	; 255
    15ec:	9f 4f       	sbci	r25, 0xFF	; 255
    15ee:	99 23       	and	r25, r25
    15f0:	a9 f0       	breq	.+42     	; 0x161c <__floatsisf+0x40>
    15f2:	f9 2f       	mov	r31, r25
    15f4:	96 e9       	ldi	r25, 0x96	; 150
    15f6:	bb 27       	eor	r27, r27
    15f8:	93 95       	inc	r25
    15fa:	f6 95       	lsr	r31
    15fc:	87 95       	ror	r24
    15fe:	77 95       	ror	r23
    1600:	67 95       	ror	r22
    1602:	b7 95       	ror	r27
    1604:	f1 11       	cpse	r31, r1
    1606:	f8 cf       	rjmp	.-16     	; 0x15f8 <__floatsisf+0x1c>
    1608:	fa f4       	brpl	.+62     	; 0x1648 <__floatsisf+0x6c>
    160a:	bb 0f       	add	r27, r27
    160c:	11 f4       	brne	.+4      	; 0x1612 <__floatsisf+0x36>
    160e:	60 ff       	sbrs	r22, 0
    1610:	1b c0       	rjmp	.+54     	; 0x1648 <__floatsisf+0x6c>
    1612:	6f 5f       	subi	r22, 0xFF	; 255
    1614:	7f 4f       	sbci	r23, 0xFF	; 255
    1616:	8f 4f       	sbci	r24, 0xFF	; 255
    1618:	9f 4f       	sbci	r25, 0xFF	; 255
    161a:	16 c0       	rjmp	.+44     	; 0x1648 <__floatsisf+0x6c>
    161c:	88 23       	and	r24, r24
    161e:	11 f0       	breq	.+4      	; 0x1624 <__floatsisf+0x48>
    1620:	96 e9       	ldi	r25, 0x96	; 150
    1622:	11 c0       	rjmp	.+34     	; 0x1646 <__floatsisf+0x6a>
    1624:	77 23       	and	r23, r23
    1626:	21 f0       	breq	.+8      	; 0x1630 <__floatsisf+0x54>
    1628:	9e e8       	ldi	r25, 0x8E	; 142
    162a:	87 2f       	mov	r24, r23
    162c:	76 2f       	mov	r23, r22
    162e:	05 c0       	rjmp	.+10     	; 0x163a <__floatsisf+0x5e>
    1630:	66 23       	and	r22, r22
    1632:	71 f0       	breq	.+28     	; 0x1650 <__floatsisf+0x74>
    1634:	96 e8       	ldi	r25, 0x86	; 134
    1636:	86 2f       	mov	r24, r22
    1638:	70 e0       	ldi	r23, 0x00	; 0
    163a:	60 e0       	ldi	r22, 0x00	; 0
    163c:	2a f0       	brmi	.+10     	; 0x1648 <__floatsisf+0x6c>
    163e:	9a 95       	dec	r25
    1640:	66 0f       	add	r22, r22
    1642:	77 1f       	adc	r23, r23
    1644:	88 1f       	adc	r24, r24
    1646:	da f7       	brpl	.-10     	; 0x163e <__floatsisf+0x62>
    1648:	88 0f       	add	r24, r24
    164a:	96 95       	lsr	r25
    164c:	87 95       	ror	r24
    164e:	97 f9       	bld	r25, 7
    1650:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00001508 <__floatsisf>:
    1508:	97 fb       	bst	r25, 7
    150a:	3e f4       	brtc	.+14     	; 0x151a <__floatsisf+0x12>
    150c:	90 95       	com	r25
    150e:	80 95       	com	r24
    1510:	70 95       	com	r23
    1512:	61 95       	neg	r22
    1514:	7f 4f       	sbci	r23, 0xFF	; 255
    1516:	8f 4f       	sbci	r24, 0xFF	; 255
    1518:	9f 4f       	sbci	r25, 0xFF	; 255
    151a:	99 23       	and	r25, r25
    151c:	a9 f0       	breq	.+42     	; 0x1548 <__floatsisf+0x40>
    151e:	f9 2f       	mov	r31, r25
    1520:	96 e9       	ldi	r25, 0x96	; 150
    1522:	bb 27       	eor	r27, r27
    1524:	93 95       	inc	r25
    1526:	f6 95       	lsr	r31
    1528:	87 95       	ror	r24
    152a:	77 95       	ror	r23
    152c:	67 95       	ror	r22
    152e:	b7 95       	ror	r27
    1530:	f1 11       	cpse	r31, r1
    1532:	f8 cf       	rjmp	.-16     	; 0x1524 <__floatsisf+0x1c>
    1534:	fa f4       	brpl	.+62     	; 0x1574 <__floatsisf+0x6c>
    1536:	bb 0f       	add	r27, r27
    1538:	11 f4       	brne	.+4      	; 0x153e <__floatsisf+0x36>
    153a:	60 ff       	sbrs	r22, 0
    153c:	1b c0       	rjmp	.+54     	; 0x1574 <__floatsisf+0x6c>
    153e:	6f 5f       	subi	r22, 0xFF	; 255
    1540:	7f 4f       	sbci	r23, 0xFF	; 255
    1542:	8f 4f       	sbci	r24, 0xFF	; 255
    1544:	9f 4f       	sbci	r25, 0xFF	; 255
    1546:	16 c0       	rjmp	.+44     	; 0x1574 <__floatsisf+0x6c>
    1548:	88 23       	and	r24, r24
    154a:	11 f0       	breq	.+4      	; 0x1550 <__floatsisf+0x48>
    154c:	96 e9       	ldi	r25, 0x96	; 150
    154e:	11 c0       	rjmp	.+34     	; 0x1572 <__floatsisf+0x6a>
    1550:	77 23       	and	r23, r23
    1552:	21 f0       	breq	.+8      	; 0x155c <__floatsisf+0x54>
    1554:	9e e8       	ldi	r25, 0x8E	; 142
    1556:	87 2f       	mov	r24, r23
    1558:	76 2f       	mov	r23, r22
    155a:	05 c0       	rjmp	.+10     	; 0x1566 <__floatsisf+0x5e>
    155c:	66 23       	and	r22, r22
    155e:	71 f0       	breq	.+28     	; 0x157c <__floatsisf+0x74>
    1560:	96 e8       	ldi	r25, 0x86	; 134
    1562:	86 2f       	mov	r24, r22
    1564:	70 e0       	ldi	r23, 0x00	; 0
    1566:	60 e0       	ldi	r22, 0x00	; 0
    1568:	2a f0       	brmi	.+10     	; 0x1574 <__floatsisf+0x6c>
    156a:	9a 95       	dec	r25
    156c:	66 0f       	add	r22, r22
    156e:	77 1f       	adc	r23, r23
    1570:	88 1f       	adc	r24, r24
    1572:	da f7       	brpl	.-10     	; 0x156a <__floatsisf+0x62>
    1574:	88 0f       	add	r24, r24
    1576:	96 95       	lsr	r25
    1578:	87 95       	ror	r24
    157a:	97 f9       	bld	r25, 7
    157c:	08 95       	ret
||||||| .r36
00001558 <__fp_inf>:
    1558:	97 f9       	bld	r25, 7
    155a:	9f 67       	ori	r25, 0x7F	; 127
    155c:	80 e8       	ldi	r24, 0x80	; 128
    155e:	70 e0       	ldi	r23, 0x00	; 0
    1560:	60 e0       	ldi	r22, 0x00	; 0
    1562:	08 95       	ret
=======
00001652 <__fp_inf>:
    1652:	97 f9       	bld	r25, 7
    1654:	9f 67       	ori	r25, 0x7F	; 127
    1656:	80 e8       	ldi	r24, 0x80	; 128
    1658:	70 e0       	ldi	r23, 0x00	; 0
    165a:	60 e0       	ldi	r22, 0x00	; 0
    165c:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000157e <__fp_inf>:
    157e:	97 f9       	bld	r25, 7
    1580:	9f 67       	ori	r25, 0x7F	; 127
    1582:	80 e8       	ldi	r24, 0x80	; 128
    1584:	70 e0       	ldi	r23, 0x00	; 0
    1586:	60 e0       	ldi	r22, 0x00	; 0
    1588:	08 95       	ret
||||||| .r36
00001564 <__fp_nan>:
    1564:	9f ef       	ldi	r25, 0xFF	; 255
    1566:	80 ec       	ldi	r24, 0xC0	; 192
    1568:	08 95       	ret
=======
0000165e <__fp_nan>:
    165e:	9f ef       	ldi	r25, 0xFF	; 255
    1660:	80 ec       	ldi	r24, 0xC0	; 192
    1662:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000158a <__fp_nan>:
    158a:	9f ef       	ldi	r25, 0xFF	; 255
    158c:	80 ec       	ldi	r24, 0xC0	; 192
    158e:	08 95       	ret
||||||| .r36
0000156a <__fp_pscA>:
    156a:	00 24       	eor	r0, r0
    156c:	0a 94       	dec	r0
    156e:	16 16       	cp	r1, r22
    1570:	17 06       	cpc	r1, r23
    1572:	18 06       	cpc	r1, r24
    1574:	09 06       	cpc	r0, r25
    1576:	08 95       	ret
=======
00001664 <__fp_pscA>:
    1664:	00 24       	eor	r0, r0
    1666:	0a 94       	dec	r0
    1668:	16 16       	cp	r1, r22
    166a:	17 06       	cpc	r1, r23
    166c:	18 06       	cpc	r1, r24
    166e:	09 06       	cpc	r0, r25
    1670:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00001590 <__fp_pscA>:
    1590:	00 24       	eor	r0, r0
    1592:	0a 94       	dec	r0
    1594:	16 16       	cp	r1, r22
    1596:	17 06       	cpc	r1, r23
    1598:	18 06       	cpc	r1, r24
    159a:	09 06       	cpc	r0, r25
    159c:	08 95       	ret
||||||| .r36
00001578 <__fp_pscB>:
    1578:	00 24       	eor	r0, r0
    157a:	0a 94       	dec	r0
    157c:	12 16       	cp	r1, r18
    157e:	13 06       	cpc	r1, r19
    1580:	14 06       	cpc	r1, r20
    1582:	05 06       	cpc	r0, r21
    1584:	08 95       	ret
=======
00001672 <__fp_pscB>:
    1672:	00 24       	eor	r0, r0
    1674:	0a 94       	dec	r0
    1676:	12 16       	cp	r1, r18
    1678:	13 06       	cpc	r1, r19
    167a:	14 06       	cpc	r1, r20
    167c:	05 06       	cpc	r0, r21
    167e:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000159e <__fp_pscB>:
    159e:	00 24       	eor	r0, r0
    15a0:	0a 94       	dec	r0
    15a2:	12 16       	cp	r1, r18
    15a4:	13 06       	cpc	r1, r19
    15a6:	14 06       	cpc	r1, r20
    15a8:	05 06       	cpc	r0, r21
    15aa:	08 95       	ret
||||||| .r36
00001586 <__fp_round>:
    1586:	09 2e       	mov	r0, r25
    1588:	03 94       	inc	r0
    158a:	00 0c       	add	r0, r0
    158c:	11 f4       	brne	.+4      	; 0x1592 <__fp_round+0xc>
    158e:	88 23       	and	r24, r24
    1590:	52 f0       	brmi	.+20     	; 0x15a6 <__fp_round+0x20>
    1592:	bb 0f       	add	r27, r27
    1594:	40 f4       	brcc	.+16     	; 0x15a6 <__fp_round+0x20>
    1596:	bf 2b       	or	r27, r31
    1598:	11 f4       	brne	.+4      	; 0x159e <__fp_round+0x18>
    159a:	60 ff       	sbrs	r22, 0
    159c:	04 c0       	rjmp	.+8      	; 0x15a6 <__fp_round+0x20>
    159e:	6f 5f       	subi	r22, 0xFF	; 255
    15a0:	7f 4f       	sbci	r23, 0xFF	; 255
    15a2:	8f 4f       	sbci	r24, 0xFF	; 255
    15a4:	9f 4f       	sbci	r25, 0xFF	; 255
    15a6:	08 95       	ret
=======
00001680 <__fp_round>:
    1680:	09 2e       	mov	r0, r25
    1682:	03 94       	inc	r0
    1684:	00 0c       	add	r0, r0
    1686:	11 f4       	brne	.+4      	; 0x168c <__fp_round+0xc>
    1688:	88 23       	and	r24, r24
    168a:	52 f0       	brmi	.+20     	; 0x16a0 <__fp_round+0x20>
    168c:	bb 0f       	add	r27, r27
    168e:	40 f4       	brcc	.+16     	; 0x16a0 <__fp_round+0x20>
    1690:	bf 2b       	or	r27, r31
    1692:	11 f4       	brne	.+4      	; 0x1698 <__fp_round+0x18>
    1694:	60 ff       	sbrs	r22, 0
    1696:	04 c0       	rjmp	.+8      	; 0x16a0 <__fp_round+0x20>
    1698:	6f 5f       	subi	r22, 0xFF	; 255
    169a:	7f 4f       	sbci	r23, 0xFF	; 255
    169c:	8f 4f       	sbci	r24, 0xFF	; 255
    169e:	9f 4f       	sbci	r25, 0xFF	; 255
    16a0:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000015ac <__fp_round>:
    15ac:	09 2e       	mov	r0, r25
    15ae:	03 94       	inc	r0
    15b0:	00 0c       	add	r0, r0
    15b2:	11 f4       	brne	.+4      	; 0x15b8 <__fp_round+0xc>
    15b4:	88 23       	and	r24, r24
    15b6:	52 f0       	brmi	.+20     	; 0x15cc <__fp_round+0x20>
    15b8:	bb 0f       	add	r27, r27
    15ba:	40 f4       	brcc	.+16     	; 0x15cc <__fp_round+0x20>
    15bc:	bf 2b       	or	r27, r31
    15be:	11 f4       	brne	.+4      	; 0x15c4 <__fp_round+0x18>
    15c0:	60 ff       	sbrs	r22, 0
    15c2:	04 c0       	rjmp	.+8      	; 0x15cc <__fp_round+0x20>
    15c4:	6f 5f       	subi	r22, 0xFF	; 255
    15c6:	7f 4f       	sbci	r23, 0xFF	; 255
    15c8:	8f 4f       	sbci	r24, 0xFF	; 255
    15ca:	9f 4f       	sbci	r25, 0xFF	; 255
    15cc:	08 95       	ret
||||||| .r36
000015a8 <__fp_split3>:
    15a8:	57 fd       	sbrc	r21, 7
    15aa:	90 58       	subi	r25, 0x80	; 128
    15ac:	44 0f       	add	r20, r20
    15ae:	55 1f       	adc	r21, r21
    15b0:	59 f0       	breq	.+22     	; 0x15c8 <__fp_splitA+0x10>
    15b2:	5f 3f       	cpi	r21, 0xFF	; 255
    15b4:	71 f0       	breq	.+28     	; 0x15d2 <__fp_splitA+0x1a>
    15b6:	47 95       	ror	r20
=======
000016a2 <__fp_split3>:
    16a2:	57 fd       	sbrc	r21, 7
    16a4:	90 58       	subi	r25, 0x80	; 128
    16a6:	44 0f       	add	r20, r20
    16a8:	55 1f       	adc	r21, r21
    16aa:	59 f0       	breq	.+22     	; 0x16c2 <__fp_splitA+0x10>
    16ac:	5f 3f       	cpi	r21, 0xFF	; 255
    16ae:	71 f0       	breq	.+28     	; 0x16cc <__fp_splitA+0x1a>
    16b0:	47 95       	ror	r20
>>>>>>> .r38

<<<<<<< .mine
000015ce <__fp_split3>:
    15ce:	57 fd       	sbrc	r21, 7
    15d0:	90 58       	subi	r25, 0x80	; 128
    15d2:	44 0f       	add	r20, r20
    15d4:	55 1f       	adc	r21, r21
    15d6:	59 f0       	breq	.+22     	; 0x15ee <__fp_splitA+0x10>
    15d8:	5f 3f       	cpi	r21, 0xFF	; 255
    15da:	71 f0       	breq	.+28     	; 0x15f8 <__fp_splitA+0x1a>
    15dc:	47 95       	ror	r20
||||||| .r36
000015b8 <__fp_splitA>:
    15b8:	88 0f       	add	r24, r24
    15ba:	97 fb       	bst	r25, 7
    15bc:	99 1f       	adc	r25, r25
    15be:	61 f0       	breq	.+24     	; 0x15d8 <__fp_splitA+0x20>
    15c0:	9f 3f       	cpi	r25, 0xFF	; 255
    15c2:	79 f0       	breq	.+30     	; 0x15e2 <__fp_splitA+0x2a>
    15c4:	87 95       	ror	r24
    15c6:	08 95       	ret
    15c8:	12 16       	cp	r1, r18
    15ca:	13 06       	cpc	r1, r19
    15cc:	14 06       	cpc	r1, r20
    15ce:	55 1f       	adc	r21, r21
    15d0:	f2 cf       	rjmp	.-28     	; 0x15b6 <__fp_split3+0xe>
    15d2:	46 95       	lsr	r20
    15d4:	f1 df       	rcall	.-30     	; 0x15b8 <__fp_splitA>
    15d6:	08 c0       	rjmp	.+16     	; 0x15e8 <__fp_splitA+0x30>
    15d8:	16 16       	cp	r1, r22
    15da:	17 06       	cpc	r1, r23
    15dc:	18 06       	cpc	r1, r24
    15de:	99 1f       	adc	r25, r25
    15e0:	f1 cf       	rjmp	.-30     	; 0x15c4 <__fp_splitA+0xc>
    15e2:	86 95       	lsr	r24
    15e4:	71 05       	cpc	r23, r1
    15e6:	61 05       	cpc	r22, r1
    15e8:	08 94       	sec
    15ea:	08 95       	ret
=======
000016b2 <__fp_splitA>:
    16b2:	88 0f       	add	r24, r24
    16b4:	97 fb       	bst	r25, 7
    16b6:	99 1f       	adc	r25, r25
    16b8:	61 f0       	breq	.+24     	; 0x16d2 <__fp_splitA+0x20>
    16ba:	9f 3f       	cpi	r25, 0xFF	; 255
    16bc:	79 f0       	breq	.+30     	; 0x16dc <__fp_splitA+0x2a>
    16be:	87 95       	ror	r24
    16c0:	08 95       	ret
    16c2:	12 16       	cp	r1, r18
    16c4:	13 06       	cpc	r1, r19
    16c6:	14 06       	cpc	r1, r20
    16c8:	55 1f       	adc	r21, r21
    16ca:	f2 cf       	rjmp	.-28     	; 0x16b0 <__fp_split3+0xe>
    16cc:	46 95       	lsr	r20
    16ce:	f1 df       	rcall	.-30     	; 0x16b2 <__fp_splitA>
    16d0:	08 c0       	rjmp	.+16     	; 0x16e2 <__fp_splitA+0x30>
    16d2:	16 16       	cp	r1, r22
    16d4:	17 06       	cpc	r1, r23
    16d6:	18 06       	cpc	r1, r24
    16d8:	99 1f       	adc	r25, r25
    16da:	f1 cf       	rjmp	.-30     	; 0x16be <__fp_splitA+0xc>
    16dc:	86 95       	lsr	r24
    16de:	71 05       	cpc	r23, r1
    16e0:	61 05       	cpc	r22, r1
    16e2:	08 94       	sec
    16e4:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
000015de <__fp_splitA>:
    15de:	88 0f       	add	r24, r24
    15e0:	97 fb       	bst	r25, 7
    15e2:	99 1f       	adc	r25, r25
    15e4:	61 f0       	breq	.+24     	; 0x15fe <__fp_splitA+0x20>
    15e6:	9f 3f       	cpi	r25, 0xFF	; 255
    15e8:	79 f0       	breq	.+30     	; 0x1608 <__fp_splitA+0x2a>
    15ea:	87 95       	ror	r24
    15ec:	08 95       	ret
    15ee:	12 16       	cp	r1, r18
    15f0:	13 06       	cpc	r1, r19
    15f2:	14 06       	cpc	r1, r20
    15f4:	55 1f       	adc	r21, r21
    15f6:	f2 cf       	rjmp	.-28     	; 0x15dc <__fp_split3+0xe>
    15f8:	46 95       	lsr	r20
    15fa:	f1 df       	rcall	.-30     	; 0x15de <__fp_splitA>
    15fc:	08 c0       	rjmp	.+16     	; 0x160e <__fp_splitA+0x30>
    15fe:	16 16       	cp	r1, r22
    1600:	17 06       	cpc	r1, r23
    1602:	18 06       	cpc	r1, r24
    1604:	99 1f       	adc	r25, r25
    1606:	f1 cf       	rjmp	.-30     	; 0x15ea <__fp_splitA+0xc>
    1608:	86 95       	lsr	r24
    160a:	71 05       	cpc	r23, r1
    160c:	61 05       	cpc	r22, r1
    160e:	08 94       	sec
    1610:	08 95       	ret
||||||| .r36
000015ec <__fp_zero>:
    15ec:	e8 94       	clt
=======
000016e6 <__fp_zero>:
    16e6:	e8 94       	clt
>>>>>>> .r38

<<<<<<< .mine
00001612 <__fp_zero>:
    1612:	e8 94       	clt
||||||| .r36
000015ee <__fp_szero>:
    15ee:	bb 27       	eor	r27, r27
    15f0:	66 27       	eor	r22, r22
    15f2:	77 27       	eor	r23, r23
    15f4:	cb 01       	movw	r24, r22
    15f6:	97 f9       	bld	r25, 7
    15f8:	08 95       	ret
=======
000016e8 <__fp_szero>:
    16e8:	bb 27       	eor	r27, r27
    16ea:	66 27       	eor	r22, r22
    16ec:	77 27       	eor	r23, r23
    16ee:	cb 01       	movw	r24, r22
    16f0:	97 f9       	bld	r25, 7
    16f2:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00001614 <__fp_szero>:
    1614:	bb 27       	eor	r27, r27
    1616:	66 27       	eor	r22, r22
    1618:	77 27       	eor	r23, r23
    161a:	cb 01       	movw	r24, r22
    161c:	97 f9       	bld	r25, 7
    161e:	08 95       	ret
||||||| .r36
000015fa <__mulsf3>:
    15fa:	0e 94 10 0b 	call	0x1620	; 0x1620 <__mulsf3x>
    15fe:	0c 94 c3 0a 	jmp	0x1586	; 0x1586 <__fp_round>
    1602:	0e 94 b5 0a 	call	0x156a	; 0x156a <__fp_pscA>
    1606:	38 f0       	brcs	.+14     	; 0x1616 <__mulsf3+0x1c>
    1608:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__fp_pscB>
    160c:	20 f0       	brcs	.+8      	; 0x1616 <__mulsf3+0x1c>
    160e:	95 23       	and	r25, r21
    1610:	11 f0       	breq	.+4      	; 0x1616 <__mulsf3+0x1c>
    1612:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__fp_inf>
    1616:	0c 94 b2 0a 	jmp	0x1564	; 0x1564 <__fp_nan>
    161a:	11 24       	eor	r1, r1
    161c:	0c 94 f7 0a 	jmp	0x15ee	; 0x15ee <__fp_szero>
=======
000016f4 <__mulsf3>:
    16f4:	0e 94 8d 0b 	call	0x171a	; 0x171a <__mulsf3x>
    16f8:	0c 94 40 0b 	jmp	0x1680	; 0x1680 <__fp_round>
    16fc:	0e 94 32 0b 	call	0x1664	; 0x1664 <__fp_pscA>
    1700:	38 f0       	brcs	.+14     	; 0x1710 <__mulsf3+0x1c>
    1702:	0e 94 39 0b 	call	0x1672	; 0x1672 <__fp_pscB>
    1706:	20 f0       	brcs	.+8      	; 0x1710 <__mulsf3+0x1c>
    1708:	95 23       	and	r25, r21
    170a:	11 f0       	breq	.+4      	; 0x1710 <__mulsf3+0x1c>
    170c:	0c 94 29 0b 	jmp	0x1652	; 0x1652 <__fp_inf>
    1710:	0c 94 2f 0b 	jmp	0x165e	; 0x165e <__fp_nan>
    1714:	11 24       	eor	r1, r1
    1716:	0c 94 74 0b 	jmp	0x16e8	; 0x16e8 <__fp_szero>
>>>>>>> .r38

<<<<<<< .mine
00001620 <__mulsf3>:
    1620:	0e 94 23 0b 	call	0x1646	; 0x1646 <__mulsf3x>
    1624:	0c 94 d6 0a 	jmp	0x15ac	; 0x15ac <__fp_round>
    1628:	0e 94 c8 0a 	call	0x1590	; 0x1590 <__fp_pscA>
    162c:	38 f0       	brcs	.+14     	; 0x163c <__mulsf3+0x1c>
    162e:	0e 94 cf 0a 	call	0x159e	; 0x159e <__fp_pscB>
    1632:	20 f0       	brcs	.+8      	; 0x163c <__mulsf3+0x1c>
    1634:	95 23       	and	r25, r21
    1636:	11 f0       	breq	.+4      	; 0x163c <__mulsf3+0x1c>
    1638:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
    163c:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__fp_nan>
    1640:	11 24       	eor	r1, r1
    1642:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
||||||| .r36
00001620 <__mulsf3x>:
    1620:	0e 94 d4 0a 	call	0x15a8	; 0x15a8 <__fp_split3>
    1624:	70 f3       	brcs	.-36     	; 0x1602 <__mulsf3+0x8>
=======
0000171a <__mulsf3x>:
    171a:	0e 94 51 0b 	call	0x16a2	; 0x16a2 <__fp_split3>
    171e:	70 f3       	brcs	.-36     	; 0x16fc <__mulsf3+0x8>
>>>>>>> .r38

<<<<<<< .mine
00001646 <__mulsf3x>:
    1646:	0e 94 e7 0a 	call	0x15ce	; 0x15ce <__fp_split3>
    164a:	70 f3       	brcs	.-36     	; 0x1628 <__mulsf3+0x8>
||||||| .r36
00001626 <__mulsf3_pse>:
    1626:	95 9f       	mul	r25, r21
    1628:	c1 f3       	breq	.-16     	; 0x161a <__mulsf3+0x20>
    162a:	95 0f       	add	r25, r21
    162c:	50 e0       	ldi	r21, 0x00	; 0
    162e:	55 1f       	adc	r21, r21
    1630:	62 9f       	mul	r22, r18
    1632:	f0 01       	movw	r30, r0
    1634:	72 9f       	mul	r23, r18
    1636:	bb 27       	eor	r27, r27
    1638:	f0 0d       	add	r31, r0
    163a:	b1 1d       	adc	r27, r1
    163c:	63 9f       	mul	r22, r19
    163e:	aa 27       	eor	r26, r26
    1640:	f0 0d       	add	r31, r0
    1642:	b1 1d       	adc	r27, r1
    1644:	aa 1f       	adc	r26, r26
    1646:	64 9f       	mul	r22, r20
    1648:	66 27       	eor	r22, r22
    164a:	b0 0d       	add	r27, r0
    164c:	a1 1d       	adc	r26, r1
    164e:	66 1f       	adc	r22, r22
    1650:	82 9f       	mul	r24, r18
    1652:	22 27       	eor	r18, r18
    1654:	b0 0d       	add	r27, r0
    1656:	a1 1d       	adc	r26, r1
    1658:	62 1f       	adc	r22, r18
    165a:	73 9f       	mul	r23, r19
    165c:	b0 0d       	add	r27, r0
    165e:	a1 1d       	adc	r26, r1
    1660:	62 1f       	adc	r22, r18
    1662:	83 9f       	mul	r24, r19
    1664:	a0 0d       	add	r26, r0
    1666:	61 1d       	adc	r22, r1
    1668:	22 1f       	adc	r18, r18
    166a:	74 9f       	mul	r23, r20
    166c:	33 27       	eor	r19, r19
    166e:	a0 0d       	add	r26, r0
    1670:	61 1d       	adc	r22, r1
    1672:	23 1f       	adc	r18, r19
    1674:	84 9f       	mul	r24, r20
    1676:	60 0d       	add	r22, r0
    1678:	21 1d       	adc	r18, r1
    167a:	82 2f       	mov	r24, r18
    167c:	76 2f       	mov	r23, r22
    167e:	6a 2f       	mov	r22, r26
    1680:	11 24       	eor	r1, r1
    1682:	9f 57       	subi	r25, 0x7F	; 127
    1684:	50 40       	sbci	r21, 0x00	; 0
    1686:	9a f0       	brmi	.+38     	; 0x16ae <__mulsf3_pse+0x88>
    1688:	f1 f0       	breq	.+60     	; 0x16c6 <__mulsf3_pse+0xa0>
    168a:	88 23       	and	r24, r24
    168c:	4a f0       	brmi	.+18     	; 0x16a0 <__mulsf3_pse+0x7a>
    168e:	ee 0f       	add	r30, r30
    1690:	ff 1f       	adc	r31, r31
    1692:	bb 1f       	adc	r27, r27
    1694:	66 1f       	adc	r22, r22
    1696:	77 1f       	adc	r23, r23
    1698:	88 1f       	adc	r24, r24
    169a:	91 50       	subi	r25, 0x01	; 1
    169c:	50 40       	sbci	r21, 0x00	; 0
    169e:	a9 f7       	brne	.-22     	; 0x168a <__mulsf3_pse+0x64>
    16a0:	9e 3f       	cpi	r25, 0xFE	; 254
    16a2:	51 05       	cpc	r21, r1
    16a4:	80 f0       	brcs	.+32     	; 0x16c6 <__mulsf3_pse+0xa0>
    16a6:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__fp_inf>
    16aa:	0c 94 f7 0a 	jmp	0x15ee	; 0x15ee <__fp_szero>
    16ae:	5f 3f       	cpi	r21, 0xFF	; 255
    16b0:	e4 f3       	brlt	.-8      	; 0x16aa <__mulsf3_pse+0x84>
    16b2:	98 3e       	cpi	r25, 0xE8	; 232
    16b4:	d4 f3       	brlt	.-12     	; 0x16aa <__mulsf3_pse+0x84>
    16b6:	86 95       	lsr	r24
    16b8:	77 95       	ror	r23
    16ba:	67 95       	ror	r22
    16bc:	b7 95       	ror	r27
    16be:	f7 95       	ror	r31
    16c0:	e7 95       	ror	r30
    16c2:	9f 5f       	subi	r25, 0xFF	; 255
    16c4:	c1 f7       	brne	.-16     	; 0x16b6 <__mulsf3_pse+0x90>
    16c6:	fe 2b       	or	r31, r30
    16c8:	88 0f       	add	r24, r24
    16ca:	91 1d       	adc	r25, r1
    16cc:	96 95       	lsr	r25
    16ce:	87 95       	ror	r24
    16d0:	97 f9       	bld	r25, 7
    16d2:	08 95       	ret
=======
00001720 <__mulsf3_pse>:
    1720:	95 9f       	mul	r25, r21
    1722:	c1 f3       	breq	.-16     	; 0x1714 <__mulsf3+0x20>
    1724:	95 0f       	add	r25, r21
    1726:	50 e0       	ldi	r21, 0x00	; 0
    1728:	55 1f       	adc	r21, r21
    172a:	62 9f       	mul	r22, r18
    172c:	f0 01       	movw	r30, r0
    172e:	72 9f       	mul	r23, r18
    1730:	bb 27       	eor	r27, r27
    1732:	f0 0d       	add	r31, r0
    1734:	b1 1d       	adc	r27, r1
    1736:	63 9f       	mul	r22, r19
    1738:	aa 27       	eor	r26, r26
    173a:	f0 0d       	add	r31, r0
    173c:	b1 1d       	adc	r27, r1
    173e:	aa 1f       	adc	r26, r26
    1740:	64 9f       	mul	r22, r20
    1742:	66 27       	eor	r22, r22
    1744:	b0 0d       	add	r27, r0
    1746:	a1 1d       	adc	r26, r1
    1748:	66 1f       	adc	r22, r22
    174a:	82 9f       	mul	r24, r18
    174c:	22 27       	eor	r18, r18
    174e:	b0 0d       	add	r27, r0
    1750:	a1 1d       	adc	r26, r1
    1752:	62 1f       	adc	r22, r18
    1754:	73 9f       	mul	r23, r19
    1756:	b0 0d       	add	r27, r0
    1758:	a1 1d       	adc	r26, r1
    175a:	62 1f       	adc	r22, r18
    175c:	83 9f       	mul	r24, r19
    175e:	a0 0d       	add	r26, r0
    1760:	61 1d       	adc	r22, r1
    1762:	22 1f       	adc	r18, r18
    1764:	74 9f       	mul	r23, r20
    1766:	33 27       	eor	r19, r19
    1768:	a0 0d       	add	r26, r0
    176a:	61 1d       	adc	r22, r1
    176c:	23 1f       	adc	r18, r19
    176e:	84 9f       	mul	r24, r20
    1770:	60 0d       	add	r22, r0
    1772:	21 1d       	adc	r18, r1
    1774:	82 2f       	mov	r24, r18
    1776:	76 2f       	mov	r23, r22
    1778:	6a 2f       	mov	r22, r26
    177a:	11 24       	eor	r1, r1
    177c:	9f 57       	subi	r25, 0x7F	; 127
    177e:	50 40       	sbci	r21, 0x00	; 0
    1780:	9a f0       	brmi	.+38     	; 0x17a8 <__mulsf3_pse+0x88>
    1782:	f1 f0       	breq	.+60     	; 0x17c0 <__mulsf3_pse+0xa0>
    1784:	88 23       	and	r24, r24
    1786:	4a f0       	brmi	.+18     	; 0x179a <__mulsf3_pse+0x7a>
    1788:	ee 0f       	add	r30, r30
    178a:	ff 1f       	adc	r31, r31
    178c:	bb 1f       	adc	r27, r27
    178e:	66 1f       	adc	r22, r22
    1790:	77 1f       	adc	r23, r23
    1792:	88 1f       	adc	r24, r24
    1794:	91 50       	subi	r25, 0x01	; 1
    1796:	50 40       	sbci	r21, 0x00	; 0
    1798:	a9 f7       	brne	.-22     	; 0x1784 <__mulsf3_pse+0x64>
    179a:	9e 3f       	cpi	r25, 0xFE	; 254
    179c:	51 05       	cpc	r21, r1
    179e:	80 f0       	brcs	.+32     	; 0x17c0 <__mulsf3_pse+0xa0>
    17a0:	0c 94 29 0b 	jmp	0x1652	; 0x1652 <__fp_inf>
    17a4:	0c 94 74 0b 	jmp	0x16e8	; 0x16e8 <__fp_szero>
    17a8:	5f 3f       	cpi	r21, 0xFF	; 255
    17aa:	e4 f3       	brlt	.-8      	; 0x17a4 <__mulsf3_pse+0x84>
    17ac:	98 3e       	cpi	r25, 0xE8	; 232
    17ae:	d4 f3       	brlt	.-12     	; 0x17a4 <__mulsf3_pse+0x84>
    17b0:	86 95       	lsr	r24
    17b2:	77 95       	ror	r23
    17b4:	67 95       	ror	r22
    17b6:	b7 95       	ror	r27
    17b8:	f7 95       	ror	r31
    17ba:	e7 95       	ror	r30
    17bc:	9f 5f       	subi	r25, 0xFF	; 255
    17be:	c1 f7       	brne	.-16     	; 0x17b0 <__mulsf3_pse+0x90>
    17c0:	fe 2b       	or	r31, r30
    17c2:	88 0f       	add	r24, r24
    17c4:	91 1d       	adc	r25, r1
    17c6:	96 95       	lsr	r25
    17c8:	87 95       	ror	r24
    17ca:	97 f9       	bld	r25, 7
    17cc:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000164c <__mulsf3_pse>:
    164c:	95 9f       	mul	r25, r21
    164e:	c1 f3       	breq	.-16     	; 0x1640 <__mulsf3+0x20>
    1650:	95 0f       	add	r25, r21
    1652:	50 e0       	ldi	r21, 0x00	; 0
    1654:	55 1f       	adc	r21, r21
    1656:	62 9f       	mul	r22, r18
    1658:	f0 01       	movw	r30, r0
    165a:	72 9f       	mul	r23, r18
    165c:	bb 27       	eor	r27, r27
    165e:	f0 0d       	add	r31, r0
    1660:	b1 1d       	adc	r27, r1
    1662:	63 9f       	mul	r22, r19
    1664:	aa 27       	eor	r26, r26
    1666:	f0 0d       	add	r31, r0
    1668:	b1 1d       	adc	r27, r1
    166a:	aa 1f       	adc	r26, r26
    166c:	64 9f       	mul	r22, r20
    166e:	66 27       	eor	r22, r22
    1670:	b0 0d       	add	r27, r0
    1672:	a1 1d       	adc	r26, r1
    1674:	66 1f       	adc	r22, r22
    1676:	82 9f       	mul	r24, r18
    1678:	22 27       	eor	r18, r18
    167a:	b0 0d       	add	r27, r0
    167c:	a1 1d       	adc	r26, r1
    167e:	62 1f       	adc	r22, r18
    1680:	73 9f       	mul	r23, r19
    1682:	b0 0d       	add	r27, r0
    1684:	a1 1d       	adc	r26, r1
    1686:	62 1f       	adc	r22, r18
    1688:	83 9f       	mul	r24, r19
    168a:	a0 0d       	add	r26, r0
    168c:	61 1d       	adc	r22, r1
    168e:	22 1f       	adc	r18, r18
    1690:	74 9f       	mul	r23, r20
    1692:	33 27       	eor	r19, r19
    1694:	a0 0d       	add	r26, r0
    1696:	61 1d       	adc	r22, r1
    1698:	23 1f       	adc	r18, r19
    169a:	84 9f       	mul	r24, r20
    169c:	60 0d       	add	r22, r0
    169e:	21 1d       	adc	r18, r1
    16a0:	82 2f       	mov	r24, r18
    16a2:	76 2f       	mov	r23, r22
    16a4:	6a 2f       	mov	r22, r26
    16a6:	11 24       	eor	r1, r1
    16a8:	9f 57       	subi	r25, 0x7F	; 127
    16aa:	50 40       	sbci	r21, 0x00	; 0
    16ac:	9a f0       	brmi	.+38     	; 0x16d4 <__mulsf3_pse+0x88>
    16ae:	f1 f0       	breq	.+60     	; 0x16ec <__mulsf3_pse+0xa0>
    16b0:	88 23       	and	r24, r24
    16b2:	4a f0       	brmi	.+18     	; 0x16c6 <__mulsf3_pse+0x7a>
    16b4:	ee 0f       	add	r30, r30
    16b6:	ff 1f       	adc	r31, r31
    16b8:	bb 1f       	adc	r27, r27
    16ba:	66 1f       	adc	r22, r22
    16bc:	77 1f       	adc	r23, r23
    16be:	88 1f       	adc	r24, r24
    16c0:	91 50       	subi	r25, 0x01	; 1
    16c2:	50 40       	sbci	r21, 0x00	; 0
    16c4:	a9 f7       	brne	.-22     	; 0x16b0 <__mulsf3_pse+0x64>
    16c6:	9e 3f       	cpi	r25, 0xFE	; 254
    16c8:	51 05       	cpc	r21, r1
    16ca:	80 f0       	brcs	.+32     	; 0x16ec <__mulsf3_pse+0xa0>
    16cc:	0c 94 bf 0a 	jmp	0x157e	; 0x157e <__fp_inf>
    16d0:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__fp_szero>
    16d4:	5f 3f       	cpi	r21, 0xFF	; 255
    16d6:	e4 f3       	brlt	.-8      	; 0x16d0 <__mulsf3_pse+0x84>
    16d8:	98 3e       	cpi	r25, 0xE8	; 232
    16da:	d4 f3       	brlt	.-12     	; 0x16d0 <__mulsf3_pse+0x84>
    16dc:	86 95       	lsr	r24
    16de:	77 95       	ror	r23
    16e0:	67 95       	ror	r22
    16e2:	b7 95       	ror	r27
    16e4:	f7 95       	ror	r31
    16e6:	e7 95       	ror	r30
    16e8:	9f 5f       	subi	r25, 0xFF	; 255
    16ea:	c1 f7       	brne	.-16     	; 0x16dc <__mulsf3_pse+0x90>
    16ec:	fe 2b       	or	r31, r30
    16ee:	88 0f       	add	r24, r24
    16f0:	91 1d       	adc	r25, r1
    16f2:	96 95       	lsr	r25
    16f4:	87 95       	ror	r24
    16f6:	97 f9       	bld	r25, 7
    16f8:	08 95       	ret
||||||| .r36
000016d4 <__tablejump2__>:
    16d4:	ee 0f       	add	r30, r30
    16d6:	ff 1f       	adc	r31, r31
    16d8:	05 90       	lpm	r0, Z+
    16da:	f4 91       	lpm	r31, Z
    16dc:	e0 2d       	mov	r30, r0
    16de:	09 94       	ijmp
=======
000017ce <__tablejump2__>:
    17ce:	ee 0f       	add	r30, r30
    17d0:	ff 1f       	adc	r31, r31
    17d2:	05 90       	lpm	r0, Z+
    17d4:	f4 91       	lpm	r31, Z
    17d6:	e0 2d       	mov	r30, r0
    17d8:	09 94       	ijmp
>>>>>>> .r38

<<<<<<< .mine
000016fa <__tablejump2__>:
    16fa:	ee 0f       	add	r30, r30
    16fc:	ff 1f       	adc	r31, r31
    16fe:	05 90       	lpm	r0, Z+
    1700:	f4 91       	lpm	r31, Z
    1702:	e0 2d       	mov	r30, r0
    1704:	09 94       	ijmp
||||||| .r36
000016e0 <strcat>:
    16e0:	fb 01       	movw	r30, r22
    16e2:	dc 01       	movw	r26, r24
    16e4:	0d 90       	ld	r0, X+
    16e6:	00 20       	and	r0, r0
    16e8:	e9 f7       	brne	.-6      	; 0x16e4 <strcat+0x4>
    16ea:	11 97       	sbiw	r26, 0x01	; 1
    16ec:	01 90       	ld	r0, Z+
    16ee:	0d 92       	st	X+, r0
    16f0:	00 20       	and	r0, r0
    16f2:	e1 f7       	brne	.-8      	; 0x16ec <strcat+0xc>
    16f4:	08 95       	ret
=======
000017da <strcat>:
    17da:	fb 01       	movw	r30, r22
    17dc:	dc 01       	movw	r26, r24
    17de:	0d 90       	ld	r0, X+
    17e0:	00 20       	and	r0, r0
    17e2:	e9 f7       	brne	.-6      	; 0x17de <strcat+0x4>
    17e4:	11 97       	sbiw	r26, 0x01	; 1
    17e6:	01 90       	ld	r0, Z+
    17e8:	0d 92       	st	X+, r0
    17ea:	00 20       	and	r0, r0
    17ec:	e1 f7       	brne	.-8      	; 0x17e6 <strcat+0xc>
    17ee:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
00001706 <strcat>:
    1706:	fb 01       	movw	r30, r22
    1708:	dc 01       	movw	r26, r24
    170a:	0d 90       	ld	r0, X+
    170c:	00 20       	and	r0, r0
    170e:	e9 f7       	brne	.-6      	; 0x170a <strcat+0x4>
    1710:	11 97       	sbiw	r26, 0x01	; 1
    1712:	01 90       	ld	r0, Z+
    1714:	0d 92       	st	X+, r0
    1716:	00 20       	and	r0, r0
    1718:	e1 f7       	brne	.-8      	; 0x1712 <strcat+0xc>
    171a:	08 95       	ret
||||||| .r36
000016f6 <strcpy>:
    16f6:	fb 01       	movw	r30, r22
    16f8:	dc 01       	movw	r26, r24
    16fa:	01 90       	ld	r0, Z+
    16fc:	0d 92       	st	X+, r0
    16fe:	00 20       	and	r0, r0
    1700:	e1 f7       	brne	.-8      	; 0x16fa <strcpy+0x4>
    1702:	08 95       	ret
=======
000017f0 <strcpy>:
    17f0:	fb 01       	movw	r30, r22
    17f2:	dc 01       	movw	r26, r24
    17f4:	01 90       	ld	r0, Z+
    17f6:	0d 92       	st	X+, r0
    17f8:	00 20       	and	r0, r0
    17fa:	e1 f7       	brne	.-8      	; 0x17f4 <strcpy+0x4>
    17fc:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000171c <strcpy>:
    171c:	fb 01       	movw	r30, r22
    171e:	dc 01       	movw	r26, r24
    1720:	01 90       	ld	r0, Z+
    1722:	0d 92       	st	X+, r0
    1724:	00 20       	and	r0, r0
    1726:	e1 f7       	brne	.-8      	; 0x1720 <strcpy+0x4>
    1728:	08 95       	ret
||||||| .r36
00001704 <eeprom_read_byte>:
    1704:	e1 99       	sbic	0x1c, 1	; 28
    1706:	fe cf       	rjmp	.-4      	; 0x1704 <eeprom_read_byte>
    1708:	9f bb       	out	0x1f, r25	; 31
    170a:	8e bb       	out	0x1e, r24	; 30
    170c:	e0 9a       	sbi	0x1c, 0	; 28
    170e:	99 27       	eor	r25, r25
    1710:	8d b3       	in	r24, 0x1d	; 29
    1712:	08 95       	ret
=======
000017fe <eeprom_read_byte>:
    17fe:	e1 99       	sbic	0x1c, 1	; 28
    1800:	fe cf       	rjmp	.-4      	; 0x17fe <eeprom_read_byte>
    1802:	9f bb       	out	0x1f, r25	; 31
    1804:	8e bb       	out	0x1e, r24	; 30
    1806:	e0 9a       	sbi	0x1c, 0	; 28
    1808:	99 27       	eor	r25, r25
    180a:	8d b3       	in	r24, 0x1d	; 29
    180c:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000172a <eeprom_read_byte>:
    172a:	e1 99       	sbic	0x1c, 1	; 28
    172c:	fe cf       	rjmp	.-4      	; 0x172a <eeprom_read_byte>
    172e:	9f bb       	out	0x1f, r25	; 31
    1730:	8e bb       	out	0x1e, r24	; 30
    1732:	e0 9a       	sbi	0x1c, 0	; 28
    1734:	99 27       	eor	r25, r25
    1736:	8d b3       	in	r24, 0x1d	; 29
    1738:	08 95       	ret
||||||| .r36
00001714 <eeprom_write_byte>:
    1714:	26 2f       	mov	r18, r22
=======
0000180e <eeprom_write_byte>:
    180e:	26 2f       	mov	r18, r22
>>>>>>> .r38

<<<<<<< .mine
0000173a <eeprom_write_byte>:
    173a:	26 2f       	mov	r18, r22
||||||| .r36
00001716 <eeprom_write_r18>:
    1716:	e1 99       	sbic	0x1c, 1	; 28
    1718:	fe cf       	rjmp	.-4      	; 0x1716 <eeprom_write_r18>
    171a:	9f bb       	out	0x1f, r25	; 31
    171c:	8e bb       	out	0x1e, r24	; 30
    171e:	2d bb       	out	0x1d, r18	; 29
    1720:	0f b6       	in	r0, 0x3f	; 63
    1722:	f8 94       	cli
    1724:	e2 9a       	sbi	0x1c, 2	; 28
    1726:	e1 9a       	sbi	0x1c, 1	; 28
    1728:	0f be       	out	0x3f, r0	; 63
    172a:	01 96       	adiw	r24, 0x01	; 1
    172c:	08 95       	ret
=======
00001810 <eeprom_write_r18>:
    1810:	e1 99       	sbic	0x1c, 1	; 28
    1812:	fe cf       	rjmp	.-4      	; 0x1810 <eeprom_write_r18>
    1814:	9f bb       	out	0x1f, r25	; 31
    1816:	8e bb       	out	0x1e, r24	; 30
    1818:	2d bb       	out	0x1d, r18	; 29
    181a:	0f b6       	in	r0, 0x3f	; 63
    181c:	f8 94       	cli
    181e:	e2 9a       	sbi	0x1c, 2	; 28
    1820:	e1 9a       	sbi	0x1c, 1	; 28
    1822:	0f be       	out	0x3f, r0	; 63
    1824:	01 96       	adiw	r24, 0x01	; 1
    1826:	08 95       	ret
>>>>>>> .r38

<<<<<<< .mine
0000173c <eeprom_write_r18>:
    173c:	e1 99       	sbic	0x1c, 1	; 28
    173e:	fe cf       	rjmp	.-4      	; 0x173c <eeprom_write_r18>
    1740:	9f bb       	out	0x1f, r25	; 31
    1742:	8e bb       	out	0x1e, r24	; 30
    1744:	2d bb       	out	0x1d, r18	; 29
    1746:	0f b6       	in	r0, 0x3f	; 63
    1748:	f8 94       	cli
    174a:	e2 9a       	sbi	0x1c, 2	; 28
    174c:	e1 9a       	sbi	0x1c, 1	; 28
    174e:	0f be       	out	0x3f, r0	; 63
    1750:	01 96       	adiw	r24, 0x01	; 1
    1752:	08 95       	ret
||||||| .r36
0000172e <_exit>:
    172e:	f8 94       	cli
=======
00001828 <_exit>:
    1828:	f8 94       	cli
>>>>>>> .r38

<<<<<<< .mine
00001754 <_exit>:
    1754:	f8 94       	cli

00001756 <__stop_program>:
    1756:	ff cf       	rjmp	.-2      	; 0x1756 <__stop_program>
||||||| .r36
00001730 <__stop_program>:
    1730:	ff cf       	rjmp	.-2      	; 0x1730 <__stop_program>
=======
0000182a <__stop_program>:
    182a:	ff cf       	rjmp	.-2      	; 0x182a <__stop_program>
>>>>>>> .r38
