INFO: [VRFC 10-163] Analyzing VHDL file "/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.srcs/sources_1/imports/Downloads/instmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instmem'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.ip_user_files/bd/datapath/ip/datapath_instmem_0_0/sim/datapath_instmem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_instmem_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.ip_user_files/bd/datapath/sim/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
