Analysis & Synthesis report for i2c_try2
Thu Nov 07 21:41:30 2019
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |i2c_try2|i2c_state
  9. State Machine - |i2c_try2|i2c_substate
 10. State Machine - |i2c_try2|bit_cycle_cnt
 11. Registers Removed During Synthesis
 12. Source assignments for lpm_counter:button_cnt_rtl_0
 13. Source assignments for lpm_counter:en_wr_cnt_rtl_1
 14. Parameter Settings for User Entity Instance: Top-level Entity: |i2c_try2
 15. Parameter Settings for Inferred Entity Instance: lpm_counter:button_cnt_rtl_0
 16. Parameter Settings for Inferred Entity Instance: lpm_counter:en_wr_cnt_rtl_1
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Nov 07 21:41:30 2019    ;
; Quartus II 64-Bit Version   ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; i2c_try2                                 ;
; Top-level Entity Name       ; i2c_try2                                 ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 51                                       ;
; Total pins                  ; 10                                       ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; i2c_try2        ; i2c_try2      ;
; Family name                                                                ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                                    ; Off             ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                     ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+
; i2c_try2.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Sherry/Desktop/i2c_try2/i2c_try2.v                  ;
; lpm_counter.tdf                  ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 51                   ;
; Total registers      ; 37                   ;
; I/O pins             ; 10                   ;
; Parallel expanders   ; 11                   ;
; Maximum fan-out node ; rst                  ;
; Maximum fan-out      ; 44                   ;
; Total fan-out        ; 581                  ;
; Average fan-out      ; 9.52                 ;
+----------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                           ;
+-----------------------------------+------------+------+----------------------------------------+--------------+
; Compilation Hierarchy Node        ; Macrocells ; Pins ; Full Hierarchy Name                    ; Library Name ;
+-----------------------------------+------------+------+----------------------------------------+--------------+
; |i2c_try2                         ; 51         ; 10   ; |i2c_try2                              ; work         ;
;    |lpm_counter:button_cnt_rtl_0| ; 10         ; 0    ; |i2c_try2|lpm_counter:button_cnt_rtl_0 ; work         ;
;    |lpm_counter:en_wr_cnt_rtl_1|  ; 9          ; 0    ; |i2c_try2|lpm_counter:en_wr_cnt_rtl_1  ; work         ;
+-----------------------------------+------------+------+----------------------------------------+--------------+


Encoding Type:  Minimal Bits
+------------------------------------------------------------------------+
; State Machine - |i2c_try2|i2c_state                                    ;
+------------------------+-----------------------+-----------------------+
; Name                   ; i2c_state.state_bit_1 ; i2c_state.state_bit_0 ;
+------------------------+-----------------------+-----------------------+
; i2c_state.t_slave_addr ; 0                     ; 0                     ;
; i2c_state.command      ; 0                     ; 1                     ;
; i2c_state.data_to_port ; 1                     ; 0                     ;
+------------------------+-----------------------+-----------------------+


Encoding Type:  Minimal Bits
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |i2c_try2|i2c_substate                                                                                           ;
+----------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; Name                 ; i2c_substate.state_bit_3 ; i2c_substate.state_bit_2 ; i2c_substate.state_bit_1 ; i2c_substate.state_bit_0 ;
+----------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; i2c_substate.start   ; 0                        ; 0                        ; 0                        ; 0                        ;
; i2c_substate.first   ; 0                        ; 0                        ; 1                        ; 1                        ;
; i2c_substate.second  ; 0                        ; 1                        ; 1                        ; 1                        ;
; i2c_substate.third   ; 0                        ; 1                        ; 0                        ; 1                        ;
; i2c_substate.fourth  ; 0                        ; 1                        ; 0                        ; 0                        ;
; i2c_substate.fifth   ; 0                        ; 1                        ; 1                        ; 0                        ;
; i2c_substate.sixth   ; 1                        ; 0                        ; 0                        ; 0                        ;
; i2c_substate.seventh ; 1                        ; 0                        ; 0                        ; 1                        ;
; i2c_substate.eighth  ; 1                        ; 0                        ; 1                        ; 0                        ;
; i2c_substate.ack     ; 0                        ; 0                        ; 0                        ; 1                        ;
; i2c_substate.stop    ; 0                        ; 0                        ; 1                        ; 0                        ;
+----------------------+--------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  Minimal Bits
+-----------------------------------------------------------------------------+
; State Machine - |i2c_try2|bit_cycle_cnt                                     ;
+---------------------+---------------------------+---------------------------+
; Name                ; bit_cycle_cnt.state_bit_1 ; bit_cycle_cnt.state_bit_0 ;
+---------------------+---------------------------+---------------------------+
; bit_cycle_cnt.one   ; 0                         ; 0                         ;
; bit_cycle_cnt.two   ; 0                         ; 1                         ;
; bit_cycle_cnt.three ; 1                         ; 0                         ;
; bit_cycle_cnt.four  ; 1                         ; 1                         ;
+---------------------+---------------------------+---------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; i2c_substate~0                        ; Lost fanout        ;
; i2c_substate~1                        ; Lost fanout        ;
; i2c_substate~2                        ; Lost fanout        ;
; i2c_substate~3                        ; Lost fanout        ;
; i2c_substate~4                        ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+-----------------------------------------------------+
; Source assignments for lpm_counter:button_cnt_rtl_0 ;
+---------------------------+-------+------+----------+
; Assignment                ; Value ; From ; To       ;
+---------------------------+-------+------+----------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -        ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -        ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -        ;
+---------------------------+-------+------+----------+


+----------------------------------------------------+
; Source assignments for lpm_counter:en_wr_cnt_rtl_1 ;
+---------------------------+-------+------+---------+
; Assignment                ; Value ; From ; To      ;
+---------------------------+-------+------+---------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -       ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -       ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -       ;
+---------------------------+-------+------+---------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |i2c_try2 ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; button_max     ; 0111111111 ; Unsigned Binary                            ;
; en_wr_cnt_max  ; 0111111111 ; Unsigned Binary                            ;
; configure      ; 00000000   ; Unsigned Binary                            ;
; poweron_seq1   ; 00000001   ; Unsigned Binary                            ;
; poweron_seq2   ; 00000011   ; Unsigned Binary                            ;
; poweron_seq3   ; 00000111   ; Unsigned Binary                            ;
; machine_ini    ; 0          ; Unsigned Binary                            ;
; machine_w      ; 1          ; Unsigned Binary                            ;
; t_slave_addr   ; 00         ; Unsigned Binary                            ;
; command        ; 01         ; Unsigned Binary                            ;
; data_to_port   ; 10         ; Unsigned Binary                            ;
; start          ; 00000      ; Unsigned Binary                            ;
; first          ; 00001      ; Unsigned Binary                            ;
; second         ; 00010      ; Unsigned Binary                            ;
; third          ; 00011      ; Unsigned Binary                            ;
; fourth         ; 00100      ; Unsigned Binary                            ;
; fifth          ; 00101      ; Unsigned Binary                            ;
; sixth          ; 00110      ; Unsigned Binary                            ;
; seventh        ; 00111      ; Unsigned Binary                            ;
; eighth         ; 01000      ; Unsigned Binary                            ;
; ack            ; 10001      ; Unsigned Binary                            ;
; stop           ; 10010      ; Unsigned Binary                            ;
; one            ; 00         ; Unsigned Binary                            ;
; two            ; 01         ; Unsigned Binary                            ;
; three          ; 10         ; Unsigned Binary                            ;
; four           ; 11         ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:button_cnt_rtl_0 ;
+------------------------+-------------------+----------------------------------+
; Parameter Name         ; Value             ; Type                             ;
+------------------------+-------------------+----------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                   ;
; LPM_WIDTH              ; 10                ; Untyped                          ;
; LPM_DIRECTION          ; UP                ; Untyped                          ;
; LPM_MODULUS            ; 0                 ; Untyped                          ;
; LPM_AVALUE             ; UNUSED            ; Untyped                          ;
; LPM_SVALUE             ; UNUSED            ; Untyped                          ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                          ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                          ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH               ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK               ;
; CARRY_CNT_EN           ; SMART             ; Untyped                          ;
; LABWIDE_SCLR           ; ON                ; Untyped                          ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                          ;
+------------------------+-------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:en_wr_cnt_rtl_1 ;
+------------------------+-------------------+---------------------------------+
; Parameter Name         ; Value             ; Type                            ;
+------------------------+-------------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                  ;
; LPM_WIDTH              ; 9                 ; Untyped                         ;
; LPM_DIRECTION          ; UP                ; Untyped                         ;
; LPM_MODULUS            ; 0                 ; Untyped                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                         ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                         ;
+------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Nov 07 21:41:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_try2 -c i2c_try2
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file i2c_try2.v
    Info: Found entity 1: i2c_try2
Info: Elaborating entity "i2c_try2" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at i2c_try2.v(121): truncated value with size 32 to match size of target (2)
Info (10264): Verilog HDL Case Statement information at i2c_try2.v(156): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at i2c_try2.v(570): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at i2c_try2.v(944): all case item expressions in this case statement are onehot
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: "button_cnt[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=9) from the following logic: "en_wr_cnt[0]~0"
Info: Elaborated megafunction instantiation "lpm_counter:button_cnt_rtl_0"
Info: Instantiated megafunction "lpm_counter:button_cnt_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:en_wr_cnt_rtl_1"
Info: Instantiated megafunction "lpm_counter:en_wr_cnt_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info: Register "i2c_substate~0" lost all its fanouts during netlist optimizations.
    Info: Register "i2c_substate~1" lost all its fanouts during netlist optimizations.
    Info: Register "i2c_substate~2" lost all its fanouts during netlist optimizations.
    Info: Register "i2c_substate~3" lost all its fanouts during netlist optimizations.
    Info: Register "i2c_substate~4" lost all its fanouts during netlist optimizations.
Info: Implemented 61 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 5 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 51 macrocells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4415 megabytes
    Info: Processing ended: Thu Nov 07 21:41:31 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


