#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed May 06 16:42:55 2015
# Process ID: 13472
# Log file: C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/vivado.log
# Journal file: C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kasper/Documents/GitHub/TIHSC/lab3/lab_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 714.188 ; gain = 154.887
update_compile_order -fileset sim_1
open_bd_design {C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:user:led_ip:1.0 - led_ip
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:user:matrix_ip:1.0 - matrix_ip_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 843.652 ; gain = 34.559
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
create_ip -name axi_uart16550 -vendor xilinx.com -library ip -version 2.0 -module_name axi_uart16550_0
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
generate_target {instantiation_template} [get_files c:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/sources_1/ip/axi_uart16550_0/axi_uart16550_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_uart16550_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/sources_1/ip/axi_uart16550_0/axi_uart16550_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_uart16550_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_uart16550_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_uart16550_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_uart16550_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/sources_1/ip/axi_uart16550_0/axi_uart16550_0.xci]
launch_run -jobs 8 axi_uart16550_0_synth_1
[Wed May 06 17:18:42 2015] Launched axi_uart16550_0_synth_1...
Run output will be captured here: C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.runs/axi_uart16550_0_synth_1/runme.log
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
delete_bd_objs [get_bd_cells axi_uart16550_0]
remove_files -fileset axi_uart16550_0 c:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/sources_1/ip/axi_uart16550_0/axi_uart16550_0.xci
delete_fileset axi_uart16550_0
delete_fileset: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.969 ; gain = 134.813
file delete -force c:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/sources_1/ip/axi_uart16550_0
set_property target_constrs_file C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/constrs_1/imports/lab3/lab3_zybo.xdc [current_fileset -constrset]
save_bd_design
Wrote  : <C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise5/exercise5/exercise5.srcs/sources_1/bd/system/system.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 06 19:59:11 2015...
