Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Nov 10 20:31:20 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_top_module_timing_summary_routed.rpt -rpx project_top_module_timing_summary_routed.rpx
| Design       : project_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: display_map/digit/clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display_map/lat/clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display_map/long/clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.293    -1156.404                    858                 3227        0.080        0.000                      0                 3227        4.500        0.000                       0                  2343  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.293    -1156.404                    858                 3226        0.080        0.000                      0                 3226        4.500        0.000                       0                  2343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.036        0.000                      0                    1        0.606        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          858  Failing Endpoints,  Worst Slack       -2.293ns,  Total Violation    -1156.404ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 proj/m_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/sig1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 2.759ns (23.056%)  route 9.207ns (76.944%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.546     5.067    proj/clk
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  proj/m_index_reg[2]/Q
                         net (fo=188, routed)         1.304     6.826    proj/m_index_reg_n_0_[2]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.950 r  proj/sig1[3]_i_581/O
                         net (fo=1, routed)           0.665     7.615    proj/sig1[3]_i_581_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  proj/sig1[3]_i_487/O
                         net (fo=1, routed)           0.505     8.244    proj/sig1[3]_i_487_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  proj/sig1[3]_i_367/O
                         net (fo=1, routed)           0.563     8.931    proj/sig1[3]_i_367_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  proj/sig1[3]_i_228/O
                         net (fo=1, routed)           0.430     9.485    proj/sig1[3]_i_228_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  proj/sig1[3]_i_95/O
                         net (fo=55, routed)          1.013    10.622    proj/array_dist[0][4]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.746 r  proj/sig1[3]_i_106/O
                         net (fo=51, routed)          1.059    11.806    proj/sig1[3]_i_106_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  proj/m_index[1]_i_53/O
                         net (fo=1, routed)           0.000    11.930    proj/m_index[1]_i_53_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.328 r  proj/m_index_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.328    proj/m_index_reg[1]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.556 r  proj/m_index_reg[1]_i_15/CO[2]
                         net (fo=2, routed)           0.839    13.395    proj/m_index_reg[1]_i_15_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.313    13.708 r  proj/m_index[1]_i_8/O
                         net (fo=4, routed)           0.982    14.689    proj/m_index[1]_i_8_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.813 r  proj/sig1[2]_i_2/O
                         net (fo=6, routed)           0.752    15.565    proj/sig1[2]_i_2_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.689 r  proj/m_index[5]_i_3/O
                         net (fo=2, routed)           0.444    16.133    proj/m_index[5]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.257 r  proj/m_index[5]_i_2/O
                         net (fo=9, routed)           0.321    16.578    proj/sig2
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.124    16.702 r  proj/sig1[3]_i_2/O
                         net (fo=7, routed)           0.331    17.033    proj/sig1[3]_i_2_n_0
    SLICE_X34Y74         FDRE                                         r  proj/sig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.417    14.758    proj/clk
    SLICE_X34Y74         FDRE                                         r  proj/sig1_reg[0]/C
                         clock pessimism              0.187    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X34Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.740    proj/sig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 proj/m_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/sig1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 2.759ns (23.056%)  route 9.207ns (76.944%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.546     5.067    proj/clk
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  proj/m_index_reg[2]/Q
                         net (fo=188, routed)         1.304     6.826    proj/m_index_reg_n_0_[2]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.950 r  proj/sig1[3]_i_581/O
                         net (fo=1, routed)           0.665     7.615    proj/sig1[3]_i_581_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  proj/sig1[3]_i_487/O
                         net (fo=1, routed)           0.505     8.244    proj/sig1[3]_i_487_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  proj/sig1[3]_i_367/O
                         net (fo=1, routed)           0.563     8.931    proj/sig1[3]_i_367_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  proj/sig1[3]_i_228/O
                         net (fo=1, routed)           0.430     9.485    proj/sig1[3]_i_228_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  proj/sig1[3]_i_95/O
                         net (fo=55, routed)          1.013    10.622    proj/array_dist[0][4]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.746 r  proj/sig1[3]_i_106/O
                         net (fo=51, routed)          1.059    11.806    proj/sig1[3]_i_106_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  proj/m_index[1]_i_53/O
                         net (fo=1, routed)           0.000    11.930    proj/m_index[1]_i_53_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.328 r  proj/m_index_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.328    proj/m_index_reg[1]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.556 r  proj/m_index_reg[1]_i_15/CO[2]
                         net (fo=2, routed)           0.839    13.395    proj/m_index_reg[1]_i_15_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.313    13.708 r  proj/m_index[1]_i_8/O
                         net (fo=4, routed)           0.982    14.689    proj/m_index[1]_i_8_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.813 r  proj/sig1[2]_i_2/O
                         net (fo=6, routed)           0.752    15.565    proj/sig1[2]_i_2_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.689 r  proj/m_index[5]_i_3/O
                         net (fo=2, routed)           0.444    16.133    proj/m_index[5]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.257 r  proj/m_index[5]_i_2/O
                         net (fo=9, routed)           0.321    16.578    proj/sig2
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.124    16.702 r  proj/sig1[3]_i_2/O
                         net (fo=7, routed)           0.331    17.033    proj/sig1[3]_i_2_n_0
    SLICE_X34Y74         FDRE                                         r  proj/sig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.417    14.758    proj/clk
    SLICE_X34Y74         FDRE                                         r  proj/sig1_reg[1]/C
                         clock pessimism              0.187    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X34Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.740    proj/sig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 proj/m_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/sig1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 2.759ns (23.056%)  route 9.207ns (76.944%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.546     5.067    proj/clk
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  proj/m_index_reg[2]/Q
                         net (fo=188, routed)         1.304     6.826    proj/m_index_reg_n_0_[2]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.950 r  proj/sig1[3]_i_581/O
                         net (fo=1, routed)           0.665     7.615    proj/sig1[3]_i_581_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  proj/sig1[3]_i_487/O
                         net (fo=1, routed)           0.505     8.244    proj/sig1[3]_i_487_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  proj/sig1[3]_i_367/O
                         net (fo=1, routed)           0.563     8.931    proj/sig1[3]_i_367_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  proj/sig1[3]_i_228/O
                         net (fo=1, routed)           0.430     9.485    proj/sig1[3]_i_228_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  proj/sig1[3]_i_95/O
                         net (fo=55, routed)          1.013    10.622    proj/array_dist[0][4]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.746 r  proj/sig1[3]_i_106/O
                         net (fo=51, routed)          1.059    11.806    proj/sig1[3]_i_106_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  proj/m_index[1]_i_53/O
                         net (fo=1, routed)           0.000    11.930    proj/m_index[1]_i_53_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.328 r  proj/m_index_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.328    proj/m_index_reg[1]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.556 r  proj/m_index_reg[1]_i_15/CO[2]
                         net (fo=2, routed)           0.839    13.395    proj/m_index_reg[1]_i_15_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.313    13.708 r  proj/m_index[1]_i_8/O
                         net (fo=4, routed)           0.982    14.689    proj/m_index[1]_i_8_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.813 r  proj/sig1[2]_i_2/O
                         net (fo=6, routed)           0.752    15.565    proj/sig1[2]_i_2_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.689 r  proj/m_index[5]_i_3/O
                         net (fo=2, routed)           0.444    16.133    proj/m_index[5]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.257 r  proj/m_index[5]_i_2/O
                         net (fo=9, routed)           0.321    16.578    proj/sig2
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.124    16.702 r  proj/sig1[3]_i_2/O
                         net (fo=7, routed)           0.331    17.033    proj/sig1[3]_i_2_n_0
    SLICE_X34Y74         FDRE                                         r  proj/sig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.417    14.758    proj/clk
    SLICE_X34Y74         FDRE                                         r  proj/sig1_reg[2]/C
                         clock pessimism              0.187    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X34Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.740    proj/sig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 proj/m_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/sig1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 2.759ns (23.056%)  route 9.207ns (76.944%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.546     5.067    proj/clk
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  proj/m_index_reg[2]/Q
                         net (fo=188, routed)         1.304     6.826    proj/m_index_reg_n_0_[2]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.950 r  proj/sig1[3]_i_581/O
                         net (fo=1, routed)           0.665     7.615    proj/sig1[3]_i_581_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  proj/sig1[3]_i_487/O
                         net (fo=1, routed)           0.505     8.244    proj/sig1[3]_i_487_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  proj/sig1[3]_i_367/O
                         net (fo=1, routed)           0.563     8.931    proj/sig1[3]_i_367_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  proj/sig1[3]_i_228/O
                         net (fo=1, routed)           0.430     9.485    proj/sig1[3]_i_228_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  proj/sig1[3]_i_95/O
                         net (fo=55, routed)          1.013    10.622    proj/array_dist[0][4]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.746 r  proj/sig1[3]_i_106/O
                         net (fo=51, routed)          1.059    11.806    proj/sig1[3]_i_106_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  proj/m_index[1]_i_53/O
                         net (fo=1, routed)           0.000    11.930    proj/m_index[1]_i_53_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.328 r  proj/m_index_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.328    proj/m_index_reg[1]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.556 r  proj/m_index_reg[1]_i_15/CO[2]
                         net (fo=2, routed)           0.839    13.395    proj/m_index_reg[1]_i_15_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.313    13.708 r  proj/m_index[1]_i_8/O
                         net (fo=4, routed)           0.982    14.689    proj/m_index[1]_i_8_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.813 r  proj/sig1[2]_i_2/O
                         net (fo=6, routed)           0.752    15.565    proj/sig1[2]_i_2_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.689 r  proj/m_index[5]_i_3/O
                         net (fo=2, routed)           0.444    16.133    proj/m_index[5]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.257 r  proj/m_index[5]_i_2/O
                         net (fo=9, routed)           0.321    16.578    proj/sig2
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.124    16.702 r  proj/sig1[3]_i_2/O
                         net (fo=7, routed)           0.331    17.033    proj/sig1[3]_i_2_n_0
    SLICE_X34Y74         FDRE                                         r  proj/sig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.417    14.758    proj/clk
    SLICE_X34Y74         FDRE                                         r  proj/sig1_reg[3]/C
                         clock pessimism              0.187    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X34Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.740    proj/sig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 proj/m_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/sig2_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 2.759ns (23.056%)  route 9.207ns (76.944%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.546     5.067    proj/clk
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  proj/m_index_reg[2]/Q
                         net (fo=188, routed)         1.304     6.826    proj/m_index_reg_n_0_[2]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.950 r  proj/sig1[3]_i_581/O
                         net (fo=1, routed)           0.665     7.615    proj/sig1[3]_i_581_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  proj/sig1[3]_i_487/O
                         net (fo=1, routed)           0.505     8.244    proj/sig1[3]_i_487_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  proj/sig1[3]_i_367/O
                         net (fo=1, routed)           0.563     8.931    proj/sig1[3]_i_367_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  proj/sig1[3]_i_228/O
                         net (fo=1, routed)           0.430     9.485    proj/sig1[3]_i_228_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  proj/sig1[3]_i_95/O
                         net (fo=55, routed)          1.013    10.622    proj/array_dist[0][4]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.746 r  proj/sig1[3]_i_106/O
                         net (fo=51, routed)          1.059    11.806    proj/sig1[3]_i_106_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  proj/m_index[1]_i_53/O
                         net (fo=1, routed)           0.000    11.930    proj/m_index[1]_i_53_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.328 r  proj/m_index_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.328    proj/m_index_reg[1]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.556 r  proj/m_index_reg[1]_i_15/CO[2]
                         net (fo=2, routed)           0.839    13.395    proj/m_index_reg[1]_i_15_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.313    13.708 r  proj/m_index[1]_i_8/O
                         net (fo=4, routed)           0.982    14.689    proj/m_index[1]_i_8_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.813 r  proj/sig1[2]_i_2/O
                         net (fo=6, routed)           0.752    15.565    proj/sig1[2]_i_2_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.689 r  proj/m_index[5]_i_3/O
                         net (fo=2, routed)           0.444    16.133    proj/m_index[5]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.257 r  proj/m_index[5]_i_2/O
                         net (fo=9, routed)           0.321    16.578    proj/sig2
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.124    16.702 r  proj/sig1[3]_i_2/O
                         net (fo=7, routed)           0.331    17.033    proj/sig1[3]_i_2_n_0
    SLICE_X34Y74         FDSE                                         r  proj/sig2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.417    14.758    proj/clk
    SLICE_X34Y74         FDSE                                         r  proj/sig2_reg[0]/C
                         clock pessimism              0.187    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X34Y74         FDSE (Setup_fdse_C_CE)      -0.169    14.740    proj/sig2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 proj/m_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/sig2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 2.759ns (23.056%)  route 9.207ns (76.944%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.546     5.067    proj/clk
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  proj/m_index_reg[2]/Q
                         net (fo=188, routed)         1.304     6.826    proj/m_index_reg_n_0_[2]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.950 r  proj/sig1[3]_i_581/O
                         net (fo=1, routed)           0.665     7.615    proj/sig1[3]_i_581_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  proj/sig1[3]_i_487/O
                         net (fo=1, routed)           0.505     8.244    proj/sig1[3]_i_487_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  proj/sig1[3]_i_367/O
                         net (fo=1, routed)           0.563     8.931    proj/sig1[3]_i_367_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  proj/sig1[3]_i_228/O
                         net (fo=1, routed)           0.430     9.485    proj/sig1[3]_i_228_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  proj/sig1[3]_i_95/O
                         net (fo=55, routed)          1.013    10.622    proj/array_dist[0][4]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.746 r  proj/sig1[3]_i_106/O
                         net (fo=51, routed)          1.059    11.806    proj/sig1[3]_i_106_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  proj/m_index[1]_i_53/O
                         net (fo=1, routed)           0.000    11.930    proj/m_index[1]_i_53_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.328 r  proj/m_index_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.328    proj/m_index_reg[1]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.556 r  proj/m_index_reg[1]_i_15/CO[2]
                         net (fo=2, routed)           0.839    13.395    proj/m_index_reg[1]_i_15_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.313    13.708 r  proj/m_index[1]_i_8/O
                         net (fo=4, routed)           0.982    14.689    proj/m_index[1]_i_8_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.813 r  proj/sig1[2]_i_2/O
                         net (fo=6, routed)           0.752    15.565    proj/sig1[2]_i_2_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.689 r  proj/m_index[5]_i_3/O
                         net (fo=2, routed)           0.444    16.133    proj/m_index[5]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.257 r  proj/m_index[5]_i_2/O
                         net (fo=9, routed)           0.321    16.578    proj/sig2
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.124    16.702 r  proj/sig1[3]_i_2/O
                         net (fo=7, routed)           0.331    17.033    proj/sig1[3]_i_2_n_0
    SLICE_X34Y74         FDRE                                         r  proj/sig2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.417    14.758    proj/clk
    SLICE_X34Y74         FDRE                                         r  proj/sig2_reg[1]/C
                         clock pessimism              0.187    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X34Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.740    proj/sig2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 proj/m_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/sig2_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 2.759ns (23.056%)  route 9.207ns (76.944%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.546     5.067    proj/clk
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  proj/m_index_reg[2]/Q
                         net (fo=188, routed)         1.304     6.826    proj/m_index_reg_n_0_[2]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.124     6.950 r  proj/sig1[3]_i_581/O
                         net (fo=1, routed)           0.665     7.615    proj/sig1[3]_i_581_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  proj/sig1[3]_i_487/O
                         net (fo=1, routed)           0.505     8.244    proj/sig1[3]_i_487_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.368 r  proj/sig1[3]_i_367/O
                         net (fo=1, routed)           0.563     8.931    proj/sig1[3]_i_367_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.055 r  proj/sig1[3]_i_228/O
                         net (fo=1, routed)           0.430     9.485    proj/sig1[3]_i_228_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  proj/sig1[3]_i_95/O
                         net (fo=55, routed)          1.013    10.622    proj/array_dist[0][4]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.124    10.746 r  proj/sig1[3]_i_106/O
                         net (fo=51, routed)          1.059    11.806    proj/sig1[3]_i_106_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  proj/m_index[1]_i_53/O
                         net (fo=1, routed)           0.000    11.930    proj/m_index[1]_i_53_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.328 r  proj/m_index_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.328    proj/m_index_reg[1]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.556 r  proj/m_index_reg[1]_i_15/CO[2]
                         net (fo=2, routed)           0.839    13.395    proj/m_index_reg[1]_i_15_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.313    13.708 r  proj/m_index[1]_i_8/O
                         net (fo=4, routed)           0.982    14.689    proj/m_index[1]_i_8_n_0
    SLICE_X34Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.813 r  proj/sig1[2]_i_2/O
                         net (fo=6, routed)           0.752    15.565    proj/sig1[2]_i_2_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.689 r  proj/m_index[5]_i_3/O
                         net (fo=2, routed)           0.444    16.133    proj/m_index[5]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.257 r  proj/m_index[5]_i_2/O
                         net (fo=9, routed)           0.321    16.578    proj/sig2
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.124    16.702 r  proj/sig1[3]_i_2/O
                         net (fo=7, routed)           0.331    17.033    proj/sig1[3]_i_2_n_0
    SLICE_X34Y74         FDSE                                         r  proj/sig2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.417    14.758    proj/clk
    SLICE_X34Y74         FDSE                                         r  proj/sig2_reg[2]/C
                         clock pessimism              0.187    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X34Y74         FDSE (Setup_fdse_C_CE)      -0.169    14.740    proj/sig2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.281ns  (required time - arrival time)
  Source:                 proj/array_dist_reg[18][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/m_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.162ns  (logic 2.827ns (23.244%)  route 9.335ns (76.756%))
  Logic Levels:           14  (CARRY4=1 LUT2=2 LUT6=11)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.548     5.069    proj/clk
    SLICE_X35Y62         FDRE                                         r  proj/array_dist_reg[18][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  proj/array_dist_reg[18][11]/Q
                         net (fo=3, routed)           1.176     6.701    proj/array_dist_reg[18]__0[11]
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.825 r  proj/sig1[3]_i_550/O
                         net (fo=1, routed)           0.788     7.613    proj/sig1[3]_i_550_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  proj/sig1[3]_i_439/O
                         net (fo=1, routed)           0.658     8.395    proj/sig1[3]_i_439_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  proj/sig1[3]_i_277/O
                         net (fo=1, routed)           0.546     9.066    proj/sig1[3]_i_277_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.190 r  proj/sig1[3]_i_133/O
                         net (fo=1, routed)           0.298     9.488    proj/sig1[3]_i_133_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  proj/sig1[3]_i_41/O
                         net (fo=55, routed)          0.996    10.607    proj/array_dist[0][11]
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    10.731 r  proj/sig1[3]_i_49/O
                         net (fo=51, routed)          1.286    12.018    proj/sig1[3]_i_49_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.142 r  proj/m_index[2]_i_36/O
                         net (fo=1, routed)           0.000    12.142    proj/m_index[2]_i_36_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.712 r  proj/m_index_reg[2]_i_14/CO[2]
                         net (fo=1, routed)           0.529    13.240    proj/m_index_reg[2]_i_14_n_1
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.313    13.553 r  proj/m_index[2]_i_9/O
                         net (fo=3, routed)           0.316    13.869    proj/m_index[2]_i_9_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  proj/m_index[2]_i_4/O
                         net (fo=5, routed)           0.612    14.605    proj/m_index[2]_i_4_n_0
    SLICE_X37Y76         LUT2 (Prop_lut2_I0_O)        0.124    14.729 r  proj/sig1[2]_i_4/O
                         net (fo=4, routed)           0.777    15.506    proj/sig1[2]_i_4_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.630 r  proj/m_index[5]_i_3/O
                         net (fo=2, routed)           0.444    16.074    proj/m_index[5]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.198 r  proj/m_index[5]_i_2/O
                         net (fo=9, routed)           0.909    17.107    proj/sig2
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    17.231 r  proj/m_index[1]_i_1/O
                         net (fo=1, routed)           0.000    17.231    proj/m_index[1]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  proj/m_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.429    14.770    proj/clk
    SLICE_X37Y65         FDRE                                         r  proj/m_index_reg[1]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.029    14.950    proj/m_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -17.231    
  -------------------------------------------------------------------
                         slack                                 -2.281    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 proj/array_dist_reg[18][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/m_index_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.163ns  (logic 2.828ns (23.252%)  route 9.335ns (76.748%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.548     5.069    proj/clk
    SLICE_X35Y62         FDRE                                         r  proj/array_dist_reg[18][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  proj/array_dist_reg[18][11]/Q
                         net (fo=3, routed)           1.176     6.701    proj/array_dist_reg[18]__0[11]
    SLICE_X40Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.825 r  proj/sig1[3]_i_550/O
                         net (fo=1, routed)           0.788     7.613    proj/sig1[3]_i_550_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  proj/sig1[3]_i_439/O
                         net (fo=1, routed)           0.658     8.395    proj/sig1[3]_i_439_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  proj/sig1[3]_i_277/O
                         net (fo=1, routed)           0.546     9.066    proj/sig1[3]_i_277_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.190 r  proj/sig1[3]_i_133/O
                         net (fo=1, routed)           0.298     9.488    proj/sig1[3]_i_133_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  proj/sig1[3]_i_41/O
                         net (fo=55, routed)          0.996    10.607    proj/array_dist[0][11]
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    10.731 r  proj/sig1[3]_i_49/O
                         net (fo=51, routed)          1.379    12.110    proj/sig1[3]_i_49_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    12.234 r  proj/m_index[5]_i_111/O
                         net (fo=1, routed)           0.000    12.234    proj/m_index[5]_i_111_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.808 f  proj/m_index_reg[5]_i_45/CO[2]
                         net (fo=1, routed)           0.719    13.527    proj/m_index_reg[5]_i_45_n_1
    SLICE_X39Y77         LUT6 (Prop_lut6_I4_O)        0.310    13.837 f  proj/m_index[5]_i_17/O
                         net (fo=2, routed)           0.301    14.138    proj/m_index[5]_i_17_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.262 f  proj/m_index[5]_i_8/O
                         net (fo=8, routed)           0.631    14.893    proj/m_index[5]_i_8_n_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.124    15.017 f  proj/m_index[1]_i_9/O
                         net (fo=1, routed)           0.154    15.171    proj/m_index[1]_i_9_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.295 r  proj/m_index[1]_i_3/O
                         net (fo=1, routed)           0.814    16.108    proj/m_index[1]_i_3_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.124    16.232 r  proj/m_index[1]_i_2/O
                         net (fo=2, routed)           0.875    17.107    proj/m_index[1]_i_2_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124    17.231 r  proj/m_index[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    17.231    proj/m_index[1]_rep_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.429    14.770    proj/clk
    SLICE_X36Y65         FDRE                                         r  proj/m_index_reg[1]_rep/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.031    14.952    proj/m_index_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -17.231    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 proj/q_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/array_dist_reg[32][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.918ns  (logic 4.028ns (33.797%)  route 7.890ns (66.203%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.555     5.076    proj/clk
    SLICE_X41Y52         FDCE                                         r  proj/q_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.419     5.495 r  proj/q_index_reg[2]/Q
                         net (fo=170, routed)         1.480     6.975    proj/q_index[2]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.296     7.271 f  proj/array_dist[0][11]_i_203/O
                         net (fo=1, routed)           0.804     8.075    proj/array_dist[0][11]_i_203_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.199 f  proj/array_dist[0][11]_i_160/O
                         net (fo=1, routed)           0.642     8.841    proj/array_dist[0][11]_i_160_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.965 f  proj/array_dist[0][11]_i_98/O
                         net (fo=1, routed)           1.197    10.163    proj/array_dist[0][11]_i_98_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    10.287 r  proj/array_dist[0][11]_i_51/O
                         net (fo=1, routed)           0.547    10.833    proj/array_dist[0][11]_i_51_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.957 r  proj/array_dist[0][11]_i_25/O
                         net (fo=1, routed)           0.000    10.957    proj/array_dist[0][11]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.489 r  proj/array_dist_reg[0][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.489    proj/array_dist_reg[0][11]_i_12_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.823 f  proj/array_dist_reg[0][13]_i_14/O[1]
                         net (fo=4, routed)           0.691    12.514    proj/array_dist_reg[0][13]_i_14_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.303    12.817 r  proj/array_dist[0][13]_i_38/O
                         net (fo=1, routed)           0.000    12.817    proj/array_dist[0][13]_i_38_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.215 r  proj/array_dist_reg[0][13]_i_13/CO[3]
                         net (fo=13, routed)          1.267    14.482    proj/array_dist_reg[0][13]_i_13_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.606 r  proj/array_dist[0][3]_i_8/O
                         net (fo=1, routed)           0.000    14.606    proj/array_dist[0][3]_i_8_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.156 r  proj/array_dist_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.156    proj/array_dist_reg[0][3]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.270 r  proj/array_dist_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.270    proj/array_dist_reg[0][7]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.384 r  proj/array_dist_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.384    proj/array_dist_reg[0][11]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.732 r  proj/array_dist_reg[0][13]_i_2/O[1]
                         net (fo=51, routed)          1.262    16.994    proj/array_dist_reg[0][13]_i_2_n_6
    SLICE_X39Y75         FDRE                                         r  proj/array_dist_reg[32][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.418    14.759    proj/clk
    SLICE_X39Y75         FDRE                                         r  proj/array_dist_reg[32][13]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)       -0.260    14.722    proj/array_dist_reg[32][13]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -16.994    
  -------------------------------------------------------------------
                         slack                                 -2.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 proj/state_change_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/query_state_indicator_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.412%)  route 0.233ns (55.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.567     1.450    proj/clk
    SLICE_X53Y49         FDRE                                         r  proj/state_change_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  proj/state_change_prev_reg/Q
                         net (fo=8, routed)           0.177     1.768    proj/state_change_prev
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  proj/query_state_indicator_i_2/O
                         net (fo=1, routed)           0.056     1.869    proj/query_state_indicator_i_2_n_0
    SLICE_X51Y50         FDPE                                         r  proj/query_state_indicator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.835     1.963    proj/clk
    SLICE_X51Y50         FDPE                                         r  proj/query_state_indicator_reg/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDPE (Hold_fdpe_C_D)         0.070     1.789    proj/query_state_indicator_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 proj/done_inst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/clear_counter_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.559%)  route 0.284ns (60.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.565     1.448    proj/clk
    SLICE_X48Y51         FDCE                                         r  proj/done_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  proj/done_inst_reg/Q
                         net (fo=20, routed)          0.284     1.873    proj/done_inst_reg_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.918 r  proj/clear_counter_i_1/O
                         net (fo=1, routed)           0.000     1.918    proj/clear_counter_i_1_n_0
    SLICE_X51Y49         FDPE                                         r  proj/clear_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.838     1.965    proj/clk
    SLICE_X51Y49         FDPE                                         r  proj/clear_counter_reg/C
                         clock pessimism             -0.244     1.721    
    SLICE_X51Y49         FDPE (Hold_fdpe_C_D)         0.091     1.812    proj/clear_counter_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 proj/state_change_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/query_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.055%)  route 0.360ns (65.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.567     1.450    proj/clk
    SLICE_X53Y49         FDRE                                         r  proj/state_change_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  proj/state_change_prev_reg/Q
                         net (fo=8, routed)           0.360     1.951    proj/state_change_prev
    SLICE_X48Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.996 r  proj/query_signal_i_1/O
                         net (fo=1, routed)           0.000     1.996    proj/query_signal_i_1_n_0
    SLICE_X48Y52         FDRE                                         r  proj/query_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.834     1.962    proj/clk
    SLICE_X48Y52         FDRE                                         r  proj/query_signal_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.092     1.810    proj/query_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 proj/q_index_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/q_index_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.743%)  route 0.365ns (66.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.561     1.444    proj/clk
    SLICE_X41Y53         FDCE                                         r  proj/q_index_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  proj/q_index_reg[0]_rep__0/Q
                         net (fo=117, routed)         0.365     1.950    proj/q_index_reg[0]_rep__0_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.995 r  proj/q_index[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.995    proj/q_index[2]_rep_i_1__0_n_0
    SLICE_X41Y49         FDCE                                         r  proj/q_index_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.834     1.961    proj/clk
    SLICE_X41Y49         FDCE                                         r  proj/q_index_reg[2]_rep__0/C
                         clock pessimism             -0.244     1.717    
    SLICE_X41Y49         FDCE (Hold_fdce_C_D)         0.092     1.809    proj/q_index_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 proj/inst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/done_inst_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.821%)  route 0.146ns (47.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.565     1.448    proj/clk
    SLICE_X50Y51         FDCE                                         r  proj/inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  proj/inst_reg/Q
                         net (fo=5, routed)           0.146     1.759    proj/inst
    SLICE_X48Y51         FDCE                                         r  proj/done_inst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.834     1.962    proj/clk
    SLICE_X48Y51         FDCE                                         r  proj/done_inst_reg/C
                         clock pessimism             -0.478     1.484    
    SLICE_X48Y51         FDCE (Hold_fdce_C_D)         0.070     1.554    proj/done_inst_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 proj/get_index_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/done_index_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.881%)  route 0.159ns (46.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.565     1.448    proj/clk
    SLICE_X49Y50         FDRE                                         r  proj/get_index_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  proj/get_index_reg/Q
                         net (fo=7, routed)           0.159     1.748    proj/get_index
    SLICE_X49Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  proj/done_index_i_1/O
                         net (fo=1, routed)           0.000     1.793    proj/m_index1
    SLICE_X49Y51         FDRE                                         r  proj/done_index_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.834     1.962    proj/clk
    SLICE_X49Y51         FDRE                                         r  proj/done_index_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.091     1.555    proj/done_index_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 proj/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/get_index_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.231ns (38.656%)  route 0.367ns (61.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.567     1.450    proj/clk
    SLICE_X51Y49         FDCE                                         r  proj/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  proj/state_reg[1]/Q
                         net (fo=31, routed)          0.186     1.778    proj/state[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  proj/get_index_i_3/O
                         net (fo=2, routed)           0.180     2.003    proj/get_index_i_3_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.048 r  proj/get_index_i_1/O
                         net (fo=1, routed)           0.000     2.048    proj/get_index_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  proj/get_index_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.834     1.962    proj/clk
    SLICE_X49Y50         FDRE                                         r  proj/get_index_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.091     1.809    proj/get_index_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 proj/index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/index_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.709%)  route 0.148ns (44.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.562     1.445    proj/clk
    SLICE_X49Y60         FDCE                                         r  proj/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  proj/index_reg[2]/Q
                         net (fo=158, routed)         0.148     1.734    proj/index_reg__0[2]
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.779 r  proj/index[5]_i_2/O
                         net (fo=1, routed)           0.000     1.779    proj/p_0_in[5]
    SLICE_X49Y60         FDPE                                         r  proj/index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.831     1.959    proj/clk
    SLICE_X49Y60         FDPE                                         r  proj/index_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X49Y60         FDPE (Hold_fdpe_C_D)         0.092     1.537    proj/index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 proj/state_change_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/show_lat_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.720%)  route 0.167ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.567     1.450    proj/clk
    SLICE_X53Y49         FDRE                                         r  proj/state_change_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  proj/state_change_prev_reg/Q
                         net (fo=8, routed)           0.167     1.758    proj/state_change_prev
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.803 r  proj/show_lat_i_1/O
                         net (fo=1, routed)           0.000     1.803    proj/show_lat_i_1_n_0
    SLICE_X53Y47         FDPE                                         r  proj/show_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.838     1.965    proj/clk
    SLICE_X53Y47         FDPE                                         r  proj/show_lat_reg/C
                         clock pessimism             -0.499     1.466    
    SLICE_X53Y47         FDPE (Hold_fdpe_C_D)         0.091     1.557    proj/show_lat_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_map/digit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_map/digit/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.562     1.445    display_map/digit/clk
    SLICE_X49Y36         FDRE                                         r  display_map/digit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display_map/digit/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    display_map/digit/counter_reg_n_0_[3]
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  display_map/digit/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.802    display_map/digit/counter_reg[0]_i_2_n_4
    SLICE_X49Y36         FDRE                                         r  display_map/digit/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.831     1.958    display_map/digit/clk
    SLICE_X49Y36         FDRE                                         r  display_map/digit/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.105     1.550    display_map/digit/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y36   display_map/anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y36   display_map/anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y36   display_map/anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y36   display_map/anode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y63   proj/array_dist_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y63   proj/array_dist_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y63   proj/array_dist_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y67   proj/array_dist_reg[26][8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y67   proj/array_dist_reg[26][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   display_map/anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   display_map/anode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   display_map/anode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   display_map/anode_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   proj/array_dist_reg[26][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   proj/array_dist_reg[26][9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   proj/longitude_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   proj/longitude_reg[1][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   proj/longitude_reg[1][2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   proj/longitude_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   proj/array_dist_reg[27][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   proj/array_dist_reg[27][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   proj/array_dist_reg[27][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   proj/array_dist_reg[27][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   proj/array_dist_reg[27][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   proj/array_dist_reg[27][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   proj/array_dist_reg[27][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   proj/array_dist_reg[27][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y67   proj/array_dist_reg[28][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y67   proj/array_dist_reg[28][10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 proj/done_inst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/inst_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.580ns (36.909%)  route 0.991ns (63.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.559     5.080    proj/clk
    SLICE_X48Y51         FDCE                                         r  proj/done_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  proj/done_inst_reg/Q
                         net (fo=20, routed)          0.355     5.891    proj/done_inst_reg_n_0
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.015 f  proj/inst_i_2/O
                         net (fo=1, routed)           0.637     6.651    proj/inst_i_2_n_0
    SLICE_X50Y51         FDCE                                         f  proj/inst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        1.443    14.784    proj/clk
    SLICE_X50Y51         FDCE                                         r  proj/inst_reg/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.688    proj/inst_reg
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 proj/done_inst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proj/inst_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.268%)  route 0.390ns (67.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.565     1.448    proj/clk
    SLICE_X48Y51         FDCE                                         r  proj/done_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  proj/done_inst_reg/Q
                         net (fo=20, routed)          0.158     1.747    proj/done_inst_reg_n_0
    SLICE_X50Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.792 f  proj/inst_i_2/O
                         net (fo=1, routed)           0.233     2.025    proj/inst_i_2_n_0
    SLICE_X50Y51         FDCE                                         f  proj/inst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2342, routed)        0.835     1.963    proj/clk
    SLICE_X50Y51         FDCE                                         r  proj/inst_reg/C
                         clock pessimism             -0.478     1.485    
    SLICE_X50Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.418    proj/inst_reg
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.606    





