<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue May  3 10:46:55 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-20:part0:1.0" DEVICE="7z020" NAME="mips" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="in_clock" SIGIS="clk" SIGNAME="External_Ports_in_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataPath_dataMemory_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="DataPath_RegFile_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="DataPath_programCounter_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/RegFile_0" HWVERSION="1.0" INSTANCE="DataPath_RegFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegFile" VLNV="xilinx.com:module_ref:RegFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_RegFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regRdAddr1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regRdAddr2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regWrAddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_regWrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_regWrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="regWrData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWrEn" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="regRdData1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_RegFile_0_regRdData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_7" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="regRdData2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_RegFile_0_regRdData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_8" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/adder_0" HWVERSION="1.0" INSTANCE="DataPath_adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="op1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_programCounter_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_programCounter_0" PORT="pcOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="op2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_constantFour_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_constantFour" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adderOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_adder_0_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_4" PORT="Din"/>
            <CONNECTION INSTANCE="DataPath_mux_4" PORT="in0"/>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_ogaddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/adder_1" HWVERSION="1.0" INSTANCE="DataPath_adder_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_adder_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="op1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_shiftLeft_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_shiftLeft_0" PORT="outData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="op2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_ogaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_ogaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adderOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_adder_1_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_4" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/alu_0" HWVERSION="1.0" INSTANCE="DataPath_alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu" VLNV="xilinx.com:module_ref:alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="op1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux4_1_0_Mux_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux4_1_0" PORT="Mux_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="op2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_1_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_1" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aluOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_aluRes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="zeroFlag" SIGIS="undef" SIGNAME="DataPath_alu_0_zeroFlag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_andGate_0" PORT="zeroFlag"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/andGate_0" HWVERSION="1.0" INSTANCE="DataPath_andGate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="andGate" VLNV="xilinx.com:module_ref:andGate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_andGate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="bneSrc" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_bneSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_bneSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="zeroFlag" SIGIS="undef" SIGNAME="DataPath_alu_0_zeroFlag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_alu_0" PORT="zeroFlag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bnec" SIGIS="undef" SIGNAME="DataPath_andGate_0_bnec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_4" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/DataPath/constantFour" HWVERSION="1.1" INSTANCE="DataPath_constantFour" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000004"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_constantFour_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_adder_0" PORT="op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/controlHazard_0" HWVERSION="1.0" INSTANCE="DataPath_controlHazard_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controlHazard" VLNV="xilinx.com:module_ref:controlHazard:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_controlHazard_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="opCode" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="opCode_if_id" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_opCode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_opCode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="opCode_id_ex" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_opCode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_opCode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en_ex_mem" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_branchEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_branchEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en" SIGIS="undef" SIGNAME="DataPath_controlHazard_0_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="en"/>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_branchEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcEn" SIGIS="undef" SIGNAME="DataPath_controlHazard_0_pcEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_programCounter_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/dataMemory_0" HWVERSION="1.0" INSTANCE="DataPath_dataMemory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dataMemory" VLNV="xilinx.com:module_ref:dataMemory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_dataMemory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="readAddress" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_aluRes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_aluRes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="writeAddress" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_aluRes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_aluRes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="writeData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_6_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_6" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="readData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_dataMemory_0_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux4_1_1" PORT="In4"/>
            <CONNECTION INSTANCE="DataPath_mux4_1_0" PORT="In4"/>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="i_readData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memWrite" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_memWrite"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/exPipeline_0" HWVERSION="1.0" INSTANCE="DataPath_exPipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="exPipeline" VLNV="xilinx.com:module_ref:exPipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_exPipeline_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="DataPath_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_branchEn" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_branchEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_branchEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_regWrite" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_memWrite" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_memToReg" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_regWrAddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_0_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_0" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_rt" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_rd" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_aluRes" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_alu_0" PORT="aluOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_rd_data2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux4_1_1_Mux_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux4_1_1" PORT="Mux_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_branchEn" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_branchEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_controlHazard_0" PORT="en_ex_mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_regWrite" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="regWrite_ex"/>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="i_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_memWrite" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_dataMemory_0" PORT="memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_memToReg" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="memToReg_ex"/>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="i_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_regWrAddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_regWrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="regRd_ex"/>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="i_regWrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_rt" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardUnit2_0" PORT="rt_ex_mem"/>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="rt_ex_mem"/>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="i_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_rd" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="i_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_aluRes" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_aluRes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_dataMemory_0" PORT="writeAddress"/>
            <CONNECTION INSTANCE="DataPath_dataMemory_0" PORT="readAddress"/>
            <CONNECTION INSTANCE="DataPath_mux4_1_0" PORT="In3"/>
            <CONNECTION INSTANCE="DataPath_mux4_1_1" PORT="In3"/>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="i_aluRes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_rd_data2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_rd_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_6" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/forwardUnit2_0" HWVERSION="1.0" INSTANCE="DataPath_forwardUnit2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="forwardUnit2" VLNV="xilinx.com:module_ref:forwardUnit2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_forwardUnit2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="rt_ex_mem" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rt_mem_wb" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rd_mem_wb" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="forwardC" SIGIS="undef" SIGNAME="DataPath_forwardUnit2_0_forwardC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_6" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/forwardingUnit_0" HWVERSION="1.0" INSTANCE="DataPath_forwardingUnit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="forwardingUnit" VLNV="xilinx.com:module_ref:forwardingUnit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_forwardingUnit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="rs" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_rs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rt" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rt_ex_mem" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regRd_ex" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_regWrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_regWrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="regRd_mem" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_regWrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_regWrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWrite" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWrite_ex" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWrite_mem" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memToReg_ex" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="forwardA" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_forwardingUnit_0_forwardA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux4_1_0" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="forwardB" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_forwardingUnit_0_forwardB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux4_1_1" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/idPipeline_0" HWVERSION="1.0" INSTANCE="DataPath_idPipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="idPipeline" VLNV="xilinx.com:module_ref:idPipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_idPipeline_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="DataPath_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_branchEn" SIGIS="undef" SIGNAME="DataPath_controlHazard_0_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_controlHazard_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_regDst" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_regDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_regWrite" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_aluSrc" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_aluSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_aluSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_aluOp" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_memWrite" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_memToReg" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_bneSrc" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_bneSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_bneSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_rs" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_rt" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_rd" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="i_opCode" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_opCode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_opCode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_ogaddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_ogaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_ogaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_rd_data1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_7_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_7" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_rd_data2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_8_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_8" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_signextend" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_signExtern_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_signExtern_0" PORT="outData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_branchEn" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_branchEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_branchEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_regDst" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_0" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_regWrite" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="regWrite"/>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_aluSrc" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_aluSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_1" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_aluOp" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_alu_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_memWrite" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_memToReg" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_bneSrc" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_bneSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_andGate_0" PORT="bneSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_rs" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="rs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_rt" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_0" PORT="in0"/>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="rt"/>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_rd" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_0" PORT="in1"/>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="o_opCode" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_opCode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_controlHazard_0" PORT="opCode_id_ex"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_ogaddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_ogaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_adder_1" PORT="op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_rd_data1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rd_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux4_1_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_rd_data2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rd_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux4_1_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_signextend" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_signextend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_shiftLeft_0" PORT="inData"/>
            <CONNECTION INSTANCE="DataPath_mux_1" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/ifPipeline_0" HWVERSION="1.0" INSTANCE="DataPath_ifPipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ifPipeline" VLNV="xilinx.com:module_ref:ifPipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_ifPipeline_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="DataPath_controlHazard_0_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_controlHazard_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_regDst" SIGIS="undef" SIGNAME="controlLogic_0_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="regDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_regWrite" SIGIS="undef" SIGNAME="controlLogic_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_aluSrc" SIGIS="undef" SIGNAME="controlLogic_0_aluSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="aluSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="i_aluOp" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_memWrite" SIGIS="undef" SIGNAME="controlLogic_0_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_memToReg" SIGIS="undef" SIGNAME="controlLogic_0_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_bneSrc" SIGIS="undef" SIGNAME="controlLogic_0_bneSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="bneSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="i_opCode" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_ogaddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_adder_0_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_adder_0" PORT="adderOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_instr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_instructionMemory_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_regDst" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_regDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_regWrite" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_aluSrc" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_aluSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_aluSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="o_aluOp" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_memWrite" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_memToReg" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_bneSrc" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_bneSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_bneSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="o_opCode" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_opCode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_controlHazard_0" PORT="opCode_if_id"/>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_opCode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_ogaddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_ogaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_ogaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_instr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="DataPath_xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="DataPath_xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="DataPath_xlslice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/instructionMemory_0" HWVERSION="1.0" INSTANCE="DataPath_instructionMemory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="instructionMemory" VLNV="xilinx.com:module_ref:instructionMemory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_instructionMemory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="addressBus" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_programCounter_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_programCounter_0" PORT="pcOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_5" PORT="Din"/>
            <CONNECTION INSTANCE="controlLogic_0" PORT="instruction"/>
            <CONNECTION INSTANCE="DataPath_xlslice_6" PORT="Din"/>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_instr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/jmpMod_0" HWVERSION="1.0" INSTANCE="DataPath_jmpMod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jmpMod" VLNV="xilinx.com:module_ref:jmpMod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_jmpMod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="PCUp" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="Address" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="JumpAddress" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_jmpMod_0_JumpAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_5" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/memPipeline_0" HWVERSION="1.0" INSTANCE="DataPath_memPipeline_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memPipeline" VLNV="xilinx.com:module_ref:memPipeline:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_memPipeline_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="DataPath_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_regWrite" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_memToReg" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_regWrAddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_regWrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_regWrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_rt" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="i_rd" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_readData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_dataMemory_0_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_dataMemory_0" PORT="readData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_aluRes" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_aluRes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_aluRes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_regWrite" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_RegFile_0" PORT="regWrEn"/>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="regWrite_mem"/>
            <CONNECTION INSTANCE="DataPath_regFileForwarding_0" PORT="regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_memToReg" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_regWrAddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_regWrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_RegFile_0" PORT="regWrAddr"/>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="regRd_mem"/>
            <CONNECTION INSTANCE="DataPath_regFileForwarding_0" PORT="writeAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_rt" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardUnit2_0" PORT="rt_mem_wb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="o_rd" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardUnit2_0" PORT="rd_mem_wb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_readData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_aluRes" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_aluRes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux4_1_0" HWVERSION="1.0" INSTANCE="DataPath_mux4_1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4_1" VLNV="xilinx.com:module_ref:mux4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux4_1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rd_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_rd_data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_aluRes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_aluRes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_dataMemory_0_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_dataMemory_0" PORT="readData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="Sel" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_forwardingUnit_0_forwardA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="forwardA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Mux_out" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux4_1_0_Mux_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_alu_0" PORT="op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux4_1_1" HWVERSION="1.0" INSTANCE="DataPath_mux4_1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux4_1" VLNV="xilinx.com:module_ref:mux4_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux4_1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rd_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_rd_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_aluRes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_aluRes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_dataMemory_0_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_dataMemory_0" PORT="readData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="Sel" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_forwardingUnit_0_forwardB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardingUnit_0" PORT="forwardB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Mux_out" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux4_1_1_Mux_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_1" PORT="in0"/>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_rd_data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux_0" HWVERSION="1.0" INSTANCE="DataPath_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_regDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_0_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="i_regWrAddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux_1" HWVERSION="1.0" INSTANCE="DataPath_mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux4_1_1_Mux_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux4_1_1" PORT="Mux_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_signextend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_signextend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_aluSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_aluSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_1_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_alu_0" PORT="op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux_2" HWVERSION="1.0" INSTANCE="DataPath_mux_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_aluRes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_aluRes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_readData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_readData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_RegFile_0" PORT="regWrData"/>
            <CONNECTION INSTANCE="DataPath_mux4_1_0" PORT="In2"/>
            <CONNECTION INSTANCE="DataPath_mux4_1_1" PORT="In2"/>
            <CONNECTION INSTANCE="DataPath_mux_6" PORT="in1"/>
            <CONNECTION INSTANCE="DataPath_mux_7" PORT="in1"/>
            <CONNECTION INSTANCE="DataPath_mux_8" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux_4" HWVERSION="1.0" INSTANCE="DataPath_mux_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_adder_0_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_adder_0" PORT="adderOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_adder_1_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_adder_1" PORT="adderOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="DataPath_andGate_0_bnec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_andGate_0" PORT="bnec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_4_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_5" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux_5" HWVERSION="1.0" INSTANCE="DataPath_mux_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_4_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_4" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_jmpMod_0_JumpAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_jmpMod_0" PORT="JumpAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="controlLogic_0_pcSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controlLogic_0" PORT="pcSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_5_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_programCounter_0" PORT="pcIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux_6" HWVERSION="1.0" INSTANCE="DataPath_mux_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_exPipeline_0_o_rd_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="o_rd_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="DataPath_forwardUnit2_0_forwardC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_forwardUnit2_0" PORT="forwardC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_6_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_dataMemory_0" PORT="writeData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux_7" HWVERSION="1.0" INSTANCE="DataPath_mux_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_RegFile_0_regRdData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_RegFile_0" PORT="regRdData1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="DataPath_regFileForwarding_0_forwardD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_regFileForwarding_0" PORT="forwardD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_7_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_rd_data1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/mux_8" HWVERSION="1.0" INSTANCE="DataPath_mux_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_mux_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_RegFile_0_regRdData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_RegFile_0" PORT="regRdData2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_2_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_2" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl" SIGIS="undef" SIGNAME="DataPath_regFileForwarding_0_forwardE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_regFileForwarding_0" PORT="forwardE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="muxOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_8_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_rd_data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/programCounter_0" HWVERSION="1.0" INSTANCE="DataPath_programCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="programCounter" VLNV="xilinx.com:module_ref:programCounter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_programCounter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_in_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="in_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcIn" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_mux_5_muxOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_5" PORT="muxOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="DataPath_controlHazard_0_pcEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_controlHazard_0" PORT="pcEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pcOut" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_programCounter_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_adder_0" PORT="op1"/>
            <CONNECTION INSTANCE="DataPath_instructionMemory_0" PORT="addressBus"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/regFileForwarding_0" HWVERSION="1.0" INSTANCE="DataPath_regFileForwarding_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="regFileForwarding" VLNV="xilinx.com:module_ref:regFileForwarding:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_regFileForwarding_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="rs" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rt" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="writeAddr" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_regWrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_regWrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="regWrite" SIGIS="undef" SIGNAME="DataPath_memPipeline_0_o_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="o_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="forwardD" SIGIS="undef" SIGNAME="DataPath_regFileForwarding_0_forwardD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_7" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="forwardE" SIGIS="undef" SIGNAME="DataPath_regFileForwarding_0_forwardE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_8" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/shiftLeft_0" HWVERSION="1.0" INSTANCE="DataPath_shiftLeft_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shiftLeft" VLNV="xilinx.com:module_ref:shiftLeft:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width" VALUE="32"/>
        <PARAMETER NAME="shiftAmount" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_shiftLeft_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="inData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_idPipeline_0_o_signextend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="o_signextend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="outData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_shiftLeft_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_adder_1" PORT="op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataPath/signExtern_0" HWVERSION="1.0" INSTANCE="DataPath_signExtern_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="signExtern" VLNV="xilinx.com:module_ref:signExtern:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="inWidth" VALUE="16"/>
        <PARAMETER NAME="outWidth" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_signExtern_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="inData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="outData" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_signExtern_0_outData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_signextend"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/DataPath/xlconstant_1" HWVERSION="1.1" INSTANCE="DataPath_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlconstant_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_exPipeline_0" PORT="en"/>
            <CONNECTION INSTANCE="DataPath_memPipeline_0" PORT="en"/>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DataPath/xlslice_0" HWVERSION="1.0" INSTANCE="DataPath_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="21"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_RegFile_0" PORT="regRdAddr1"/>
            <CONNECTION INSTANCE="DataPath_regFileForwarding_0" PORT="rs"/>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_rs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DataPath/xlslice_1" HWVERSION="1.0" INSTANCE="DataPath_xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_RegFile_0" PORT="regRdAddr2"/>
            <CONNECTION INSTANCE="DataPath_regFileForwarding_0" PORT="rt"/>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_rt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DataPath/xlslice_2" HWVERSION="1.0" INSTANCE="DataPath_xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_idPipeline_0" PORT="i_rd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DataPath/xlslice_3" HWVERSION="1.0" INSTANCE="DataPath_xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_ifPipeline_0_o_instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="o_instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_signExtern_0" PORT="inData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DataPath/xlslice_4" HWVERSION="1.0" INSTANCE="DataPath_xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="28"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_adder_0_adderOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_adder_0" PORT="adderOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_jmpMod_0" PORT="PCUp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DataPath/xlslice_5" HWVERSION="1.0" INSTANCE="DataPath_xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="26"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_instructionMemory_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_jmpMod_0" PORT="Address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DataPath/xlslice_6" HWVERSION="1.0" INSTANCE="DataPath_xlslice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="26"/>
        <PARAMETER NAME="Component_Name" VALUE="mips_xlslice_0_3"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_instructionMemory_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_opCode"/>
            <CONNECTION INSTANCE="DataPath_controlHazard_0" PORT="opCode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/controlLogic_0" HWVERSION="1.0" INSTANCE="controlLogic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controlLogic" VLNV="xilinx.com:module_ref:controlLogic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="mips_controlLogic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="DataPath_instructionMemory_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_instructionMemory_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regDst" SIGIS="undef" SIGNAME="controlLogic_0_regDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_regDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regWrite" SIGIS="undef" SIGNAME="controlLogic_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluSrc" SIGIS="undef" SIGNAME="controlLogic_0_aluSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_aluSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="controlLogic_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memWrite" SIGIS="undef" SIGNAME="controlLogic_0_memWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_memWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="memToReg" SIGIS="undef" SIGNAME="controlLogic_0_memToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_memToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcSrc" SIGIS="undef" SIGNAME="controlLogic_0_pcSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_mux_5" PORT="ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bneSrc" SIGIS="undef" SIGNAME="controlLogic_0_bneSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataPath_ifPipeline_0" PORT="i_bneSrc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
