#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Nov  5 10:45:29 2025
# Process ID         : 9484
# Command line       : vivado.exe -log spi_pwm_top_3bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_pwm_top_3bit.tcl
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# CPU Frequency      : 1094 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8403 MB
# Swap memory        : 5637 MB
# Total Virtual      : 14041 MB
# Available Virtual  : 2718 MB
#-----------------------------------------------------------
source spi_pwm_top_3bit.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 368.992 ; gain = 65.750
Command: synth_design -top spi_pwm_top_3bit -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15056
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 847.156 ; gain = 477.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi_pwm_top_3bit' [F:/pwm/pwm.srcs/sources_1/new/spi_pwm_top.v:6]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [F:/pwm/pwm.srcs/sources_1/new/clock_divider.v:6]
	Parameter DIV bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [F:/pwm/pwm.srcs/sources_1/new/clock_divider.v:6]
INFO: [Synth 8-6157] synthesizing module 'spi_slave_3bit' [F:/pwm/pwm.srcs/sources_1/new/spi_slave.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave_3bit' (0#1) [F:/pwm/pwm.srcs/sources_1/new/spi_slave.v:6]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen_3bit' [F:/pwm/pwm.srcs/sources_1/new/pwm_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen_3bit' (0#1) [F:/pwm/pwm.srcs/sources_1/new/pwm_gen.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_pwm_top_3bit' (0#1) [F:/pwm/pwm.srcs/sources_1/new/spi_pwm_top.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 953.082 ; gain = 583.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 953.082 ; gain = 583.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 953.082 ; gain = 583.086
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_reg_reg' and it is trimmed from '3' to '2' bits. [F:/pwm/pwm.srcs/sources_1/new/spi_slave.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 953.082 ; gain = 583.086
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1123.879 ; gain = 753.883
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1129.637 ; gain = 759.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1129.832 ; gain = 759.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1328.922 ; gain = 958.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1328.922 ; gain = 958.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1328.922 ; gain = 958.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1328.922 ; gain = 958.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1328.922 ; gain = 958.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1328.922 ; gain = 958.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT3   |     4|
|6     |LUT4   |     4|
|7     |LUT5   |    40|
|8     |LUT6   |     1|
|9     |FDCE   |    33|
|10    |FDRE   |    13|
|11    |IBUF   |     5|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   115|
|2     |  u_clkdiv |clock_divider  |    83|
|3     |  u_pwm    |pwm_gen_3bit   |     8|
|4     |  u_spi    |spi_slave_3bit |    16|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1328.922 ; gain = 958.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1328.922 ; gain = 958.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1328.922 ; gain = 958.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1343.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1453.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8e575c4
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 1453.320 ; gain = 1084.328
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1453.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/pwm/pwm.runs/synth_1/spi_pwm_top_3bit.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file spi_pwm_top_3bit_utilization_synth.rpt -pb spi_pwm_top_3bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  5 10:46:55 2025...
