#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x134704800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x134704990 .scope module, "tb" "tb" 3 3;
 .timescale 0 0;
v0x1350233a0_0 .var "clk", 0 0;
v0x135023480_0 .var "in0", 31 0;
v0x135023550_0 .var "in1", 31 0;
v0x135023620_0 .var "opsel", 0 0;
v0x1350236b0_0 .net "out", 31 0, L_0x1350239c0;  1 drivers
v0x135023780_0 .var "reset", 0 0;
S_0x13500cd80 .scope module, "my_alu" "alu" 3 16, 4 4 0, S_0x134704990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in0";
    .port_info 3 /INPUT 32 "in1";
    .port_info 4 /INPUT 1 "opsel";
    .port_info 5 /OUTPUT 32 "out";
v0x135022af0_0 .var "add_result", 31 0;
v0x135022b80_0 .net "add_s0", 31 0, L_0x135023850;  1 drivers
v0x135022c10_0 .var "add_s1", 31 0;
v0x135022cb0_0 .var "add_s2", 31 0;
v0x135022d60_0 .var "add_s3", 31 0;
v0x135022e50_0 .net "clk", 0 0, v0x1350233a0_0;  1 drivers
v0x135022ee0_0 .net "in0", 31 0, v0x135023480_0;  1 drivers
v0x135022f90_0 .net "in1", 31 0, v0x135023550_0;  1 drivers
v0x135023040_0 .net "mult_result", 31 0, v0x135022810_0;  1 drivers
v0x135023170_0 .net "opsel", 0 0, v0x135023620_0;  1 drivers
v0x135023200_0 .net "out", 31 0, L_0x1350239c0;  alias, 1 drivers
v0x135023290_0 .net "reset", 0 0, v0x135023780_0;  1 drivers
L_0x135023850 .arith/sum 32, v0x135023480_0, v0x135023550_0;
L_0x1350239c0 .functor MUXZ 32, v0x135022810_0, v0x135022af0_0, v0x135023620_0, C4<>;
S_0x135008c80 .scope module, "multiplier" "imul" 4 39, 5 6 0, S_0x13500cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in0";
    .port_info 3 /INPUT 32 "in1";
    .port_info 4 /OUTPUT 32 "out";
v0x13500d000_0 .net "clk", 0 0, v0x1350233a0_0;  alias, 1 drivers
v0x135022450_0 .net "in0", 31 0, v0x135023480_0;  alias, 1 drivers
v0x135022500_0 .net "in1", 31 0, v0x135023550_0;  alias, 1 drivers
v0x1350225c0_0 .var "mult_s1", 31 0;
v0x135022670_0 .var "mult_s2", 31 0;
v0x135022760_0 .var "mult_s3", 31 0;
v0x135022810_0 .var "mult_s4", 31 0;
v0x1350228c0_0 .net "out", 31 0, v0x135022810_0;  alias, 1 drivers
v0x135022970_0 .net "reset", 0 0, v0x135023780_0;  alias, 1 drivers
E_0x135012c60 .event posedge, v0x13500d000_0;
    .scope S_0x135008c80;
T_0 ;
    %wait E_0x135012c60;
    %load/vec4 v0x135022970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1350225c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135022670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135022760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135022810_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x135022450_0;
    %load/vec4 v0x135022500_0;
    %mul;
    %assign/vec4 v0x1350225c0_0, 0;
    %load/vec4 v0x1350225c0_0;
    %assign/vec4 v0x135022670_0, 0;
    %load/vec4 v0x135022670_0;
    %assign/vec4 v0x135022760_0, 0;
    %load/vec4 v0x135022760_0;
    %assign/vec4 v0x135022810_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13500cd80;
T_1 ;
    %wait E_0x135012c60;
    %load/vec4 v0x135023290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135022c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135022cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135022d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135022af0_0, 0;
T_1.0 ;
    %load/vec4 v0x135022ee0_0;
    %load/vec4 v0x135022f90_0;
    %add;
    %assign/vec4 v0x135022c10_0, 0;
    %load/vec4 v0x135022c10_0;
    %assign/vec4 v0x135022cb0_0, 0;
    %load/vec4 v0x135022cb0_0;
    %assign/vec4 v0x135022d60_0, 0;
    %load/vec4 v0x135022d60_0;
    %assign/vec4 v0x135022af0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x134704990;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135023780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350233a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x134704990;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x1350233a0_0;
    %inv;
    %store/vec4 v0x1350233a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x134704990;
T_4 ;
    %vpi_call/w 3 22 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars" {0 0 0};
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135023780_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x135023480_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x135023550_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135023620_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 31 "$display", "cycle 0: in0 = %x, in1 = %x, opsel = %x", v0x135023480_0, v0x135023550_0, v0x135023620_0 {0 0 0};
    %vpi_call/w 3 32 "$display", "cycle 0: out = %x", v0x1350236b0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 35 "$display", "cycle 1: in0 = %x, in1 = %x, opsel = %x", v0x135023480_0, v0x135023550_0, v0x135023620_0 {0 0 0};
    %vpi_call/w 3 36 "$display", "cycle 1: out = %x", v0x1350236b0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 39 "$display", "cycle 2: in0 = %x, in1 = %x, opsel = %x", v0x135023480_0, v0x135023550_0, v0x135023620_0 {0 0 0};
    %vpi_call/w 3 40 "$display", "cycle 2: out = %x", v0x1350236b0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 43 "$display", "cycle 3: in0 = %x, in1 = %x, opsel = %x", v0x135023480_0, v0x135023550_0, v0x135023620_0 {0 0 0};
    %vpi_call/w 3 44 "$display", "cycle 3: out = %x", v0x1350236b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135023780_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 49 "$display", "cycle 4: reset = %x", v0x135023780_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135023780_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x135023480_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x135023550_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135023620_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 56 "$display", "cycle 5: in0 = %x, in1 = %x, opsel = %x", v0x135023480_0, v0x135023550_0, v0x135023620_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "cycle 5: out = %x", v0x1350236b0_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x135023480_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x135023550_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135023620_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 63 "$display", "cycle 6: in0 = %x, in1 = %x, opsel = %x", v0x135023480_0, v0x135023550_0, v0x135023620_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "cycle 6: out = %x", v0x1350236b0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 66 "$display", "cycle 7: in0 = %x, in1 = %x, opsel = %x", v0x135023480_0, v0x135023550_0, v0x135023620_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "cycle 7: out = %x", v0x1350236b0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 69 "$display", "cycle 8: in0 = %x, in1 = %x, opsel = %x", v0x135023480_0, v0x135023550_0, v0x135023620_0 {0 0 0};
    %vpi_call/w 3 70 "$display", "cycle 8: out = %x", v0x1350236b0_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.v";
    "./alu.v";
    "./mult.v";
