
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 455.883 ; gain = 102.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:70]
INFO: [Synth 8-6157] synthesizing module 'cnn_fmul_32ns_32nbkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fmul_0_max_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fmul_0_max_dsp_32' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fmul_32ns_32nbkb' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fcmp_32ns_32ncud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fcmp_32ns_32ncud' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:941]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_1_28_2_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:78]
INFO: [Synth 8-6157] synthesizing module 'Pool_1_28_2_s_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s_A.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_1_28_2_s_A_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s_A.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s_A.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_1_28_2_s_A_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s_A.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_1_28_2_s_A_ram' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_1_28_2_s_A' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s_A.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitofp_32ns_3dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_sitofp_32ns_3dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitofp_1_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitofp_1_no_dsp_32' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitofp_32ns_3dEe' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_sitofp_32ns_3dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fptrunc_64ns_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_fptrunc_64ns_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fptrunc_64ns_eOg' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_fptrunc_64ns_eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fpext_32ns_64fYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_fpext_32ns_64fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fpext_32ns_64fYi' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_fpext_32ns_64fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dcmp_64ns_64ng8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_dcmp_64ns_64ng8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dcmp_64ns_64ng8j' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_dcmp_64ns_64ng8j.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:1097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:1111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:1117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:1157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:1161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:1187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:1235]
INFO: [Synth 8-6155] done synthesizing module 'Pool_1_28_2_s' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_196_120_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'FC_196_120_s_A_4_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_A_4_0.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_196_120_s_A_4_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_A_4_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_A_4_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_196_120_s_A_4_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_A_4_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_196_120_s_A_4_0_ram' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_A_4_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_196_120_s_A_4_0' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_A_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_196_120_s_B_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_B_3_0.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1680 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_196_120_s_B_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_B_3_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1680 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_B_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_196_120_s_B_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_B_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_196_120_s_B_3_0_ram' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_B_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_196_120_s_B_3_0' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s_B_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nhbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_dadd_64ns_64nhbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_2_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_2_no_dsp_64' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nhbi' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_dadd_64ns_64nhbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_ibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_ibs_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_ibs_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_ibs_div_u' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_ibs_div' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_ibs' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1432_32_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mux_1432_32_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1432_32_1_1' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mux_1432_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_12ns_jbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mul_mul_12ns_jbC.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_12ns_jbC_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mul_mul_12ns_jbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_12ns_jbC_DSP48_0' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mul_mul_12ns_jbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_12ns_jbC' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mul_mul_12ns_jbC.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:3540]
INFO: [Synth 8-6155] done synthesizing module 'FC_196_120_s' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_120_30_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'FC_120_30_s_A_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_A_3_0.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_120_30_s_A_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_A_3_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_A_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_120_30_s_A_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_A_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_120_30_s_A_3_0_ram' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_A_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_120_30_s_A_3_0' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_A_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_120_30_s_B_2_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_B_2_0.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 900 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_120_30_s_B_2_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_B_2_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 900 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_B_2_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_120_30_s_B_2_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_B_2_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_120_30_s_B_2_0_ram' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_B_2_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_120_30_s_B_2_0' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s_B_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nskbM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nskbM_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nskbM_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nskbM_div_u' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nskbM_div' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nskbM' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_432_32_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mux_432_32_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_432_32_1_1' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mux_432_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_lbW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_lbW_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_lbW_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_lbW_div_u' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_lbW_div' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_lbW' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_mb6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mul_mul_13ns_mb6.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_mb6_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mul_mul_13ns_mb6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_mb6_DSP48_1' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mul_mul_13ns_mb6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_mb6' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_mul_mul_13ns_mb6.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:2515]
INFO: [Synth 8-6155] done synthesizing module 'FC_120_30_s' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_30_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'FC_30_10_s_A_5_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_A_5_0.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_30_10_s_A_5_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_A_5_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_A_5_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_30_10_s_A_5_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_A_5_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_30_10_s_A_5_0_ram' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_A_5_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_30_10_s_A_5_0' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_A_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_30_10_s_B_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_B_0.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_30_10_s_B_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_B_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_B_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_30_10_s_B_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_B_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_30_10_s_B_0_ram' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_B_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_30_10_s_B_0' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s_B_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_ncg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_ncg_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:70]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_ncg_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:10]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
	Parameter cal_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[4].divisor_tmp_reg[5] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_ncg_div_u' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_ncg_div' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_ncg' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:1976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:1982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:1986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:2000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:2024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:2028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:2050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:2078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:2106]
INFO: [Synth 8-6155] done synthesizing module 'FC_30_10_s' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state14 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:1002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:1008]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d800_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/fifo_w32_d800_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d800_A' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/fifo_w32_d800_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_1_ocq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_Pool_1_ocq.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_1_ocq_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_Pool_1_ocq.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_1_ocq_shiftReg' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_Pool_1_ocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_1_ocq' (95#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_Pool_1_ocq.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_196_pcA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_196_pcA.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_196_pcA_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_196_pcA.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_196_pcA_shiftReg' (96#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_196_pcA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_196_pcA' (97#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_196_pcA.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_120_qcK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_120_qcK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_120_qcK_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_120_qcK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_120_qcK_shiftReg' (98#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_120_qcK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_120_qcK' (99#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_120_qcK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_30_1rcU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_30_1rcU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_30_1rcU_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_30_1rcU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_30_1rcU_shiftReg' (100#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_30_1rcU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_30_1rcU' (101#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_FC_30_1rcU.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAsc4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_AXI_DMAsc4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAsc4_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_AXI_DMAsc4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAsc4_shiftReg' (102#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_AXI_DMAsc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAsc4' (103#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/start_for_AXI_DMAsc4.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (104#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (105#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 638.523 ; gain = 284.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 638.523 ; gain = 284.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 638.523 ; gain = 284.688
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 1083.023 ; gain = 4.574
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 1083.023 ; gain = 729.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 1083.023 ; gain = 729.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 1083.023 ; gain = 729.188
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_192_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:1235]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:299]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/Pool_1_28_2_s.v:299]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_779_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_635_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs9_fu_947_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs7_fu_929_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs3_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_413_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_143_reg_2146_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:1846]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs4_fu_1872_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond9_fu_1518_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1584_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1899_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1644_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs8_fu_1495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_1249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_1296_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arrayNo1_reg_2373_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:1692]
WARNING: [Synth 8-6014] Unused sequential element tmp_92_reg_2176_pp2_iter1_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:1883]
WARNING: [Synth 8-6014] Unused sequential element tmp_92_reg_2176_pp2_iter2_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_196_120_s.v:1884]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_181_reg_1542_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:1390]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs7_fu_1278_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond5_fu_932_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_988_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1030_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1305_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1048_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs8_fu_909_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_663_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_710_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arrayNo3_reg_1667_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:1217]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex7_reg_1276_reg' and it is trimmed from '5' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:1097]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_94_reg_1290_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_30_10_s.v:1194]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs2_fu_1066_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond6_fu_769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_806_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_858_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs8_fu_746_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_500_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_202_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/fifo_w32_d800_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1083.023 ; gain = 729.188
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized1) to 'cnn_sitofp_32ns_3dEe:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_fptrunc_64ns_eOg:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64fYi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64fYi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64fYi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64fYi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64fYi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64fYi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ng8j:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dcmp_64ns_64ng8j:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ng8j:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dcmp_64ns_64ng8j:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ng8j:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dcmp_64ns_64ng8j:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ng8j:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dcmp_64ns_64ng8j:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_dadd_64ns_64nhbi:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     29557|
|2     |cnn__GB1      |           1|     25029|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_988_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_1048_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_663_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_909_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_710_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_932_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1030_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1305_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs7_fu_1278_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond6_fu_1323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_806_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_858_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_1111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_500_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_746_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs2_fu_1066_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_1644_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_1249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1518_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1584_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1899_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_1495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_1296_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs4_fu_1872_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_6nskbM_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_11ns_6nskbM.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[6].dividend_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_6ns_lbW_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_7ns_6ns_lbW.v:121]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "notrhs7_fu_1278_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element tmp_218_reg_1571_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/FC_120_30_s.v:1306]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_ibs_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[4].dividend_tmp_reg[5] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_5ns_5ns_ncg_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_5ns_5ns_ncg.v:121]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "notrhs2_fu_1066_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_ibs_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_ibs_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/cbd2/hdl/verilog/cnn_urem_8ns_5ns_ibs.v:121]
INFO: [Synth 8-5545] ROM "notrhs4_fu_1872_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs7_fu_929_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs9_fu_947_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/dividend0_reg[9]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/dividend0_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/dividend_tmp_reg[0][9]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/dividend_tmp_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[0]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter1_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[1]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[2]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter1_reg_reg[3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter1_reg_reg[4]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter1_reg_reg[5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter1_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\arrayNo3_reg_1667_pp3_iter1_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[0]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[1]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[2]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[0].divisor_tmp_reg[1][5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[0].divisor_tmp_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter2_reg_reg[3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter2_reg_reg[4]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter2_reg_reg[5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[1].divisor_tmp_reg[2][3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[1].divisor_tmp_reg[2][5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[1].divisor_tmp_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter3_reg_reg[3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter3_reg_reg[4]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter3_reg_reg[5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[2].divisor_tmp_reg[3][3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[2].divisor_tmp_reg[3][5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[2].divisor_tmp_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter4_reg_reg[3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter4_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter4_reg_reg[4]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter4_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter4_reg_reg[5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter4_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[3].divisor_tmp_reg[4][3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[3].divisor_tmp_reg[4][5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[3].divisor_tmp_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter5_reg_reg[3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter5_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter5_reg_reg[4]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter5_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter5_reg_reg[5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter5_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/i_11_0/FC_30_10_U0/cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/cnn_urem_5ns_5ns_ncg_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[4].divisor_tmp_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[4].divisor_tmp_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[4].divisor_tmp_reg[5][3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[4].divisor_tmp_reg[5][5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/loop[4].divisor_tmp_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter6_reg_reg[3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter6_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter6_reg_reg[4]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter6_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter6_reg_reg[5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/arrayNo3_reg_1667_pp3_iter6_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[0]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[1]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[2]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[3]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[4]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[5]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[6]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[7]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[8]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[9]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[10]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[11]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[12]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[13]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[14]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[15]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[16]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[17]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[18]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[19]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[20]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[21]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[22]' (FDE) to 'inst/i_11_0/FC_120_30_U0/tmp_112_reg_1636_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\tmp_112_reg_1636_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\tmp_67_reg_1375_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\tmp_181_reg_1542_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_dadd_64ns_64nhbi_U79/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_sitofp_32ns_3dEe_U74/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_sitofp_32ns_3dEe_U51/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_11ns_6nskbM_U58/cnn_urem_11ns_6nskbM_div_U/cnn_urem_11ns_6nskbM_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/dividend_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/dividend_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/dividend_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_8ns_5ns_ibs_U81/cnn_urem_8ns_5ns_ibs_div_U/cnn_urem_8ns_5ns_ibs_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_urem_7ns_6ns_lbW_U61/cnn_urem_7ns_6ns_lbW_div_U/cnn_urem_7ns_6ns_lbW_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\arrayNo3_reg_1667_pp3_iter2_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_30_10_U0/\cnn_urem_5ns_5ns_ncg_U82/cnn_urem_5ns_5ns_ncg_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_11_0/FC_120_30_U0/\cnn_dadd_64ns_64nhbi_U56/din1_buf1_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/ce_r_reg) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[31]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[30]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[29]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[28]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[27]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[26]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[25]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[24]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[23]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[22]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[21]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[20]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[19]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[18]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[17]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[16]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[15]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[14]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[13]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[12]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[11]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[10]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[9]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[8]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[7]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[6]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[5]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[4]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[3]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[2]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[1]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U51/dout_r_reg[0]) is unused and will be removed from module FC_120_30_s.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11__2.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/ce_r_reg) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[63]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[62]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[61]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[60]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[59]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[58]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[57]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[56]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[55]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[54]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[53]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[52]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[51]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[50]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[49]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[48]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[47]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[46]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[45]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[44]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[43]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[42]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[41]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[40]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[39]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[38]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[37]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[36]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[35]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[34]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[33]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[32]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[31]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[30]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[29]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[28]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[27]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[26]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[25]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[24]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[23]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[22]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[21]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[20]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[19]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[18]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[17]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[16]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[15]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[14]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[13]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[12]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[11]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[10]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[9]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[8]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[7]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[6]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[5]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[4]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[3]) is unused and will be removed from module FC_120_30_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nhbi_U56/dout_r_reg[2]) is unused and will be removed from module FC_120_30_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:28 . Memory (MB): peak = 1083.023 ; gain = 729.188
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/FC_120_30_U0/B_2_0_U/FC_120_30_s_B_2_0_ram_U/i_/B_2_0_U/FC_120_30_s_B_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/FC_120_30_U0/B_2_1_U/FC_120_30_s_B_2_0_ram_U/i_/B_2_1_U/FC_120_30_s_B_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/FC_120_30_U0/B_2_2_U/FC_120_30_s_B_2_0_ram_U/i_/B_2_2_U/FC_120_30_s_B_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/FC_120_30_U0/B_2_3_U/FC_120_30_s_B_2_0_ram_U/i_/B_2_3_U/FC_120_30_s_B_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/connect_4_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_0/connect_3_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/connect_2_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/connect_1_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/connect_0_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_0_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_0_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_0_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_0_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_1_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_1_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_1_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_1_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_2_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_2_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_2_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_2_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_3_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_3_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_3_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_3_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_4_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_4_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_4_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_4_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_5_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_5_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_5_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_5_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_6_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_6_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_6_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_6_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_7_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_7_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_7_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_7_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_8_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_8_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_8_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_8_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_9_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_9_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_9_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_9_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_10_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_10_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_10_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_10_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_11_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_11_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_11_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_11_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_12_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_12_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_12_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_12_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_13_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_13_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/FC_196_120_U0/B_3_13_U/FC_196_120_s_B_3_0_ram_U/i_/B_3_13_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/Pool_1_28_2_U0/i_11_0/A_U/Pool_1_28_2_s_A_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     20042|
|2     |cnn__GB1      |           1|     17840|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:24 ; elapsed = 00:03:49 . Memory (MB): peak = 1083.023 ; gain = 729.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:04:07 . Memory (MB): peak = 1136.398 ; gain = 782.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     20042|
|2     |cnn__GB1      |           1|     17840|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/B_2_0_U/FC_120_30_s_B_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_2_1_U/FC_120_30_s_B_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_2_2_U/FC_120_30_s_B_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_2_3_U/FC_120_30_s_B_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_0_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_0_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_1_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_1_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_2_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_2_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_3_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_3_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_4_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_4_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_5_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_5_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_6_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_6_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_7_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_7_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_8_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_8_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_9_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_9_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_10_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_10_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_11_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_11_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_12_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_12_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_13_U/FC_196_120_s_B_3_0_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_3_13_U/FC_196_120_s_B_3_0_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_1_28_2_U0/A_U/Pool_1_28_2_s_A_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:04:28 . Memory (MB): peak = 1178.672 ; gain = 824.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_11_3069 is driving 56 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_196_120_U0/B_3_0_ce1  is driving 56 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:04:31 . Memory (MB): peak = 1178.672 ; gain = 824.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 1178.672 ; gain = 824.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:11 ; elapsed = 00:04:36 . Memory (MB): peak = 1178.672 ; gain = 824.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:12 ; elapsed = 00:04:36 . Memory (MB): peak = 1178.672 ; gain = 824.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:12 ; elapsed = 00:04:37 . Memory (MB): peak = 1178.672 ; gain = 824.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:13 ; elapsed = 00:04:37 . Memory (MB): peak = 1178.672 ; gain = 824.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   351|
|2     |DSP48E1    |    18|
|3     |DSP48E1_1  |    18|
|4     |DSP48E1_2  |    18|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |LUT1       |   174|
|8     |LUT2       |  1605|
|9     |LUT3       |  1715|
|10    |LUT4       |  1617|
|11    |LUT5       |  1423|
|12    |LUT6       |  3841|
|13    |MUXCY      |  2059|
|14    |MUXF7      |    42|
|15    |MUXF8      |     3|
|16    |RAM32M     |   120|
|17    |RAMB18E1_1 |     2|
|18    |RAMB36E1   |     5|
|19    |RAMB36E1_1 |     5|
|20    |RAMB36E1_2 |    28|
|21    |SRL16E     |    74|
|22    |XORCY      |   855|
|23    |FDRE       |  5888|
|24    |FDSE       |    16|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:13 ; elapsed = 00:04:37 . Memory (MB): peak = 1178.672 ; gain = 824.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1042 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:06 ; elapsed = 00:04:05 . Memory (MB): peak = 1178.672 ; gain = 380.336
Synthesis Optimization Complete : Time (s): cpu = 00:04:13 ; elapsed = 00:04:38 . Memory (MB): peak = 1178.672 ; gain = 824.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 674 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 554 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 120 instances

INFO: [Common 17-83] Releasing license: Synthesis
719 Infos, 298 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:28 ; elapsed = 00:04:55 . Memory (MB): peak = 1178.672 ; gain = 836.309
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.672 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.672 ; gain = 0.000
