Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jun 16 20:28:33 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file RV32I_SoC_control_sets_placed.rpt
| Design       : RV32I_SoC
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           23 |
| No           | No                    | Yes                    |              85 |           24 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             996 |          518 |
| Yes          | No                    | Yes                    |              28 |            6 |
| Yes          | Yes                   | No                     |              50 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |               Enable Signal               |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  iDec/cs_gpio_reg/G0                |                                           |                                    |                1 |              1 |         1.00 |
|  iCPU/regfile_inst/cs_mem_reg_i_7_1 |                                           | iCPU/regfile_inst/cs_mem_reg_i_4_0 |                1 |              1 |         1.00 |
|  iCPU/regfile_inst/bbstub_douta[13] |                                           |                                    |                1 |              1 |         1.00 |
|  clk_125mhz_IBUF                    |                                           |                                    |                1 |              1 |         1.00 |
|  iDec/cs_mem_reg/G0                 |                                           |                                    |                1 |              1 |         1.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/rst_reg[0]              |                                    |                2 |              4 |         2.00 |
|  iPLL/inst/clk0                     |                                           |                                    |                3 |              6 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/LEDS[3]_i_2_0[0]        | rst                                |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/HEX0[6]_i_2_0[0]        | rst                                |                2 |              7 |         3.50 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/E[0]                    | rst                                |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iUART/urx/FSM_onehot_state[9]_i_1_n_1     | rst                                |                2 |              7 |         3.50 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/HEX0[6]_i_3_0[0]        | rst                                |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/HEX0[6]_i_2_1[0]        | rst                                |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/LEDS[3]_i_2_1[0]        | rst                                |                3 |              7 |         2.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/uart_tx_reg[7]_i_2_0[0] | rst                                |                2 |              8 |         4.00 |
|  iPLL/inst/clk0                     | iUART/utx/FSM_onehot_state[9]_i_1__0_n_1  | rst                                |                2 |              9 |         4.50 |
|  iPLL/inst/clk0                     | iSeg7/seg_cnt_reg[13]                     | rst                                |                2 |             12 |         6.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x7                      |                                    |               20 |             32 |         1.60 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x8                      |                                    |               23 |             32 |         1.39 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x20                     |                                    |               17 |             32 |         1.88 |
|  n_0_79_BUFG                        |                                           |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x25                     |                                    |               19 |             32 |         1.68 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x1                      |                                    |               13 |             32 |         2.46 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x27                     |                                    |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x5                      |                                    |               15 |             32 |         2.13 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x31                     |                                    |               25 |             32 |         1.28 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x13[31]_i_1_n_1         |                                    |               13 |             32 |         2.46 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x19                     |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x18                     |                                    |               18 |             32 |         1.78 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x17                     |                                    |               23 |             32 |         1.39 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x10                     |                                    |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x14                     |                                    |               11 |             32 |         2.91 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x26[31]_i_1_n_1         |                                    |               17 |             32 |         1.88 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x3                      |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x24                     |                                    |               17 |             32 |         1.88 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x23                     |                                    |               17 |             32 |         1.88 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x16                     |                                    |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x15[31]_i_1_n_1         |                                    |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x28[31]_i_1_n_1         |                                    |               16 |             32 |         2.00 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x29                     |                                    |               24 |             32 |         1.33 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x2[31]_i_1_n_1          |                                    |               10 |             32 |         3.20 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x4[31]_i_1_n_1          |                                    |                9 |             32 |         3.56 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x30                     |                                    |               25 |             32 |         1.28 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x6                      |                                    |               13 |             32 |         2.46 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x12                     |                                    |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x21                     |                                    |               12 |             32 |         2.67 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x22                     |                                    |               20 |             32 |         1.60 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x11[31]_i_1_n_1         |                                    |               14 |             32 |         2.29 |
|  iPLL/inst/clk0                     | iCPU/regfile_inst/x9[31]_i_1_n_1          |                                    |               23 |             32 |         1.39 |
|  iPLL/inst/clk0                     |                                           | rst                                |               24 |             85 |         3.54 |
+-------------------------------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+


