# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab5_test {C:/Users/there/OneDrive - UW/CSE 371/lab5_test/lab5rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:55 on Feb 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab5_test" C:/Users/there/OneDrive - UW/CSE 371/lab5_test/lab5rom.v 
# -- Compiling module lab5rom
# 
# Top level modules:
# 	lab5rom
# End time: 22:41:55 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab5_test {C:/Users/there/OneDrive - UW/CSE 371/lab5_test/tone_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:55 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab5_test" C:/Users/there/OneDrive - UW/CSE 371/lab5_test/tone_generator.sv 
# -- Compiling module tone_generator
# -- Compiling module tone_generator_testbench
# 
# Top level modules:
# 	tone_generator_testbench
# End time: 22:41:55 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tone_generator_testbench
# vsim work.tone_generator_testbench 
# Start time: 22:41:57 on Feb 23,2023
# Loading sv_std.std
# Loading work.tone_generator_testbench
# Loading work.tone_generator
# Loading work.lab5rom
# ** Error: (vsim-3033) C:/Users/there/OneDrive - UW/CSE 371/lab5_test/lab5rom.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tone_generator_testbench/dut/rom File: C:/Users/there/OneDrive - UW/CSE 371/lab5_test/lab5rom.v
#         Searched libraries:
#             C:/Users/there/OneDrive - UW/CSE 371/lab5_test/simulation/modelsim/rtl_work
# Error loading design
# End time: 22:41:57 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.tone_generator_testbench -Lf altera_mf_ver
# vsim work.tone_generator_testbench -Lf altera_mf_ver 
# Start time: 22:42:13 on Feb 23,2023
# Loading sv_std.std
# Loading work.tone_generator_testbench
# Loading work.tone_generator
# Loading work.lab5rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/tone_generator_testbench/tone_data
add wave -position end  sim:/tone_generator_testbench/write
add wave -position end  sim:/tone_generator_testbench/clk
add wave -position end  sim:/tone_generator_testbench/reset
run -all
# ** Note: $stop    : C:/Users/there/OneDrive - UW/CSE 371/lab5_test/tone_generator.sv(49)
#    Time: 5150 ps  Iteration: 1  Instance: /tone_generator_testbench
# Break in Module tone_generator_testbench at C:/Users/there/OneDrive - UW/CSE 371/lab5_test/tone_generator.sv line 49
# End time: 22:42:50 on Feb 23,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
