WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500048 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 22 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500049 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500049 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 6165772 heartbeat IPC: 2.72798 cumulative IPC: 2.72798 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 9825708 heartbeat IPC: 2.73229 cumulative IPC: 2.73014 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13508913 heartbeat IPC: 2.71503 cumulative IPC: 2.72508 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 17168775 heartbeat IPC: 2.73235 cumulative IPC: 2.7269 (Simulation time: 0 hr 2 min 21 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 20813128 heartbeat IPC: 2.74398 cumulative IPC: 2.73029 (Simulation time: 0 hr 2 min 51 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 18313080 cumulative IPC: 2.73029 (Simulation time: 0 hr 2 min 51 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 18313080 (Simulation time: 0 hr 2 min 51 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/625.x264_s-12B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.73029 instructions: 50000001 cycles: 18313080
CPU 0 Branch Prediction Accuracy: 88.5854% MPKI: 4.91194 Average ROB Occupancy at Mispredict: 99.4239
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 2e-05
BRANCH_CONDITIONAL: 4.91052
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00136
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:      29543  HIT:      20726  MISS:       8817
LLC LOAD         ACCESS:      25814  HIT:      17504  MISS:       8310
LLC RFO          ACCESS:       2624  HIT:       2157  MISS:        467
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        993  HIT:        993  MISS:          0
LLC TRANSLATION  ACCESS:        112  HIT:         72  MISS:         40
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 113.927 cycles
cpu0_DTLB TOTAL       ACCESS:    8951464  HIT:    8210924  MISS:     740540
cpu0_DTLB LOAD         ACCESS:    8951464  HIT:    8210924  MISS:     740540
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.78806 cycles
cpu0_ITLB TOTAL       ACCESS:     668925  HIT:     668925  MISS:          0
cpu0_ITLB LOAD         ACCESS:     668925  HIT:     668925  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   11231146  HIT:    8939052  MISS:    2292094
cpu0_L1D LOAD         ACCESS:    8211746  HIT:    6364223  MISS:    1847523
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3019244  HIT:    2574829  MISS:     444415
cpu0_L1D TRANSLATION  ACCESS:        156  HIT:          0  MISS:        156
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 3.50541 cycles
cpu0_L1I TOTAL       ACCESS:     829842  HIT:     829839  MISS:          3
cpu0_L1I LOAD         ACCESS:     829842  HIT:     829839  MISS:          3
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 131.334 cycles
cpu0_L2C TOTAL       ACCESS:     730718  HIT:     699241  MISS:      31477
cpu0_L2C LOAD         ACCESS:     517695  HIT:     491881  MISS:      25814
cpu0_L2C RFO          ACCESS:     110264  HIT:     107640  MISS:       2624
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     102603  HIT:      99676  MISS:       2927
cpu0_L2C TRANSLATION  ACCESS:        156  HIT:         44  MISS:        112
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 50.3332 cycles
cpu0_STLB TOTAL       ACCESS:     252404  HIT:     252248  MISS:        156
cpu0_STLB LOAD         ACCESS:     252404  HIT:     252248  MISS:        156
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 276.283 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       6111
  ROW_BUFFER_MISS:       2706
 AVG DBUS CONGESTED CYCLE:    3.77631
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

