<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='121' type='bool llvm::AArch64RegisterBankInfo::onlyUsesFP(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='120'>/// Returns true if the source registers of \p MI must all be FPRs.</doc>
<def f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='479' ll='491' type='bool llvm::AArch64RegisterBankInfo::onlyUsesFP(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='674' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='719' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='762' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
