Timing Analyzer report for openMSP430_fpga
Wed Mar  6 07:57:35 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 24. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 34. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Wed Mar  6 07:57:31 2019 ;
+-----------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
; FPGA_CLK2_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK2_50 } ;
; FPGA_CLK3_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK3_50 } ;
+--------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 50.25 MHz ; 50.25 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.101 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.357 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; FPGA_CLK1_50 ; 16.187 ; 0.000          ;
+--------------+--------+----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 1.547 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; FPGA_CLK1_50 ; 9.484  ; 0.000                     ;
; FPGA_CLK2_50 ; 16.000 ; 0.000                     ;
; FPGA_CLK3_50 ; 16.000 ; 0.000                     ;
+--------------+--------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.101 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.063     ; 19.864     ;
; 0.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 20.151     ;
; 0.147 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 20.120     ;
; 0.183 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 20.084     ;
; 0.205 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 19.739     ;
; 0.229 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.080     ; 19.719     ;
; 0.229 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 20.048     ;
; 0.262 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 19.688     ;
; 0.284 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.061     ; 19.683     ;
; 0.294 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 19.669     ;
; 0.316 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 19.656     ;
; 0.317 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 19.652     ;
; 0.335 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 19.942     ;
; 0.368 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 19.600     ;
; 0.370 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 19.593     ;
; 0.383 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 19.887     ;
; 0.385 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.237      ; 19.880     ;
; 0.389 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.077     ; 19.562     ;
; 0.391 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.064     ; 19.573     ;
; 0.391 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 19.584     ;
; 0.398 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 19.568     ;
; 0.401 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 19.576     ;
; 0.405 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.061     ; 19.562     ;
; 0.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 19.871     ;
; 0.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 19.861     ;
; 0.413 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.240      ; 19.855     ;
; 0.414 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 19.555     ;
; 0.414 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 19.856     ;
; 0.416 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.863     ;
; 0.416 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.237      ; 19.849     ;
; 0.420 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.241      ; 19.849     ;
; 0.426 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 19.544     ;
; 0.429 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 19.548     ;
; 0.429 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.243      ; 19.842     ;
; 0.431 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 19.850     ;
; 0.436 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 19.530     ;
; 0.437 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 19.840     ;
; 0.441 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.244      ; 19.831     ;
; 0.444 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 19.526     ;
; 0.444 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.835     ;
; 0.444 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.240      ; 19.824     ;
; 0.447 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.832     ;
; 0.450 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 19.820     ;
; 0.451 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.240      ; 19.817     ;
; 0.451 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.241      ; 19.818     ;
; 0.452 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.054     ; 19.522     ;
; 0.452 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.237      ; 19.813     ;
; 0.456 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.097     ; 19.475     ;
; 0.458 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.102     ; 19.468     ;
; 0.460 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.243      ; 19.811     ;
; 0.467 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 19.810     ;
; 0.472 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.244      ; 19.800     ;
; 0.473 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 19.804     ;
; 0.475 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.804     ;
; 0.480 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 19.455     ;
; 0.480 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.240      ; 19.788     ;
; 0.481 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.063     ; 19.484     ;
; 0.482 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.098     ; 19.448     ;
; 0.482 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.240      ; 19.786     ;
; 0.483 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 19.492     ;
; 0.483 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.796     ;
; 0.486 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 19.443     ;
; 0.487 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.241      ; 19.782     ;
; 0.495 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.074     ; 19.459     ;
; 0.495 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 19.482     ;
; 0.496 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 19.771     ;
; 0.496 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.252      ; 19.784     ;
; 0.496 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.243      ; 19.775     ;
; 0.498 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 19.779     ;
; 0.498 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.247      ; 19.777     ;
; 0.499 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 19.771     ;
; 0.502 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.096     ; 19.430     ;
; 0.503 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.253      ; 19.778     ;
; 0.506 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 19.471     ;
; 0.507 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.037     ; 19.484     ;
; 0.507 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 19.469     ;
; 0.508 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.244      ; 19.764     ;
; 0.509 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 19.437     ;
; 0.510 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.095     ; 19.423     ;
; 0.510 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.769     ;
; 0.511 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 19.464     ;
; 0.511 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.768     ;
; 0.518 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.240      ; 19.750     ;
; 0.519 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 19.439     ;
; 0.519 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.259      ; 19.768     ;
; 0.521 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 19.451     ;
; 0.521 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.077     ; 19.430     ;
; 0.521 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.251      ; 19.758     ;
; 0.522 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.250      ; 19.756     ;
; 0.526 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 19.410     ;
; 0.526 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 19.751     ;
; 0.526 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.250      ; 19.752     ;
; 0.527 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.239      ; 19.740     ;
; 0.529 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.068     ; 19.431     ;
; 0.529 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.046     ; 19.453     ;
; 0.529 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.075     ; 19.424     ;
; 0.529 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.261      ; 19.760     ;
; 0.529 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.249      ; 19.748     ;
; 0.530 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 19.419     ;
; 0.530 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.242      ; 19.740     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                                     ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[0]              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.595      ;
; 0.376 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[0]              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.597      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[1]                                                 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.601      ;
; 0.381 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.600      ;
; 0.392 ; omsp_timerA:timerA_0|tacctl0[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.612      ;
; 0.398 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_LO                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.617      ;
; 0.413 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.633      ;
; 0.414 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_hi[5]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.633      ;
; 0.414 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.633      ;
; 0.427 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.646      ;
; 0.437 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.656      ;
; 0.464 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                              ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.683      ;
; 0.481 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.700      ;
; 0.496 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.715      ;
; 0.497 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[0]                                                 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.716      ;
; 0.499 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.719      ;
; 0.502 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_wr                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.722      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 3.717      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 3.717      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_rd                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.095     ; 3.713      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.095     ; 3.713      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_LO                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.095     ; 3.713      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_LO                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.096     ; 3.712      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.096     ; 3.712      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.096     ; 3.712      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_wr                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.096     ; 3.712      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 3.709      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 3.709      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 3.709      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 3.709      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 3.709      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 3.709      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[2]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 3.717      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 3.717      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 3.717      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.095     ; 3.713      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 3.717      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[3]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 3.717      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 3.717      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 3.709      ;
; 16.187 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.099     ; 3.709      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[4]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.100     ; 3.707      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.100     ; 3.707      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[4]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[6]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[5]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[5]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[1]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[2]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[3]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[8]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.094     ; 3.713      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[7]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.100     ; 3.707      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[6]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 3.715      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_active_seq                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.100     ; 3.707      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.100     ; 3.707      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.100     ; 3.707      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.717      ;
; 16.188 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.100     ; 3.707      ;
; 16.189 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.104     ; 3.702      ;
; 16.189 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.104     ; 3.702      ;
; 16.189 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.104     ; 3.702      ;
; 16.189 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.104     ; 3.702      ;
; 16.189 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_dly                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.104     ; 3.702      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 3.709      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 3.717      ;
; 16.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.717      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 1.794      ;
; 1.547 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 1.794      ;
; 1.716 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.924      ;
; 1.716 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.051      ; 1.924      ;
; 1.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.035      ;
; 1.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.035      ;
; 1.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.035      ;
; 1.781 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.097      ; 2.035      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.038      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.038      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 1.949 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.181      ;
; 2.556 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 2.786      ;
; 2.556 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 2.786      ;
; 2.767 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.456      ; 3.380      ;
; 2.767 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.456      ; 3.380      ;
; 2.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.451      ; 3.384      ;
; 2.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.457      ; 3.391      ;
; 2.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.457      ; 3.391      ;
; 2.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_deb_dly[1]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.455      ; 3.389      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 3.388      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[11]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 3.388      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[8]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 3.388      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 3.388      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[6]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 3.388      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[5]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.453      ; 3.388      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[8]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.436      ; 3.372      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.445      ; 3.381      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[6]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.445      ; 3.381      ;
; 2.793 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.430      ; 3.380      ;
; 2.793 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.430      ; 3.380      ;
; 2.803 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.431      ; 3.391      ;
; 2.803 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.431      ; 3.391      ;
; 2.803 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.431      ; 3.391      ;
; 2.803 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.429      ; 3.389      ;
; 2.803 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[15]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.420      ; 3.380      ;
; 2.803 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.420      ; 3.380      ;
; 2.803 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.420      ; 3.380      ;
; 2.803 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[8]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.420      ; 3.380      ;
; 2.804 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.422      ; 3.383      ;
; 2.804 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.422      ; 3.383      ;
; 2.807 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.426      ; 3.390      ;
; 2.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.414      ; 3.379      ;
; 2.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[12]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.419      ; 3.384      ;
; 2.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.419      ; 3.384      ;
; 2.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.419      ; 3.384      ;
; 2.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[10]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.419      ; 3.384      ;
; 2.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.415      ; 3.380      ;
; 2.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[9]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.415      ; 3.380      ;
; 2.808 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.421      ; 3.386      ;
; 2.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.370      ;
; 2.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.370      ;
; 2.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.399      ; 3.365      ;
; 2.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.399      ; 3.365      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[2]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.409      ; 3.376      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.409      ; 3.376      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[3]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.409      ; 3.376      ;
; 2.940 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.402      ; 3.499      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[9]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.375      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[4]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.375      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[5]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.375      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[6]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.375      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[7]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.375      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 3.379      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[4]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 3.379      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[7]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.375      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.375      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 3.379      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 3.379      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 3.379      ;
; 3.132 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 3.379      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 3.380      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[7]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.373      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.374      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.374      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[1]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.374      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[7]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.373      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl2[12]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.373      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[14]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.376      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[12]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.376      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[13]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.376      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[15]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.376      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[7]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.376      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tar_dir                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.084      ; 3.374      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.090      ; 3.380      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.083      ; 3.373      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.376      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.376      ;
; 3.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|cci1_dly                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.086      ; 3.376      ;
; 3.135 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.368      ;
; 3.135 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.368      ;
; 3.135 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.368      ;
; 3.135 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.368      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.152 ns




+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 55.97 MHz ; 55.97 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 2.134 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.311 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 16.569 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 1.427 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 9.485  ; 0.000                    ;
; FPGA_CLK2_50 ; 16.000 ; 0.000                    ;
; FPGA_CLK3_50 ; 16.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.134 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.061     ; 17.825     ;
; 2.144 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 18.085     ;
; 2.192 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 18.037     ;
; 2.215 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 18.014     ;
; 2.221 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 17.718     ;
; 2.246 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 17.698     ;
; 2.262 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 17.682     ;
; 2.292 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 17.673     ;
; 2.293 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.064     ; 17.663     ;
; 2.298 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.940     ;
; 2.318 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_we_reg   ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 17.643     ;
; 2.327 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_we_reg   ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 17.638     ;
; 2.356 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 17.604     ;
; 2.373 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.073     ; 17.574     ;
; 2.388 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.850     ;
; 2.406 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.061     ; 17.553     ;
; 2.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.220      ; 17.834     ;
; 2.408 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 17.554     ;
; 2.410 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.067     ; 17.543     ;
; 2.416 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_we_reg   ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 17.551     ;
; 2.416 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.813     ;
; 2.418 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 17.550     ;
; 2.420 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.203      ; 17.803     ;
; 2.421 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.808     ;
; 2.422 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 17.538     ;
; 2.427 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 17.531     ;
; 2.428 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.810     ;
; 2.429 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 17.538     ;
; 2.432 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.210      ; 17.798     ;
; 2.437 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.791     ;
; 2.439 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.217      ; 17.798     ;
; 2.444 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.058     ; 17.518     ;
; 2.446 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 17.512     ;
; 2.452 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 17.516     ;
; 2.454 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.212      ; 17.778     ;
; 2.456 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.772     ;
; 2.462 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.776     ;
; 2.464 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.765     ;
; 2.468 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.203      ; 17.755     ;
; 2.476 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.762     ;
; 2.479 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.095     ; 17.446     ;
; 2.480 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.210      ; 17.750     ;
; 2.481 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 17.482     ;
; 2.483 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.101     ; 17.436     ;
; 2.485 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.220      ; 17.755     ;
; 2.485 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.743     ;
; 2.487 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.061     ; 17.472     ;
; 2.487 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.742     ;
; 2.487 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.217      ; 17.750     ;
; 2.491 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 17.477     ;
; 2.491 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.213      ; 17.742     ;
; 2.491 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.203      ; 17.732     ;
; 2.492 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_we_reg   ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 17.469     ;
; 2.494 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]                                            ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.744     ;
; 2.497 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.732     ;
; 2.498 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.731     ;
; 2.499 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.739     ;
; 2.500 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.096     ; 17.424     ;
; 2.501 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.737     ;
; 2.502 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.212      ; 17.730     ;
; 2.503 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.210      ; 17.727     ;
; 2.504 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.090     ; 17.426     ;
; 2.504 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.054     ; 17.462     ;
; 2.504 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.724     ;
; 2.505 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.072     ; 17.443     ;
; 2.505 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 17.463     ;
; 2.508 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.096     ; 17.416     ;
; 2.508 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.720     ;
; 2.509 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.080     ; 17.431     ;
; 2.509 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.040     ; 17.471     ;
; 2.510 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 17.455     ;
; 2.510 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.217      ; 17.727     ;
; 2.510 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.728     ;
; 2.514 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.216      ; 17.722     ;
; 2.515 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.723     ;
; 2.517 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.092     ; 17.411     ;
; 2.520 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.215      ; 17.715     ;
; 2.523 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 17.444     ;
; 2.525 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.091     ; 17.404     ;
; 2.525 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.066     ; 17.429     ;
; 2.525 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.212      ; 17.707     ;
; 2.527 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.701     ;
; 2.530 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.067     ; 17.423     ;
; 2.530 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.059     ; 17.431     ;
; 2.531 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 17.413     ;
; 2.533 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 17.405     ;
; 2.533 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.062     ; 17.425     ;
; 2.533 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.217      ; 17.704     ;
; 2.533 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.218      ; 17.705     ;
; 2.534 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.076     ; 17.410     ;
; 2.538 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.082     ; 17.400     ;
; 2.539 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.213      ; 17.694     ;
; 2.541 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.068     ; 17.411     ;
; 2.541 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.194      ; 17.673     ;
; 2.542 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 17.391     ;
; 2.543 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.208      ; 17.685     ;
; 2.545 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.684     ;
; 2.546 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.067     ; 17.407     ;
; 2.546 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.209      ; 17.683     ;
; 2.549 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg  ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_bytena_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 17.411     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                                     ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.335 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.054      ; 0.536      ;
; 0.339 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[0]              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[0]              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[1]                                                 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.542      ;
; 0.346 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.545      ;
; 0.354 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_LO                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; omsp_timerA:timerA_0|tacctl0[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.556      ;
; 0.364 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.564      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_hi[5]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.574      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.573      ;
; 0.381 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.580      ;
; 0.398 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.597      ;
; 0.420 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                              ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.620      ;
; 0.435 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.634      ;
; 0.447 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.646      ;
; 0.448 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[0]                                                 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.647      ;
; 0.450 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.650      ;
; 0.452 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_wr                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.651      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_rd                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 3.342      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 3.342      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_LO                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 3.342      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_LO                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 3.342      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 3.342      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 3.342      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_wr                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 3.342      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[4]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 3.339      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 3.339      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 3.339      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 3.339      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 3.333      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 3.333      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 3.333      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 3.333      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_dly                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.093     ; 3.333      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 3.339      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 3.338      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 3.339      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 3.338      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[2]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[4]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[6]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[5]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[5]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.084     ; 3.342      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[1]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[2]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[3]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[3]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[8]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.083     ; 3.343      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[7]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 3.339      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.087     ; 3.339      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 3.338      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[6]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.081     ; 3.345      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_active_seq                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 3.338      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 3.338      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 3.338      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.079     ; 3.347      ;
; 16.569 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.088     ; 3.338      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.071     ; 3.346      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.071     ; 3.346      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.071     ; 3.346      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.078     ; 3.339      ;
; 16.578 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.070     ; 3.347      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.427 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.648      ;
; 1.427 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.648      ;
; 1.567 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.755      ;
; 1.567 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.755      ;
; 1.619 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.824      ;
; 1.619 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.824      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.873      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.873      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.873      ;
; 1.644 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.085      ; 1.873      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 1.786 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 1.994      ;
; 2.313 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.524      ;
; 2.313 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.524      ;
; 2.503 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.408      ; 3.055      ;
; 2.503 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.408      ; 3.055      ;
; 2.510 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.408      ; 3.062      ;
; 2.510 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.408      ; 3.062      ;
; 2.511 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.401      ; 3.056      ;
; 2.512 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[8]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.390      ; 3.046      ;
; 2.512 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.060      ;
; 2.512 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[11]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.060      ;
; 2.512 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[8]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.060      ;
; 2.512 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.060      ;
; 2.512 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[6]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.060      ;
; 2.512 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[5]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.404      ; 3.060      ;
; 2.512 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_deb_dly[1]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.405      ; 3.061      ;
; 2.513 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.395      ; 3.052      ;
; 2.513 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[6]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.395      ; 3.052      ;
; 2.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.385      ; 3.055      ;
; 2.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.385      ; 3.055      ;
; 2.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 3.062      ;
; 2.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 3.062      ;
; 2.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.382      ; 3.062      ;
; 2.536 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.381      ; 3.061      ;
; 2.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[15]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.371      ; 3.052      ;
; 2.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.371      ; 3.052      ;
; 2.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.371      ; 3.052      ;
; 2.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[8]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.371      ; 3.052      ;
; 2.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.374      ; 3.055      ;
; 2.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.374      ; 3.055      ;
; 2.541 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.377      ; 3.062      ;
; 2.541 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[12]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.371      ; 3.056      ;
; 2.541 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.371      ; 3.056      ;
; 2.541 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.371      ; 3.056      ;
; 2.541 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[10]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.371      ; 3.056      ;
; 2.541 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.373      ; 3.058      ;
; 2.542 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[2]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.364      ; 3.050      ;
; 2.542 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.364      ; 3.050      ;
; 2.542 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[3]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.364      ; 3.050      ;
; 2.542 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.366      ; 3.052      ;
; 2.542 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[9]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.366      ; 3.052      ;
; 2.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.358      ; 3.045      ;
; 2.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.358      ; 3.045      ;
; 2.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.368      ; 3.055      ;
; 2.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.353      ; 3.040      ;
; 2.543 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.353      ; 3.040      ;
; 2.630 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.358      ; 3.132      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[9]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.050      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[4]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.050      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[5]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.050      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.048      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[6]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.050      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.048      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[1]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.048      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[7]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.050      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tar_dir                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.048      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.054      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[4]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.054      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[7]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.050      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.050      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.054      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.054      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.054      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.054      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.054      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.055      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 3.043      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 3.043      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 3.043      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 3.043      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.041      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[8]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.041      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.041      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.041      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.041      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.041      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.888 ns




+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 8.571 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.186 ; 0.000         ;
+--------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; FPGA_CLK1_50 ; 17.719 ; 0.000         ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.866 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 9.206  ; 0.000                    ;
; FPGA_CLK2_50 ; 16.000 ; 0.000                    ;
; FPGA_CLK3_50 ; 16.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 8.571 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.568     ;
; 8.601 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.538     ;
; 8.638 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.501     ;
; 8.655 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.491     ;
; 8.714 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.432     ;
; 8.716 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.423     ;
; 8.757 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.385     ;
; 8.764 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.129      ; 11.374     ;
; 8.779 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.127      ; 11.357     ;
; 8.784 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.357     ;
; 8.784 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.125      ; 11.350     ;
; 8.785 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.360     ;
; 8.787 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.355     ;
; 8.791 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                              ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.355     ;
; 8.793 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.116      ; 11.332     ;
; 8.793 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.131      ; 11.347     ;
; 8.794 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.129      ; 11.344     ;
; 8.795 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.348     ;
; 8.796 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.350     ;
; 8.798 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.341     ;
; 8.798 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.341     ;
; 8.799 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.347     ;
; 8.807 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.336     ;
; 8.809 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.127      ; 11.327     ;
; 8.814 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.327     ;
; 8.814 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.125      ; 11.320     ;
; 8.815 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.328     ;
; 8.815 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.327     ;
; 8.815 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.330     ;
; 8.816 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.127      ; 11.320     ;
; 8.820 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.326     ;
; 8.822 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.119      ; 11.306     ;
; 8.823 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.322     ;
; 8.823 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.116      ; 11.302     ;
; 8.823 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.131      ; 11.317     ;
; 8.824 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.318     ;
; 8.825 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.318     ;
; 8.827 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.129      ; 11.311     ;
; 8.828 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.311     ;
; 8.828 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.311     ;
; 8.831 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.129      ; 11.307     ;
; 8.835 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_bytena_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.131      ; 11.305     ;
; 8.837 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.306     ;
; 8.838 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.303     ;
; 8.839 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_bytena_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.135      ; 11.305     ;
; 8.841 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.308     ;
; 8.842 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.301     ;
; 8.843 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.299     ;
; 8.845 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.298     ;
; 8.845 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.297     ;
; 8.846 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.127      ; 11.290     ;
; 8.848 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.297     ;
; 8.850 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.296     ;
; 8.851 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.290     ;
; 8.851 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.125      ; 11.283     ;
; 8.852 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.293     ;
; 8.852 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.119      ; 11.276     ;
; 8.853 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.292     ;
; 8.854 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.123      ; 11.278     ;
; 8.857 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.129      ; 11.281     ;
; 8.860 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.116      ; 11.265     ;
; 8.860 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.131      ; 11.280     ;
; 8.862 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.281     ;
; 8.863 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.276     ;
; 8.863 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.280     ;
; 8.864 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.054     ; 11.091     ;
; 8.865 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.274     ;
; 8.865 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.274     ;
; 8.865 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_bytena_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.131      ; 11.275     ;
; 8.868 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.139      ; 11.280     ;
; 8.868 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.273     ;
; 8.868 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.132      ; 11.273     ;
; 8.869 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.143      ; 11.283     ;
; 8.869 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_bytena_reg0   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.135      ; 11.275     ;
; 8.872 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.271     ;
; 8.873 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.269     ;
; 8.874 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.269     ;
; 8.876 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.126      ; 11.259     ;
; 8.877 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.123      ; 11.255     ;
; 8.877 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.138      ; 11.270     ;
; 8.879 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.271     ;
; 8.882 ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.044     ; 11.083     ;
; 8.882 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.264     ;
; 8.882 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.264     ;
; 8.882 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.134      ; 11.261     ;
; 8.882 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.260     ;
; 8.884 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.123      ; 11.248     ;
; 8.887 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.137      ; 11.259     ;
; 8.888 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.128      ; 11.249     ;
; 8.889 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.253     ;
; 8.889 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.119      ; 11.239     ;
; 8.890 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.136      ; 11.255     ;
; 8.891 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.259     ;
; 8.893 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.130      ; 11.246     ;
; 8.894 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.129      ; 11.244     ;
; 8.898 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.127      ; 11.238     ;
; 8.899 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.141      ; 11.251     ;
; 8.899 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_we_reg       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.250     ;
; 8.900 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.140      ; 11.249     ;
; 8.902 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                          ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a25~porta_bytena_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; 0.133      ; 11.240     ;
+-------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                                     ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[6]                                                                                                       ; reset_dly_chain[5]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[0]              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; reset_dly_chain[5]                                                                                                       ; reset_dly_chain[4]                                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[0]              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; omsp_timerA:timerA_0|tacctl1[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[1]                                                 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.320      ;
; 0.205 ; omsp_timerA:timerA_0|tacctl0[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.325      ;
; 0.214 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_LO                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_hi[5]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.339      ;
; 0.229 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.349      ;
; 0.233 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.353      ;
; 0.247 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                                              ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.367      ;
; 0.253 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_sync                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.374      ;
; 0.264 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA_ACK                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[0]                                                 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.386      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.208      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_scl|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.208      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.208      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.208      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_dly                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.208      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.208      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.216      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.216      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.208      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.TX_DATA_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.208      ;
; 17.719 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_LO                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 2.210      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_BYTE_HI                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 2.210      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_bw                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 2.210      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_wr                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.057     ; 2.210      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[4]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 2.202      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|omsp_sync_cell:sync_cell_i2c_sda|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 2.202      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 2.202      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_buf[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 2.202      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|sda_in_dly                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.065     ; 2.202      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.207      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|scl_re_dly[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.207      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[0]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[0]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[1]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[2]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[0]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[2]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[4]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[6]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[5]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[5]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[3]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[5]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_addr[4]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[1]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[2]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[3]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[3]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[8]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[1]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.052     ; 2.215      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.055     ; 2.212      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[7]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.207      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|shift_buf[6]                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.053     ; 2.214      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_active_seq                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.207      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_ADDR_ACK                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.207      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|i2c_state.RX_DATA                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.207      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.051     ; 2.216      ;
; 17.720 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_i2c_sda_out                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.060     ; 2.207      ;
; 17.721 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_rd                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 2.210      ;
; 17.721 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_HI                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 2.210      ;
; 17.721 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.TX_BYTE_LO                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 2.210      ;
; 17.721 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.056     ; 2.210      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_i2c:dbg_i2c_0|dbg_din_lo[7]                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.726 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.216      ;
; 17.727 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 20.000       ; -0.045     ; 2.215      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.866 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.003      ;
; 0.866 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.053      ; 1.003      ;
; 0.931 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 1.043      ;
; 0.931 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.028      ; 1.043      ;
; 0.995 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.137      ;
; 0.995 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.137      ;
; 0.995 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.137      ;
; 0.995 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.058      ; 1.137      ;
; 1.027 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.154      ;
; 1.027 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.154      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.078 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.202      ;
; 1.390 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.521      ;
; 1.390 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.521      ;
; 1.613 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.249      ; 1.946      ;
; 1.613 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.249      ; 1.946      ;
; 1.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[11]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.250      ; 1.951      ;
; 1.617 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.250      ; 1.951      ;
; 1.618 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[4]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 1.949      ;
; 1.618 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[11]                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 1.949      ;
; 1.618 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[8]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 1.949      ;
; 1.618 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 1.949      ;
; 1.618 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[6]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 1.949      ;
; 1.618 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tacctl1[5]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.247      ; 1.949      ;
; 1.618 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.244      ; 1.946      ;
; 1.618 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_deb_dly[1]                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.248      ; 1.950      ;
; 1.619 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[8]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.235      ; 1.938      ;
; 1.620 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[0]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.943      ;
; 1.620 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[6]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.239      ; 1.943      ;
; 1.627 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.236      ; 1.947      ;
; 1.627 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sz[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.236      ; 1.947      ;
; 1.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.236      ; 1.951      ;
; 1.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.236      ; 1.951      ;
; 1.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.236      ; 1.951      ;
; 1.631 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.234      ; 1.949      ;
; 1.632 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[15]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.226      ; 1.942      ;
; 1.632 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.226      ; 1.942      ;
; 1.632 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.226      ; 1.942      ;
; 1.632 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[8]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.226      ; 1.942      ;
; 1.632 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.228      ; 1.944      ;
; 1.632 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.228      ; 1.944      ;
; 1.634 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.233      ; 1.951      ;
; 1.634 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[12]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.227      ; 1.945      ;
; 1.634 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.227      ; 1.945      ;
; 1.634 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.227      ; 1.945      ;
; 1.634 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[10]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.227      ; 1.945      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.220      ; 1.939      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.220      ; 1.939      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.228      ; 1.947      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[2]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 1.942      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 1.942      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[3]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 1.942      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 1.942      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[9]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.223      ; 1.942      ;
; 1.635 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.228      ; 1.947      ;
; 1.636 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.215      ; 1.935      ;
; 1.636 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.215      ; 1.935      ;
; 1.682 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.224      ; 1.990      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[0]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.936      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.936      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.936      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[1]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.936      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.938      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.937      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.937      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[8]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.937      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.937      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.937      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.937      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.936      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.936      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.936      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.936      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.937      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.938      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[4]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[5]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[7]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[6]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[9]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[4]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[5]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[0]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.940      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[6]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[2]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.940      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|clk_div[1]                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.940      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tactl[7]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_timerA:timerA_0|tar_dir                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.940      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[7]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
; 1.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.941      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.066 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.101 ; 0.186 ; 16.187   ; 0.866   ; 9.206               ;
;  FPGA_CLK1_50    ; 0.101 ; 0.186 ; 16.187   ; 0.866   ; 9.206               ;
;  FPGA_CLK2_50    ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  FPGA_CLK3_50    ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  FPGA_CLK2_50    ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK3_50    ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CONVST      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SDI         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_RESET_N ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK2_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK3_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_SDO                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_IO[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARDUINO_RESET_N         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ADC_CONVST      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SDI         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_IO[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ARDUINO_RESET_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ADC_CONVST      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SDI         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ARDUINO_IO[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ARDUINO_IO[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_RESET_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ADC_CONVST      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SDI         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ARDUINO_IO[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ARDUINO_IO[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_IO[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ARDUINO_RESET_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 974      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 974      ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
; FPGA_CLK2_50 ; FPGA_CLK2_50 ; Base ; Constrained ;
; FPGA_CLK3_50 ; FPGA_CLK3_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; ARDUINO_IO[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ARDUINO_IO[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ARDUINO_IO[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; ARDUINO_IO[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ARDUINO_IO[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ARDUINO_IO[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar  6 07:57:30 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.101               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 16.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.187               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 1.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.547               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 FPGA_CLK1_50 
    Info (332119):    16.000               0.000 FPGA_CLK2_50 
    Info (332119):    16.000               0.000 FPGA_CLK3_50 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.152 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.134               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 16.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.569               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 1.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.427               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 FPGA_CLK1_50 
    Info (332119):    16.000               0.000 FPGA_CLK2_50 
    Info (332119):    16.000               0.000 FPGA_CLK3_50 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.888 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.571               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 17.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.719               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.866               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 FPGA_CLK1_50 
    Info (332119):    16.000               0.000 FPGA_CLK2_50 
    Info (332119):    16.000               0.000 FPGA_CLK3_50 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.066 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 841 megabytes
    Info: Processing ended: Wed Mar  6 07:57:35 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


