{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701456307257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701456307257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 10:45:07 2023 " "Processing started: Fri Dec  1 10:45:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701456307257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456307257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456307258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701456307389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701456307389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab7_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7bonus_top " "Found entity 1: lab7bonus_top" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_controller " "Found entity 2: LED_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""} { "Info" "ISGN_ENTITY_NAME" "3 SW_controller " "Found entity 3: SW_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.sv(197) " "Verilog HDL warning at cpu.sv(197): extended using \"x\" or \"z\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701456310846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""} { "Info" "ISGN_ENTITY_NAME" "3 program_counter " "Found entity 3: program_counter" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""} { "Info" "ISGN_ENTITY_NAME" "4 data_address " "Found entity 4: data_address" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""} { "Info" "ISGN_ENTITY_NAME" "5 state_machine " "Found entity 5: state_machine" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310848 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7bonus_top " "Elaborating entity \"lab7bonus_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701456310870 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab7_top.sv(11) " "Output port \"LEDR\[9\]\" at lab7_top.sv(11) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab7_top.sv(12) " "Output port \"HEX0\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab7_top.sv(12) " "Output port \"HEX1\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab7_top.sv(12) " "Output port \"HEX2\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab7_top.sv(12) " "Output port \"HEX3\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab7_top.sv(12) " "Output port \"HEX4\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7_top.sv(12) " "Output port \"HEX5\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.sv" "CPU" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(83) " "Verilog HDL Case Statement information at cpu.sv(83): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701456310872 "|lab7bonus_top|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.sv" "DP" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:SHIFTER\"" {  } { { "datapath.sv" "SHIFTER" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:ADFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:ADFF\"" {  } { { "datapath.sv" "ADFF" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:statusDFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:statusDFF\"" {  } { { "datapath.sv" "statusDFF" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter cpu:CPU\|program_counter:PC_reg " "Elaborating entity \"program_counter\" for hierarchy \"cpu:CPU\|program_counter:PC_reg\"" {  } { { "cpu.sv" "PC_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|program_counter:PC_reg\|vDFFE:PC_DFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|program_counter:PC_reg\|vDFFE:PC_DFF\"" {  } { { "cpu.sv" "PC_DFF" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_address cpu:CPU\|data_address:data_addr_reg " "Elaborating entity \"data_address\" for hierarchy \"cpu:CPU\|data_address:data_addr_reg\"" {  } { { "cpu.sv" "data_addr_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:CPU\|instruction_register:instruction_reg " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:CPU\|instruction_register:instruction_reg\"" {  } { { "cpu.sv" "instruction_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:CPU\|instruction_decoder:decode " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:CPU\|instruction_decoder:decode\"" {  } { { "cpu.sv" "decode" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine cpu:CPU\|state_machine:controller " "Elaborating entity \"state_machine\" for hierarchy \"cpu:CPU\|state_machine:controller\"" {  } { { "cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 cpu.sv(653) " "Verilog HDL assignment warning at cpu.sv(653): truncated value with size 6 to match size of target (4)" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701456310886 "|lab7bonus_top|cpu:CPU|state_machine:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab7_top.sv" "MEM" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW_controller SW_controller:sw_con " "Elaborating entity \"SW_controller\" for hierarchy \"SW_controller:sw_con\"" {  } { { "lab7_top.sv" "sw_con" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_controller LED_controller:led_con " "Elaborating entity \"LED_controller\" for hierarchy \"LED_controller:led_con\"" {  } { { "lab7_top.sv" "led_con" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE LED_controller:led_con\|vDFFE:LEDR_reg " "Elaborating entity \"vDFFE\" for hierarchy \"LED_controller:led_con\|vDFFE:LEDR_reg\"" {  } { { "lab7_top.sv" "LEDR_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310897 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "nsel controller " "Port \"nsel\" does not exist in macrofunction \"controller\"" {  } { { "cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701456310922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/output_files/lab7bonus_top.map.smsg " "Generated suppressed messages file /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/output_files/lab7bonus_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701456310950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  1 10:45:10 2023 " "Processing ended: Fri Dec  1 10:45:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701456310950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701456310950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701456310950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310950 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456311506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701456307257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701456307257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 10:45:07 2023 " "Processing started: Fri Dec  1 10:45:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701456307257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456307257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456307258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701456307389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701456307389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab7_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7bonus_top " "Found entity 1: lab7bonus_top" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_controller " "Found entity 2: LED_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""} { "Info" "ISGN_ENTITY_NAME" "3 SW_controller " "Found entity 3: SW_controller" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.sv(197) " "Verilog HDL warning at cpu.sv(197): extended using \"x\" or \"z\"" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701456310846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""} { "Info" "ISGN_ENTITY_NAME" "3 program_counter " "Found entity 3: program_counter" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""} { "Info" "ISGN_ENTITY_NAME" "4 data_address " "Found entity 4: data_address" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""} { "Info" "ISGN_ENTITY_NAME" "5 state_machine " "Found entity 5: state_machine" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310848 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456310848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7bonus_top " "Elaborating entity \"lab7bonus_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701456310870 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab7_top.sv(11) " "Output port \"LEDR\[9\]\" at lab7_top.sv(11) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab7_top.sv(12) " "Output port \"HEX0\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab7_top.sv(12) " "Output port \"HEX1\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab7_top.sv(12) " "Output port \"HEX2\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab7_top.sv(12) " "Output port \"HEX3\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab7_top.sv(12) " "Output port \"HEX4\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7_top.sv(12) " "Output port \"HEX5\" at lab7_top.sv(12) has no driver" {  } { { "lab7_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 "|lab7bonus_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.sv" "CPU" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310871 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(83) " "Verilog HDL Case Statement information at cpu.sv(83): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701456310872 "|lab7bonus_top|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.sv" "DP" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:SHIFTER\"" {  } { { "datapath.sv" "SHIFTER" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:ADFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:ADFF\"" {  } { { "datapath.sv" "ADFF" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:statusDFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:statusDFF\"" {  } { { "datapath.sv" "statusDFF" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter cpu:CPU\|program_counter:PC_reg " "Elaborating entity \"program_counter\" for hierarchy \"cpu:CPU\|program_counter:PC_reg\"" {  } { { "cpu.sv" "PC_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|program_counter:PC_reg\|vDFFE:PC_DFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|program_counter:PC_reg\|vDFFE:PC_DFF\"" {  } { { "cpu.sv" "PC_DFF" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_address cpu:CPU\|data_address:data_addr_reg " "Elaborating entity \"data_address\" for hierarchy \"cpu:CPU\|data_address:data_addr_reg\"" {  } { { "cpu.sv" "data_addr_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:CPU\|instruction_register:instruction_reg " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:CPU\|instruction_register:instruction_reg\"" {  } { { "cpu.sv" "instruction_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:CPU\|instruction_decoder:decode " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:CPU\|instruction_decoder:decode\"" {  } { { "cpu.sv" "decode" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine cpu:CPU\|state_machine:controller " "Elaborating entity \"state_machine\" for hierarchy \"cpu:CPU\|state_machine:controller\"" {  } { { "cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 cpu.sv(653) " "Verilog HDL assignment warning at cpu.sv(653): truncated value with size 6 to match size of target (4)" {  } { { "cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701456310886 "|lab7bonus_top|cpu:CPU|state_machine:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab7_top.sv" "MEM" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW_controller SW_controller:sw_con " "Elaborating entity \"SW_controller\" for hierarchy \"SW_controller:sw_con\"" {  } { { "lab7_top.sv" "sw_con" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_controller LED_controller:led_con " "Elaborating entity \"LED_controller\" for hierarchy \"LED_controller:led_con\"" {  } { { "lab7_top.sv" "led_con" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE LED_controller:led_con\|vDFFE:LEDR_reg " "Elaborating entity \"vDFFE\" for hierarchy \"LED_controller:led_con\|vDFFE:LEDR_reg\"" {  } { { "lab7_top.sv" "LEDR_reg" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310897 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "nsel controller " "Port \"nsel\" does not exist in macrofunction \"controller\"" {  } { { "cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/cpu.sv" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456310918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701456310922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/shihling/git/cpen211-labs/lab7_bonus_pipeline/output_files/lab7bonus_top.map.smsg " "Generated suppressed messages file /home/shihling/git/cpen211-labs/lab7_bonus_pipeline/output_files/lab7bonus_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701456310950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  1 10:45:10 2023 " "Processing ended: Fri Dec  1 10:45:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701456310950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701456310950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701456310950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456310950 ""}
