{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 20:26:12 2011 " "Info: Processing started: Sun Nov 06 20:26:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "rs232_tx_load_request UART.v(68) " "Warning (10236): Verilog HDL Implicit Net warning at UART.v(68): created implicit net for \"rs232_tx_load_request\"" {  } { { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/UART.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Info: Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/UART.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_gen_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen_select " "Info: Found entity 1: clock_gen_select" {  } { { "clock_gen_select.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/clock_gen_select.v" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232rx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232rx " "Info: Found entity 1: rs232rx" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232tx " "Info: Found entity 1: rs232tx" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Info: Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen_select clock_gen_select:clock_unit " "Info: Elaborating entity \"clock_gen_select\" for hierarchy \"clock_gen_select:clock_unit\"" {  } { { "UART.v" "clock_unit" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/UART.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clock_gen_select.v(199) " "Warning (10230): Verilog HDL assignment warning at clock_gen_select.v(199): truncated value with size 32 to match size of target (3)" {  } { { "clock_gen_select.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/clock_gen_select.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232tx rs232tx:rs232_tx_block " "Info: Elaborating entity \"rs232tx\" for hierarchy \"rs232tx:rs232_tx_block\"" {  } { { "UART.v" "rs232_tx_block" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/UART.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs232tx.v(94) " "Warning (10230): Verilog HDL assignment warning at rs232tx.v(94): truncated value with size 32 to match size of target (4)" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs232tx.v(106) " "Warning (10230): Verilog HDL assignment warning at rs232tx.v(106): truncated value with size 32 to match size of target (4)" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rs232tx.v(171) " "Warning (10230): Verilog HDL assignment warning at rs232tx.v(171): truncated value with size 32 to match size of target (10)" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232rx rs232rx:rs232_rx_block " "Info: Elaborating entity \"rs232rx\" for hierarchy \"rs232rx:rs232_rx_block\"" {  } { { "UART.v" "rs232_rx_block" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/UART.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rs232rx.v(174) " "Warning (10230): Verilog HDL assignment warning at rs232rx.v(174): truncated value with size 32 to match size of target (1)" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rs232rx.v(185) " "Warning (10230): Verilog HDL assignment warning at rs232rx.v(185): truncated value with size 32 to match size of target (1)" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rs232rx.v(186) " "Warning (10230): Verilog HDL assignment warning at rs232rx.v(186): truncated value with size 32 to match size of target (1)" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rs232rx.v(191) " "Warning (10230): Verilog HDL assignment warning at rs232rx.v(191): truncated value with size 32 to match size of target (1)" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rs232rx.v(192) " "Warning (10230): Verilog HDL assignment warning at rs232rx.v(192): truncated value with size 32 to match size of target (1)" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rs232rx.v(194) " "Warning (10230): Verilog HDL assignment warning at rs232rx.v(194): truncated value with size 32 to match size of target (1)" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs232rx.v(205) " "Warning (10230): Verilog HDL assignment warning at rs232rx.v(205): truncated value with size 32 to match size of target (4)" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rs232rx.v(214) " "Warning (10230): Verilog HDL assignment warning at rs232rx.v(214): truncated value with size 32 to match size of target (10)" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "rs232tx:rs232_tx_block\|data_in_waiting\[0\] " "Warning (14110): No clock transition on \"rs232tx:rs232_tx_block\|data_in_waiting\[0\]\" register due to stuck clock or clock enable" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|data_in_waiting\[0\] clock_enable GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|data_in_waiting\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "rs232tx:rs232_tx_block\|data_in_waiting\[1\] " "Warning (14110): No clock transition on \"rs232tx:rs232_tx_block\|data_in_waiting\[1\]\" register due to stuck clock or clock enable" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|data_in_waiting\[1\] clock_enable GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|data_in_waiting\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "rs232tx:rs232_tx_block\|data_in_waiting\[2\] " "Warning (14110): No clock transition on \"rs232tx:rs232_tx_block\|data_in_waiting\[2\]\" register due to stuck clock or clock enable" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|data_in_waiting\[2\] clock_enable GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|data_in_waiting\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "rs232tx:rs232_tx_block\|data_in_waiting\[3\] " "Warning (14110): No clock transition on \"rs232tx:rs232_tx_block\|data_in_waiting\[3\]\" register due to stuck clock or clock enable" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|data_in_waiting\[3\] clock_enable GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|data_in_waiting\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "rs232tx:rs232_tx_block\|data_in_waiting\[4\] " "Warning (14110): No clock transition on \"rs232tx:rs232_tx_block\|data_in_waiting\[4\]\" register due to stuck clock or clock enable" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|data_in_waiting\[4\] clock_enable GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|data_in_waiting\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "rs232tx:rs232_tx_block\|data_in_waiting\[5\] " "Warning (14110): No clock transition on \"rs232tx:rs232_tx_block\|data_in_waiting\[5\]\" register due to stuck clock or clock enable" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|data_in_waiting\[5\] clock_enable GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|data_in_waiting\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "rs232tx:rs232_tx_block\|data_in_waiting\[6\] " "Warning (14110): No clock transition on \"rs232tx:rs232_tx_block\|data_in_waiting\[6\]\" register due to stuck clock or clock enable" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|data_in_waiting\[6\] clock_enable GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|data_in_waiting\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "rs232tx:rs232_tx_block\|data_in_waiting\[7\] " "Warning (14110): No clock transition on \"rs232tx:rs232_tx_block\|data_in_waiting\[7\]\" register due to stuck clock or clock enable" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|data_in_waiting\[7\] clock_enable GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|data_in_waiting\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 112 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "rs232tx:rs232_tx_block\|q\[9\] High " "Info: Power-up level of register \"rs232tx:rs232_tx_block\|q\[9\]\" is not specified -- using power-up level of High to minimize register" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 169 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|q\[9\] data_in VCC " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|q\[9\]\" with stuck data_in port to stuck value VCC" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 169 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|UART\|rs232rx:rs232_rx_block\|m1_state 6 " "Info: State machine \"\|UART\|rs232rx:rs232_rx_block\|m1_state\" contains 6 states" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|UART\|rs232tx:rs232_tx_block\|m1_state 4 " "Info: State machine \"\|UART\|rs232tx:rs232_tx_block\|m1_state\" contains 4 states" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|UART\|rs232rx:rs232_rx_block\|m1_state " "Info: Selected Auto state machine encoding method for state machine \"\|UART\|rs232rx:rs232_rx_block\|m1_state\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|UART\|rs232rx:rs232_rx_block\|m1_state " "Info: Encoding result for state machine \"\|UART\|rs232rx:rs232_rx_block\|m1_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232rx:rs232_rx_block\|m1_state.m1_all_low " "Info: Encoded state bit \"rs232rx:rs232_rx_block\|m1_state.m1_all_low\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232rx:rs232_rx_block\|m1_state.m1_under_run " "Info: Encoded state bit \"rs232rx:rs232_rx_block\|m1_state.m1_under_run\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232rx:rs232_rx_block\|m1_state.m1_shift " "Info: Encoded state bit \"rs232rx:rs232_rx_block\|m1_state.m1_shift\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232rx:rs232_rx_block\|m1_state.m1_over_run " "Info: Encoded state bit \"rs232rx:rs232_rx_block\|m1_state.m1_over_run\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232rx:rs232_rx_block\|m1_state.m1_start " "Info: Encoded state bit \"rs232rx:rs232_rx_block\|m1_state.m1_start\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232rx:rs232_rx_block\|m1_state.m1_idle " "Info: Encoded state bit \"rs232rx:rs232_rx_block\|m1_state.m1_idle\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_idle 000000 " "Info: State \"\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_idle\" uses code string \"000000\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_start 000011 " "Info: State \"\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_start\" uses code string \"000011\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_over_run 000101 " "Info: State \"\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_over_run\" uses code string \"000101\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_shift 001001 " "Info: State \"\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_shift\" uses code string \"001001\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_under_run 010001 " "Info: State \"\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_under_run\" uses code string \"010001\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_all_low 100001 " "Info: State \"\|UART\|rs232rx:rs232_rx_block\|m1_state.m1_all_low\" uses code string \"100001\"" {  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "rs232rx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232rx.v" 89 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|UART\|rs232tx:rs232_tx_block\|m1_state " "Info: Selected Auto state machine encoding method for state machine \"\|UART\|rs232tx:rs232_tx_block\|m1_state\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|UART\|rs232tx:rs232_tx_block\|m1_state " "Info: Encoding result for state machine \"\|UART\|rs232tx:rs232_tx_block\|m1_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232tx:rs232_tx_block\|m1_state.m1_sending " "Info: Encoded state bit \"rs232tx:rs232_tx_block\|m1_state.m1_sending\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232tx:rs232_tx_block\|m1_state.m1_sending_last_bit " "Info: Encoded state bit \"rs232tx:rs232_tx_block\|m1_state.m1_sending_last_bit\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232tx:rs232_tx_block\|m1_state.m1_waiting " "Info: Encoded state bit \"rs232tx:rs232_tx_block\|m1_state.m1_waiting\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rs232tx:rs232_tx_block\|m1_state.m1_idle " "Info: Encoded state bit \"rs232tx:rs232_tx_block\|m1_state.m1_idle\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232tx:rs232_tx_block\|m1_state.m1_idle 0000 " "Info: State \"\|UART\|rs232tx:rs232_tx_block\|m1_state.m1_idle\" uses code string \"0000\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232tx:rs232_tx_block\|m1_state.m1_waiting 0011 " "Info: State \"\|UART\|rs232tx:rs232_tx_block\|m1_state.m1_waiting\" uses code string \"0011\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232tx:rs232_tx_block\|m1_state.m1_sending_last_bit 0101 " "Info: State \"\|UART\|rs232tx:rs232_tx_block\|m1_state.m1_sending_last_bit\" uses code string \"0101\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|UART\|rs232tx:rs232_tx_block\|m1_state.m1_sending 1001 " "Info: State \"\|UART\|rs232tx:rs232_tx_block\|m1_state.m1_sending\" uses code string \"1001\"" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rs232tx:rs232_tx_block\|m1_state.m1_waiting data_in GND " "Warning (14130): Reduced register \"rs232tx:rs232_tx_block\|m1_state.m1_waiting\" with stuck data_in port to stuck value GND" {  } { { "rs232tx.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/rs232tx.v" 76 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 41 " "Info: 41 registers lost all their fanouts during netlist optimizations. The first 41 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|data\[3\] " "Info: Register \"rs232rx:rs232_rx_block\|data\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|data\[2\] " "Info: Register \"rs232rx:rs232_rx_block\|data\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|data\[1\] " "Info: Register \"rs232rx:rs232_rx_block\|data\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|data\[0\] " "Info: Register \"rs232rx:rs232_rx_block\|data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m2_state " "Info: Register \"rs232rx:rs232_rx_block\|m2_state\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|data\[4\] " "Info: Register \"rs232rx:rs232_rx_block\|data\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|data\[5\] " "Info: Register \"rs232rx:rs232_rx_block\|data\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|data\[6\] " "Info: Register \"rs232rx:rs232_rx_block\|data\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|data\[7\] " "Info: Register \"rs232rx:rs232_rx_block\|data\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state~19 " "Info: Register \"rs232rx:rs232_rx_block\|m1_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state~20 " "Info: Register \"rs232rx:rs232_rx_block\|m1_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state~21 " "Info: Register \"rs232rx:rs232_rx_block\|m1_state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|m1_state~11 " "Info: Register \"rs232tx:rs232_tx_block\|m1_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|m1_state~12 " "Info: Register \"rs232tx:rs232_tx_block\|m1_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[0\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[9\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|intrabit_count_l\[0\] " "Info: Register \"rs232rx:rs232_rx_block\|intrabit_count_l\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|intrabit_count_l\[1\] " "Info: Register \"rs232rx:rs232_rx_block\|intrabit_count_l\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|intrabit_count_l\[2\] " "Info: Register \"rs232rx:rs232_rx_block\|intrabit_count_l\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|intrabit_count_l\[3\] " "Info: Register \"rs232rx:rs232_rx_block\|intrabit_count_l\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[1\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[2\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[3\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[4\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[5\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[6\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[7\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|q\[8\] " "Info: Register \"rs232rx:rs232_rx_block\|q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|tx_bit_count_l\[0\] " "Info: Register \"rs232tx:rs232_tx_block\|tx_bit_count_l\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|tx_bit_count_l\[1\] " "Info: Register \"rs232tx:rs232_tx_block\|tx_bit_count_l\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|tx_bit_count_l\[2\] " "Info: Register \"rs232tx:rs232_tx_block\|tx_bit_count_l\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|tx_bit_count_l\[3\] " "Info: Register \"rs232tx:rs232_tx_block\|tx_bit_count_l\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state.m1_idle " "Info: Register \"rs232rx:rs232_rx_block\|m1_state.m1_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state.m1_start " "Info: Register \"rs232rx:rs232_rx_block\|m1_state.m1_start\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state.m1_over_run " "Info: Register \"rs232rx:rs232_rx_block\|m1_state.m1_over_run\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state.m1_shift " "Info: Register \"rs232rx:rs232_rx_block\|m1_state.m1_shift\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state.m1_under_run " "Info: Register \"rs232rx:rs232_rx_block\|m1_state.m1_under_run\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232rx:rs232_rx_block\|m1_state.m1_all_low " "Info: Register \"rs232rx:rs232_rx_block\|m1_state.m1_all_low\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|m1_state.m1_idle " "Info: Register \"rs232tx:rs232_tx_block\|m1_state.m1_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|m1_state.m1_sending_last_bit " "Info: Register \"rs232tx:rs232_tx_block\|m1_state.m1_sending_last_bit\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rs232tx:rs232_tx_block\|m1_state.m1_sending " "Info: Register \"rs232tx:rs232_tx_block\|m1_state.m1_sending\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Uart2_R " "Warning (15610): No output dependent on input pin \"Uart2_R\"" {  } { { "UART.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/UART.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Info: Implemented 39 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/UART.map.smsg " "Info: Generated suppressed messages file C:/altera/work/MAXII240T100C5N/verilog/EX09/UART/UART.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 20:26:14 2011 " "Info: Processing ended: Sun Nov 06 20:26:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
