Metadata-Version: 2.1
Name: dspsim
Version: 0.3.8
Summary: Simulate Verilog modules using Python bindings for Verilator models.
Author: Frank Sodari
Classifier: Intended Audience :: Developers
Classifier: License :: OSI Approved :: GNU Affero General Public License v3
Classifier: Programming Language :: C++
Classifier: Programming Language :: Python :: 3 :: Only
Classifier: Programming Language :: Python :: Implementation :: CPython
Classifier: Topic :: Software Development :: Libraries :: Python Modules
Classifier: Topic :: Utilities
Project-URL: Homepage, https://github.com/fsodari/dspsim
Requires-Python: >=3.12
Requires-Dist: scikit-build-core>=0.10.7
Requires-Dist: nanobind>=2.4.0
Requires-Dist: jinja2>=3.1.4
Requires-Dist: numpy>=2.1.3
Requires-Dist: dataclass-wizard[toml,yaml]>=0.30.1
Requires-Dist: cobs>=1.2.1
Requires-Dist: pyserial>=3.5
Requires-Dist: cyflash
Description-Content-Type: text/markdown

### Build steps

- read in pyproject.toml tool.dspsim settings.
- run --json-only on all sources with no overrides to get default parameters.
- run --json-only again with overrides to get the final model params.
- generate bindings for all models
- generate include header for project.
- run verilator on all models
 