[{
  "device": "ahci",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1898,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(sysbus_ahci_register_types)\n\nint32_t ahci_get_num_ports(PCIDevice *dev)\n{\n    AHCIPCIState",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 964,
      "risk_score": 70,
      "function": "trace_ahci_populate_sglist_no_map",
      "call": "trace_ahci_populate_sglist_no_map(ad->hba, ad->port_no);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1008,
      "risk_score": 70,
      "function": "dma_memory_unmap",
      "call": "dma_memory_unmap(ad->hba->as, prdt, prdt_len,\n                     DMA_DIRECTION_TO_DEVICE, prdt_len",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1396,
      "risk_score": 70,
      "function": "dma_memory_unmap",
      "call": "dma_memory_unmap(s->as, cmd_fis, cmd_len, DMA_DIRECTION_TO_DEVICE,\n                     cmd_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 190,
      "risk_score": 70,
      "function": "qemu_irq_raise",
      "call": "qemu_irq_raise(s->irq);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 385,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"Attempted write to unimplemented register: \"\n                      \"AHCI p",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 508,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP,\n                          \"Attempted write to unimplemented register: \"\n   ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 524,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"Attempted write to unimplemented register: \"\n                      \"AHCI g",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 696,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&ncq_tfs->sglist);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 996,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(sglist, le64_to_cpu(tbl[off_idx].addr) + off_pos,\n                        MIN(prdt_t",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1001,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(sglist, le64_to_cpu(tbl[i].addr),\n                            MIN(prdt_tbl_entry_siz",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1039,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&ncq_tfs->sglist);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1135,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: tag %d already used\\n\",\n                      __func__, tag);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1586,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(ad->check_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1592,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"ahci: IRQ#%d level:%d\\n\", n, level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1007,
      "risk_score": 30,
      "label": "out",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    dma_memory_unmap(ad->hba->as, prdt, prdt_len,\n                     DMA_DIRECTION_TO_DEVICE, prdt_len);\n    return r;"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1395,
      "risk_score": 30,
      "label": "out",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    dma_memory_unmap(s->as, cmd_fis, cmd_len, DMA_DIRECTION_TO_DEVICE,\n                     cmd_len);"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
},
{
  "device": "e1000e",
  "files_scanned": 2,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 444,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&s->flash, OBJECT(s),\n                       \"e1000e-flash\", E1000E_FLASH_SIZE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 454,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&s->msix, OBJECT(s), \"e1000e-msix\",\n                       E1000E_MSIX_SIZE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 484,
      "risk_score": 70,
      "function": "pcie_dev_ser_num_init",
      "call": "pcie_dev_ser_num_init(pci_dev, e1000e_dsn_offset,\n                          e1000e_gen_dsn(macaddr))",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 726,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(e1000e_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 387,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pdev->wmask + offset + PCI_PM_CTRL,\n                 PCI_PM_CTRL_STATE_MASK |\n         ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 392,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pdev->w1cmask + offset + PCI_PM_CTRL,\n                 PCI_PM_CTRL_PME_STATUS);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 411,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(PCIDevice *pci_dev, Error **errp)\n{\n    static const uint16_t e1000e_pmrb_offset = 0x0C8",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 421,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 429,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID, s->subsys);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 437,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, E1000E_MMIO_IDX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY, &s->m",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 446,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, E1000E_FLASH_IDX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY, &s->",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 451,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, E1000E_IO_IDX,\n                     PCI_BASE_ADDRESS_SPACE_IO, &s->io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 456,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, E1000E_MSIX_IDX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY, &s->m",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 492,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(&s->core,\n                            e1000e_eeprom_template,\n                          ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 498,
      "risk_score": 70,
      "function": "pci_uninit",
      "call": "pci_uninit(PCIDevice *pci_dev)\n{\n    E1000EState *s = E1000E(pci_dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 504,
      "risk_score": 70,
      "function": "pci_uninit",
      "call": "pci_uninit(&s->core);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 329,
      "risk_score": 70,
      "function": "qemu_format_nic_info_str",
      "call": "qemu_format_nic_info_str(qemu_get_queue(s->nic), macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 329,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 354,
      "risk_score": 70,
      "function": "qemu_using_vnet_hdr",
      "call": "qemu_using_vnet_hdr(nc->peer, true);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 460,
      "risk_score": 70,
      "function": "qemu_macaddr_default_if_unset",
      "call": "qemu_macaddr_default_if_unset(&s->conf.macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 509,
      "risk_score": 70,
      "function": "qemu_del_nic",
      "call": "qemu_del_nic(s->nic);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 976,
      "risk_score": 70,
      "function": "e1000e_rx_ring_init",
      "call": "e1000e_rx_ring_init(core, &rxr, i);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1744,
      "risk_score": 70,
      "function": "e1000e_rx_ring_init",
      "call": "e1000e_rx_ring_init(core, &rxr, rss_info.queue);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 2474,
      "risk_score": 70,
      "function": "e1000e_tx_ring_init",
      "call": "e1000e_tx_ring_init(core, &txr, 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 2479,
      "risk_score": 70,
      "function": "e1000e_tx_ring_init",
      "call": "e1000e_tx_ring_init(core, &txr, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 2494,
      "risk_score": 70,
      "function": "e1000e_tx_ring_init",
      "call": "e1000e_tx_ring_init(core, &txr, qidx);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3392,
      "risk_score": 70,
      "function": "net_rx_pkt_init",
      "call": "net_rx_pkt_init(&core->rx_pkt, core->has_vnet);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 80,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(core->owner, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 87,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(core->owner, 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 435,
      "risk_score": 70,
      "function": "pci_unint",
      "call": "pci_unint(E1000ECore *core)\n{\n    int i;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 454,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(E1000ECore *core)\n{\n    e1000e_intrmgr_initialize_all_timers(core, true);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1367,
      "risk_score": 70,
      "function": "pci_dma_write_rx_desc",
      "call": "pci_dma_write_rx_desc(E1000ECore *core, dma_addr_t addr,\n                             uint8_t *desc,",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1431,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(core->owner, (*ba)[0] + bastate->written[0], data, data_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1456,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(core->owner,\n            (*ba)[bastate->cur_idx] + bastate->written[bastate->cur_idx],",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1653,
      "risk_score": 70,
      "function": "pci_dma_write_rx_desc",
      "call": "pci_dma_write_rx_desc(core, base, desc, core->rx_desc_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3373,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(E1000ECore     *core,\n                        const uint16_t *eeprom_templ,\n            ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3382,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(core);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3403,
      "risk_score": 70,
      "function": "pci_uninit",
      "call": "pci_uninit(E1000ECore *core)\n{\n    int i;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3409,
      "risk_score": 70,
      "function": "pci_unint",
      "call": "pci_unint(core);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 98,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + delay_ns);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 960,
      "risk_score": 70,
      "function": "qemu_get_subqueue",
      "call": "qemu_get_subqueue(core->owner_nic, i));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 2783,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(core->owner_nic),\n        (uint8_t *) macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3350,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(core->owner_nic)->link_down = false;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3352,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 500);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3411,
      "risk_score": 70,
      "function": "qemu_del_vm_change_state_handler",
      "call": "qemu_del_vm_change_state_handler(core->vmstate);",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "e1000",
  "files_scanned": 4,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/net/e1000x_common.c",
      "line": 132,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 500);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000x_common.c",
      "line": 148,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(nic), mac_addr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1859,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(e1000_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 695,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(d, addr, tp->data + tp->size, bytes);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 712,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(d, addr, tp->data + tp->size, split_size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 774,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(d, base, &desc, sizeof(desc));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 979,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(d, base, &desc, sizeof(desc));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 992,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(d, ba, iov->iov_base + iov_ofs, iov_copy);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1014,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(d, base, &desc, sizeof(desc));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1640,
      "risk_score": 70,
      "function": "pci_e1000_realize",
      "call": "pci_e1000_realize().\n */\nstatic const uint16_t e1000_eeprom_template[64] = {\n    0x0000, 0x0000, 0x0",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1724,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1726,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, 1, PCI_BASE_ADDRESS_SPACE_IO, &d->io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 169,
      "risk_score": 70,
      "function": "qemu_flush_queued_packets",
      "call": "qemu_flush_queued_packets(qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 169,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 178,
      "risk_score": 70,
      "function": "qemu_flush_queued_packets",
      "call": "qemu_flush_queued_packets(qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 178,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 431,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 1000);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 565,
      "risk_score": 70,
      "function": "qemu_receive_packet",
      "call": "qemu_receive_packet(nc, buf, size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 567,
      "risk_score": 70,
      "function": "qemu_send_packet",
      "call": "qemu_send_packet(nc, buf, size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1125,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), (uint8_t *)macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1134,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1463,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 500);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1681,
      "risk_score": 70,
      "function": "qemu_del_nic",
      "call": "qemu_del_nic(d->nic);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1702,
      "risk_score": 70,
      "function": "qemu_flush_queued_packets",
      "call": "qemu_flush_queued_packets(qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1702,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1728,
      "risk_score": 70,
      "function": "qemu_macaddr_default_if_unset",
      "call": "qemu_macaddr_default_if_unset(&d->conf.macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1741,
      "risk_score": 70,
      "function": "qemu_format_nic_info_str",
      "call": "qemu_format_nic_info_str(qemu_get_queue(d->nic), macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000.c",
      "line": 1741,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(d->nic), macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 444,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&s->flash, OBJECT(s),\n                       \"e1000e-flash\", E1000E_FLASH_SIZE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 454,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&s->msix, OBJECT(s), \"e1000e-msix\",\n                       E1000E_MSIX_SIZE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 484,
      "risk_score": 70,
      "function": "pcie_dev_ser_num_init",
      "call": "pcie_dev_ser_num_init(pci_dev, e1000e_dsn_offset,\n                          e1000e_gen_dsn(macaddr))",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 726,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(e1000e_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 387,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pdev->wmask + offset + PCI_PM_CTRL,\n                 PCI_PM_CTRL_STATE_MASK |\n         ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 392,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pdev->w1cmask + offset + PCI_PM_CTRL,\n                 PCI_PM_CTRL_PME_STATUS);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 411,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(PCIDevice *pci_dev, Error **errp)\n{\n    static const uint16_t e1000e_pmrb_offset = 0x0C8",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 421,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 429,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID, s->subsys);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 437,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, E1000E_MMIO_IDX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY, &s->m",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 446,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, E1000E_FLASH_IDX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY, &s->",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 451,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, E1000E_IO_IDX,\n                     PCI_BASE_ADDRESS_SPACE_IO, &s->io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 456,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, E1000E_MSIX_IDX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY, &s->m",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 492,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(&s->core,\n                            e1000e_eeprom_template,\n                          ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 498,
      "risk_score": 70,
      "function": "pci_uninit",
      "call": "pci_uninit(PCIDevice *pci_dev)\n{\n    E1000EState *s = E1000E(pci_dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 504,
      "risk_score": 70,
      "function": "pci_uninit",
      "call": "pci_uninit(&s->core);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 329,
      "risk_score": 70,
      "function": "qemu_format_nic_info_str",
      "call": "qemu_format_nic_info_str(qemu_get_queue(s->nic), macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 329,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 354,
      "risk_score": 70,
      "function": "qemu_using_vnet_hdr",
      "call": "qemu_using_vnet_hdr(nc->peer, true);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 460,
      "risk_score": 70,
      "function": "qemu_macaddr_default_if_unset",
      "call": "qemu_macaddr_default_if_unset(&s->conf.macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e.c",
      "line": 509,
      "risk_score": 70,
      "function": "qemu_del_nic",
      "call": "qemu_del_nic(s->nic);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 976,
      "risk_score": 70,
      "function": "e1000e_rx_ring_init",
      "call": "e1000e_rx_ring_init(core, &rxr, i);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1744,
      "risk_score": 70,
      "function": "e1000e_rx_ring_init",
      "call": "e1000e_rx_ring_init(core, &rxr, rss_info.queue);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 2474,
      "risk_score": 70,
      "function": "e1000e_tx_ring_init",
      "call": "e1000e_tx_ring_init(core, &txr, 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 2479,
      "risk_score": 70,
      "function": "e1000e_tx_ring_init",
      "call": "e1000e_tx_ring_init(core, &txr, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 2494,
      "risk_score": 70,
      "function": "e1000e_tx_ring_init",
      "call": "e1000e_tx_ring_init(core, &txr, qidx);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3392,
      "risk_score": 70,
      "function": "net_rx_pkt_init",
      "call": "net_rx_pkt_init(&core->rx_pkt, core->has_vnet);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 80,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(core->owner, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 87,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(core->owner, 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 435,
      "risk_score": 70,
      "function": "pci_unint",
      "call": "pci_unint(E1000ECore *core)\n{\n    int i;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 454,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(E1000ECore *core)\n{\n    e1000e_intrmgr_initialize_all_timers(core, true);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1367,
      "risk_score": 70,
      "function": "pci_dma_write_rx_desc",
      "call": "pci_dma_write_rx_desc(E1000ECore *core, dma_addr_t addr,\n                             uint8_t *desc,",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1431,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(core->owner, (*ba)[0] + bastate->written[0], data, data_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1456,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(core->owner,\n            (*ba)[bastate->cur_idx] + bastate->written[bastate->cur_idx],",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 1653,
      "risk_score": 70,
      "function": "pci_dma_write_rx_desc",
      "call": "pci_dma_write_rx_desc(core, base, desc, core->rx_desc_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3373,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(E1000ECore     *core,\n                        const uint16_t *eeprom_templ,\n            ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3382,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(core);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3403,
      "risk_score": 70,
      "function": "pci_uninit",
      "call": "pci_uninit(E1000ECore *core)\n{\n    int i;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3409,
      "risk_score": 70,
      "function": "pci_unint",
      "call": "pci_unint(core);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 98,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + delay_ns);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 960,
      "risk_score": 70,
      "function": "qemu_get_subqueue",
      "call": "qemu_get_subqueue(core->owner_nic, i));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 2783,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(core->owner_nic),\n        (uint8_t *) macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3350,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(core->owner_nic)->link_down = false;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3352,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 500);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/e1000e_core.c",
      "line": 3411,
      "risk_score": 70,
      "function": "qemu_del_vm_change_state_handler",
      "call": "qemu_del_vm_change_state_handler(core->vmstate);",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "ehci",
  "files_scanned": 3,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 627,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'q' used after free",
      "function": "q",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1433,
      "risk_score": 70,
      "function": "qemu_sglist_init",
      "call": "qemu_sglist_init(&ehci->isgl, ehci->device, 2, ehci->as);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 2586,
      "risk_score": 70,
      "function": "usb_packet_init",
      "call": "usb_packet_init(&s->ipacket);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 2588,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&s->mem, OBJECT(dev), \"ehci\", MMIO_SIZE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 212,
      "risk_score": 70,
      "function": "qemu_set_irq",
      "call": "qemu_set_irq(s->irq, level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 538,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&p->sgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 776,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(s->async_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 894,
      "risk_score": 70,
      "function": "qemu_bh_cancel",
      "call": "qemu_bh_cancel(s->async_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1077,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(s->async_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1198,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&p->sgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1326,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&p->sgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1378,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&p->sgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1433,
      "risk_score": 70,
      "function": "qemu_sglist_init",
      "call": "qemu_sglist_init(&ehci->isgl, ehci->device, 2, ehci->as);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1444,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&ehci->isgl, ptr2, len2);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1446,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&ehci->isgl, ptr1 + off, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1461,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&ehci->isgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-sysbus.c",
      "line": 305,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(ehci_sysbus_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 235,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(ehci_pci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 33,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(PCIDevice *dev, Error **errp)\n{\n    EHCIPCIState *i = PCI_EHCI(dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 42,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(&pci_conf[PCI_CAPABILITY_LIST], 0x00);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 43,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(&pci_conf[PCI_CAPABILITY_LIST], 0x50);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 45,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(&pci_conf[PCI_INTERRUPT_PIN], 4);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 46,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(&pci_conf[PCI_MIN_GNT], 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 47,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(&pci_conf[PCI_MAX_LAT], 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 52,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(&pci_conf[0x61], 0x20);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 53,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(&pci_conf[0x62], 0x00);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 72,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->mem);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 75,
      "risk_score": 70,
      "function": "pci_init",
      "call": "pci_init(Object *obj)\n{\n    DeviceClass *dc = OBJECT_GET_CLASS(DeviceClass, obj, TYPE_DEVICE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 95,
      "risk_score": 70,
      "function": "pci_finalize",
      "call": "pci_finalize(Object *obj)\n{\n    EHCIPCIState *i = PCI_EHCI(obj);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 103,
      "risk_score": 70,
      "function": "pci_exit",
      "call": "pci_exit(PCIDevice *dev)\n{\n    EHCIPCIState *i = PCI_EHCI(dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci-pci.c",
      "line": 123,
      "risk_score": 70,
      "function": "pci_write_config",
      "call": "pci_write_config(PCIDevice *dev, uint32_t addr,\n                                      uint32_t val, ",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "summary": {
    "total_tested": 5,
    "confirmed": 0,
    "likely": 1,
    "uncertain": 4,
    "false_positives": 0
  },
  "confirmed_vulnerabilities": [],
  "likely_vulnerabilities": [
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 627,
      "type": "use_after_free",
      "status": "likely",
      "evidence": [
        "\u2713 Allocation triggered",
        "\u2713 Free triggered",
        "\u2713 Heap sprayed with 0xdeadbeefcafebabe",
        "Possible leak: 0xff0000000905c689"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.4,
      "trigger_sequence": [
        "Trigger allocation",
        "Trigger free",
        "Heap spray with marker",
        "Trigger use of freed memory"
      ],
      "observed_corruption": false,
      "memory_leak": "0xff0000000905c689",
      "write_primitive": false,
      "reproduction_steps": [
        "1. Allocate object via ehci device",
        "2. Trigger free (see /tmp/qemu-src/hw/usb/hcd-ehci.c:627)",
        "3. Spray heap with 0xdeadbeefcafebabe",
        "4. Trigger use of freed memory",
        "5. Check for marker value in result"
      ]
    }
  ],
  "uncertain": [
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 1433,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 2586,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 2588,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-ehci.c",
      "line": 212,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    }
  ],
  "false_positives": []
}{
  "device": "floppy",
  "files_scanned": 3,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/block/fdc-sysbus.c",
      "line": 257,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(sysbus_fdc_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc-sysbus.c",
      "line": 108,
      "risk_score": 70,
      "function": "sysbus_mmio_map",
      "call": "sysbus_mmio_map(sbd, 0, mmio_base);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc-sysbus.c",
      "line": 123,
      "risk_score": 70,
      "function": "sysbus_mmio_map",
      "call": "sysbus_mmio_map(SYS_BUS_DEVICE(sys), 0, io_base);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc-isa.c",
      "line": 327,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(isa_fdc_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc.c",
      "line": 87,
      "risk_score": 70,
      "function": "qbus_init",
      "call": "qbus_init(bus, sizeof(FloppyBus), TYPE_FLOPPY_BUS, dev, NULL);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc.c",
      "line": 2393,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(fdc_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc.c",
      "line": 1075,
      "risk_score": 70,
      "function": "qemu_set_irq",
      "call": "qemu_set_irq(fdctrl->irq, 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc.c",
      "line": 1374,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"fdc: unimplemented command 0x%02x\\n\",\n                  fdctrl->fifo[0]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc.c",
      "line": 1581,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"fdctrl_start_transfer_del() unimplemented\\n\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/fdc.c",
      "line": 1943,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +\n             (NANOSECONDS_PER_SECOND / 50));",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "ide",
  "files_scanned": 16,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/ide/atapi.c",
      "line": 403,
      "risk_score": 70,
      "function": "qemu_iovec_init_buf",
      "call": "qemu_iovec_init_buf(&s->bus->dma->qiov, s->io_buffer + data_offset,\n                        n * ATAP",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1898,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(sysbus_ahci_register_types)\n\nint32_t ahci_get_num_ports(PCIDevice *dev)\n{\n    AHCIPCIState",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 964,
      "risk_score": 70,
      "function": "trace_ahci_populate_sglist_no_map",
      "call": "trace_ahci_populate_sglist_no_map(ad->hba, ad->port_no);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1008,
      "risk_score": 70,
      "function": "dma_memory_unmap",
      "call": "dma_memory_unmap(ad->hba->as, prdt, prdt_len,\n                     DMA_DIRECTION_TO_DEVICE, prdt_len",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1396,
      "risk_score": 70,
      "function": "dma_memory_unmap",
      "call": "dma_memory_unmap(s->as, cmd_fis, cmd_len, DMA_DIRECTION_TO_DEVICE,\n                     cmd_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 190,
      "risk_score": 70,
      "function": "qemu_irq_raise",
      "call": "qemu_irq_raise(s->irq);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 385,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"Attempted write to unimplemented register: \"\n                      \"AHCI p",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 508,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP,\n                          \"Attempted write to unimplemented register: \"\n   ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 524,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"Attempted write to unimplemented register: \"\n                      \"AHCI g",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 696,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&ncq_tfs->sglist);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 996,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(sglist, le64_to_cpu(tbl[off_idx].addr) + off_pos,\n                        MIN(prdt_t",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1001,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(sglist, le64_to_cpu(tbl[i].addr),\n                            MIN(prdt_tbl_entry_siz",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1039,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&ncq_tfs->sglist);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1135,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: tag %d already used\\n\",\n                      __func__, tag);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1586,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(ad->check_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1592,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"ahci: IRQ#%d level:%d\\n\", n, level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 92,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&d->bmdma_bar, OBJECT(d), \"via-bmdma-container\", 16);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 196,
      "risk_score": 70,
      "function": "bmdma_init",
      "call": "bmdma_init(&d->bus[i], &d->bmdma[i], d);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 243,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(via_ide_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 129,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_conf + PCI_COMMAND, PCI_COMMAND_IO | PCI_COMMAND_WAIT);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 130,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_conf + PCI_STATUS, PCI_STATUS_FAST_BACK |\n                 PCI_STATUS_DEVSEL_MEDIUM",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 133,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + PCI_BASE_ADDRESS_0, 0x000001f0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 134,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + PCI_BASE_ADDRESS_1, 0x000003f4);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 135,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + PCI_BASE_ADDRESS_2, 0x00000170);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 136,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + PCI_BASE_ADDRESS_3, 0x00000374);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 137,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + PCI_BASE_ADDRESS_4, 0x0000cc01);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 138,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + PCI_INTERRUPT_LINE, 0x0000010e);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 141,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x40, 0x0a090600);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 143,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x44, 0x00c00068);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 145,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x48, 0xa8a8a8a8);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 147,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x4c, 0x000000ff);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 149,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x50, 0x07070707);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 151,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x54, 0x00000004);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 153,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x60, 0x00000200);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 155,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x68, 0x00000200);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 157,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0xc0, 0x00020001);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 168,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + PCI_CAPABILITY_LIST, 0x000000c0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 174,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &d->data_bar[0]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 178,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 1, PCI_BASE_ADDRESS_SPACE_IO, &d->cmd_bar[0]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 182,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 2, PCI_BASE_ADDRESS_SPACE_IO, &d->data_bar[1]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 186,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 3, PCI_BASE_ADDRESS_SPACE_IO, &d->cmd_bar[1]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/via.c",
      "line": 189,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 4, PCI_BASE_ADDRESS_SPACE_IO, &d->bmdma_bar);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/qdev.c",
      "line": 74,
      "risk_score": 70,
      "function": "qbus_init",
      "call": "qbus_init(idebus, idebus_size, TYPE_IDE_BUS, dev, NULL);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/qdev.c",
      "line": 371,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(ide_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 442,
      "risk_score": 70,
      "function": "qemu_bh_delete",
      "call": "qemu_bh_delete(iocb->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 674,
      "risk_score": 70,
      "function": "qemu_vfree",
      "call": "qemu_vfree(qemu_iovec_buf(&req->qiov));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 674,
      "risk_score": 70,
      "function": "qemu_iovec_buf",
      "call": "qemu_iovec_buf(&req->qiov));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 809,
      "risk_score": 70,
      "function": "qemu_iovec_init_buf",
      "call": "qemu_iovec_init_buf(&s->qiov, s->io_buffer, n * BDRV_SECTOR_SIZE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 1056,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +\n                  (NANOSECONDS_PER_SECOND / 1000));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 1084,
      "risk_score": 70,
      "function": "qemu_iovec_init_buf",
      "call": "qemu_iovec_init_buf(&s->qiov, s->io_buffer, n * BDRV_SECTOR_SIZE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 1330,
      "risk_score": 70,
      "function": "qemu_irq_lower",
      "call": "qemu_irq_lower(bus->irq);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 2338,
      "risk_score": 70,
      "function": "qemu_get_aio_context",
      "call": "qemu_get_aio_context(),\n                                         ide_bus_perform_srst, bus);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 2618,
      "risk_score": 70,
      "function": "qemu_hw_version",
      "call": "qemu_hw_version());",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 2684,
      "risk_score": 70,
      "function": "qemu_bh_delete",
      "call": "qemu_bh_delete(bus->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 2767,
      "risk_score": 70,
      "function": "qemu_vfree",
      "call": "qemu_vfree(s->smart_selftest_data);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/core.c",
      "line": 2768,
      "risk_score": 70,
      "function": "qemu_vfree",
      "call": "qemu_vfree(s->io_buffer);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci-allwinner.c",
      "line": 127,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(sysbus_ahci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/mmio.c",
      "line": 189,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(mmio_ide_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/isa.c",
      "line": 84,
      "risk_score": 70,
      "function": "isa_ide_init",
      "call": "isa_ide_init(ISABus *bus, int iobase, int iobase2, int isairq,\n                        DriveInfo *hd",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/isa.c",
      "line": 138,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(isa_ide_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 109,
      "risk_score": 70,
      "function": "qemu_sglist_init",
      "call": "qemu_sglist_init(&s->sg, DEVICE(m), io->len / MACIO_PAGE_SIZE + 1,\n                     &address_spa",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 175,
      "risk_score": 70,
      "function": "qemu_sglist_init",
      "call": "qemu_sglist_init(&s->sg, DEVICE(m), io->len / MACIO_PAGE_SIZE + 1,\n                     &address_spa",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 514,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(macio_ide_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 121,
      "risk_score": 70,
      "function": "dma_memory_unmap",
      "call": "dma_memory_unmap(&address_space_memory, io->dma_mem, io->dma_len,\n                     io->dir, io->",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 204,
      "risk_score": 70,
      "function": "dma_memory_unmap",
      "call": "dma_memory_unmap(&address_space_memory, io->dma_mem, io->dma_len,\n                     io->dir, io->",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 69,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&s->sg);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 84,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&s->sg);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 109,
      "risk_score": 70,
      "function": "qemu_sglist_init",
      "call": "qemu_sglist_init(&s->sg, DEVICE(m), io->len / MACIO_PAGE_SIZE + 1,\n                     &address_spa",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 111,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&s->sg, io->addr, io->len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 145,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&s->sg);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 160,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&s->sg);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 175,
      "risk_score": 70,
      "function": "qemu_sglist_init",
      "call": "qemu_sglist_init(&s->sg, DEVICE(m), io->len / MACIO_PAGE_SIZE + 1,\n                     &address_spa",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 177,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&s->sg, io->addr, io->len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 444,
      "risk_score": 70,
      "function": "qemu_set_irq",
      "call": "qemu_set_irq(s->real_dma_irq, level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/pci.c",
      "line": 140,
      "risk_score": 70,
      "function": "pci_dma_sglist_init",
      "call": "pci_dma_sglist_init(&s->sg, pci_dev,\n                        s->nsector / (BMDMA_PAGE_SIZE / BDRV_SE",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/pci.c",
      "line": 534,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(pci_ide_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/pci.c",
      "line": 41,
      "risk_score": 70,
      "function": "pci_ide_status_read",
      "call": "pci_ide_status_read(void *opaque, hwaddr addr, unsigned size)\n{\n    IDEBus *bus = opaque;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/pci.c",
      "line": 140,
      "risk_score": 70,
      "function": "pci_dma_sglist_init",
      "call": "pci_dma_sglist_init(&s->sg, pci_dev,\n                        s->nsector / (BMDMA_PAGE_SIZE / BDRV_SE",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/pci.c",
      "line": 222,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(pci_dev, bm->cur_prd_addr,\n                             s->io_buffer + s->io_buffer_ind",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/pci.c",
      "line": 448,
      "risk_score": 70,
      "function": "pci_post_load",
      "call": "pci_post_load(void *opaque, int version_id)\n{\n    PCIIDEState *d = opaque;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/pci.c",
      "line": 281,
      "risk_score": 70,
      "function": "qemu_set_irq",
      "call": "qemu_set_irq(bm->irq, level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/pci.c",
      "line": 288,
      "risk_score": 70,
      "function": "qemu_set_irq",
      "call": "qemu_set_irq(bm->irq, level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ich.c",
      "line": 197,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(ich_ahci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ich.c",
      "line": 114,
      "risk_score": 70,
      "function": "pci_get_address_space",
      "call": "pci_get_address_space(dev), 6);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ich.c",
      "line": 116,
      "risk_score": 70,
      "function": "pci_config_set_prog_interface",
      "call": "pci_config_set_prog_interface(dev->config, AHCI_PROGMODE_MAJOR_REV_1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ich.c",
      "line": 129,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, ICH9_MEM_BAR, PCI_BASE_ADDRESS_SPACE_MEMORY,\n                     &d->ahci.mem",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ich.c",
      "line": 141,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(sata_cap + SATA_CAP_BAR,\n                 (ICH9_IDP_BAR + 0x4) | (ICH9_IDP_INDEX_LOG2 <",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ich.c",
      "line": 161,
      "risk_score": 70,
      "function": "qemu_free_irq",
      "call": "qemu_free_irq(d->ahci.irq);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 289,
      "risk_score": 70,
      "function": "bmdma_init",
      "call": "bmdma_init(&s->bus[i], &s->bmdma[i], s);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 322,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(sii3112_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 251,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(PCIDevice *dev, Error **errp)\n{\n    SiI3112PCIState *d = SII3112_PCI(dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 259,
      "risk_score": 70,
      "function": "pci_config_set_interrupt_pin",
      "call": "pci_config_set_interrupt_pin(dev->config, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 260,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(dev->config + PCI_CACHE_LINE_SIZE, 8);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 265,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 5, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 270,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_IO, mr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 273,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 1, PCI_BASE_ADDRESS_SPACE_IO, mr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 276,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 2, PCI_BASE_ADDRESS_SPACE_IO, mr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 279,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 3, PCI_BASE_ADDRESS_SPACE_IO, mr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 282,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 4, PCI_BASE_ADDRESS_SPACE_IO, mr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/sii3112.c",
      "line": 295,
      "risk_score": 70,
      "function": "pci_class_init",
      "call": "pci_class_init(ObjectClass *klass, void *data)\n{\n    DeviceClass *dc = DEVICE_CLASS(klass);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/piix.c",
      "line": 98,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&d->bmdma_bar, OBJECT(d), \"piix-bmdma-container\", 16);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/piix.c",
      "line": 150,
      "risk_score": 70,
      "function": "bmdma_init",
      "call": "bmdma_init(&d->bus[i], &d->bmdma[i], d);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/piix.c",
      "line": 239,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(piix_ide_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/piix.c",
      "line": 123,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_conf + PCI_COMMAND, 0x0000);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/piix.c",
      "line": 124,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_conf + PCI_STATUS,\n                 PCI_STATUS_DEVSEL_MEDIUM | PCI_STATUS_FAST_BACK",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/piix.c",
      "line": 126,
      "risk_score": 70,
      "function": "pci_set_long",
      "call": "pci_set_long(pci_conf + 0x20, 0x1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/piix.c",
      "line": 167,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 4, PCI_BASE_ADDRESS_SPACE_IO, &d->bmdma_bar);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 169,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&d->bmdma_bar, OBJECT(d), \"cmd646-bmdma\", 16);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 299,
      "risk_score": 70,
      "function": "bmdma_init",
      "call": "bmdma_init(&d->bus[i], &d->bmdma[i], d);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 351,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(cmd646_ide_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 190,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(pd, pci_level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 220,
      "risk_score": 70,
      "function": "pci_config_read",
      "call": "pci_config_read(PCIDevice *d,\n                                       uint32_t address, int len)\n{\n  ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 226,
      "risk_score": 70,
      "function": "pci_config_write",
      "call": "pci_config_write(PCIDevice *d, uint32_t addr, uint32_t val,\n                                    int ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 231,
      "risk_score": 70,
      "function": "pci_default_write_config",
      "call": "pci_default_write_config(d, addr, val, l);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 274,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &d->data_bar[0]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 278,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 1, PCI_BASE_ADDRESS_SPACE_IO, &d->cmd_bar[0]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 282,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 2, PCI_BASE_ADDRESS_SPACE_IO, &d->data_bar[1]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 286,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 3, PCI_BASE_ADDRESS_SPACE_IO, &d->cmd_bar[1]);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/cmd646.c",
      "line": 289,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 4, PCI_BASE_ADDRESS_SPACE_IO, &d->bmdma_bar);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/microdrive.c",
      "line": 587,
      "risk_score": 70,
      "function": "dscm1xxxx_init",
      "call": "dscm1xxxx_init() */\n    dc->user_creatable = false;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/microdrive.c",
      "line": 643,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(microdrive_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1007,
      "risk_score": 30,
      "label": "out",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    dma_memory_unmap(ad->hba->as, prdt, prdt_len,\n                     DMA_DIRECTION_TO_DEVICE, prdt_len);\n    return r;"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/ahci.c",
      "line": 1395,
      "risk_score": 30,
      "label": "out",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    dma_memory_unmap(s->as, cmd_fis, cmd_len, DMA_DIRECTION_TO_DEVICE,\n                     cmd_len);"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 120,
      "risk_score": 30,
      "label": "done",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "done:\n    dma_memory_unmap(&address_space_memory, io->dma_mem, io->dma_len,\n                     io->dir, io->dma_len);\n\n    if (ret < 0) {\n        block_acct_failed(blk_get_stats(s->blk), &s->acct);\n    } else {\n        block_acct_done(blk_get_stats(s->blk), &s->acct);\n    }\n\n    ide_set_inactive(s, false);\n    io->dma_end(opaque);"
    },
    {
      "file": "/tmp/qemu-src/hw/ide/macio.c",
      "line": 203,
      "risk_score": 30,
      "label": "done",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "done:\n    dma_memory_unmap(&address_space_memory, io->dma_mem, io->dma_len,\n                     io->dir, io->dma_len);\n\n    if (s->dma_cmd == IDE_DMA_READ || s->dma_cmd == IDE_DMA_WRITE) {\n        if (ret < 0) {\n            block_acct_failed(blk_get_stats(s->blk), &s->acct);\n        } else {\n            block_acct_done(blk_get_stats(s->blk), &s->acct);\n        }\n    }\n\n    ide_set_inactive(s, false);\n    io->dma_end(opaque);"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "lsi",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 2331,
      "risk_score": 70,
      "function": "scsi_bus_init",
      "call": "scsi_bus_init(&s->bus, sizeof(s->bus), d, &lsi_scsi_info);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 2387,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(lsi53c895a_register_types)\n\nvoid lsi53c8xx_handle_legacy_cmdline(DeviceState *lsi_dev)\n{\n ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 453,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(PCI_DEVICE(s), addr, buf, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 464,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(PCI_DEVICE(s), addr, buf, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 472,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(PCI_DEVICE(s), addr, &buf, 4);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 488,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(d, level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 951,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(PCI_DEVICE(s), s->dnad, &data, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 1596,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(pci_dev, addr, data, n);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 2326,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &s->io_io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 2327,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 1, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->mmio_io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 2328,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 2, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->ram_io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 1020,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"lsi_scsi: HEAD queue not implemented\\n\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 1024,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP,\n                          \"lsi_scsi: ORDERED queue not implemented\\n\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 1089,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"Unimplemented message 0x%02x\\n\", msg);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 1235,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR,\n                          \"lsi_scsi: Illegal selector specified (0x%x",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 1283,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"lsi_scsi: Unimplemented phase %s\\n\",\n                          scsi_phase_",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 1833,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR,\n                      \"lsi_scsi: invalid read from reg %s %x\\n\",\n    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 1968,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP,\n                          \"lsi_scsi: CTEST5 DMA increment not implemented\\n",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/lsi53c895a.c",
      "line": 2092,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR,\n                          \"lsi_scsi: invalid write to reg %s %x (0x%0",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "megasas",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 713,
      "risk_score": 70,
      "function": "pci_dma_sglist_init",
      "call": "pci_dma_sglist_init(&cmd->qsg, PCI_DEVICE(s), 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 2589,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(megasas_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 557,
      "risk_score": 70,
      "function": "pci_dma",
      "call": "pci_dma(pci_dev, s->reply_queue_pa + queue_offset,\n                           context, attrs);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 561,
      "risk_score": 70,
      "function": "pci_dma",
      "call": "pci_dma(pci_dev, s->reply_queue_pa + queue_offset,\n                           context, attrs);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 564,
      "risk_score": 70,
      "function": "pci_dma",
      "call": "pci_dma(pci_dev, s->consumer_pa, &s->reply_queue_tail, attrs);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 571,
      "risk_score": 70,
      "function": "pci_dma",
      "call": "pci_dma(pci_dev, s->consumer_pa, &s->reply_queue_tail, attrs);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 576,
      "risk_score": 70,
      "function": "pci_dma",
      "call": "pci_dma(pci_dev, s->producer_pa, s->reply_queue_head, attrs);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 588,
      "risk_score": 70,
      "function": "pci_irq_assert",
      "call": "pci_irq_assert(pci_dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 713,
      "risk_score": 70,
      "function": "pci_dma_sglist_init",
      "call": "pci_dma_sglist_init(&cmd->qsg, PCI_DEVICE(s), 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 2120,
      "risk_score": 70,
      "function": "pci_irq_deassert",
      "call": "pci_irq_deassert(pci_dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 2141,
      "risk_score": 70,
      "function": "pci_irq_deassert",
      "call": "pci_irq_deassert(pci_dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 2407,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, b->ioport_bar,\n                     PCI_BASE_ADDRESS_SPACE_IO, &s->port_io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 2409,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, b->mmio_bar, bar_type, &s->mmio_io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 2410,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 3, bar_type, &s->queue_io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 308,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&cmd->qsg, iov_pa, iov_size_p);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 414,
      "risk_score": 70,
      "function": "qemu_get_timedate",
      "call": "qemu_get_timedate(&curtime, 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 714,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&cmd->qsg, iov_pa, iov_size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 784,
      "risk_score": 70,
      "function": "qemu_hw_version",
      "call": "qemu_hw_version());",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 688,
      "risk_score": 30,
      "label": "out",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    if (initq) {\n        pci_dma_unmap(pcid, initq, initq_size, 0, 0);\n    }\n    return ret;"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/megasas.c",
      "line": 320,
      "risk_score": 25,
      "label": "unmap",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 1,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "unmap:\n    qemu_sglist_destroy(&cmd->qsg);\n    return -1;"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
},
{
  "device": "nvme",
  "files_scanned": 4,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 706,
      "risk_score": 95,
      "label": "err",
      "operations": {
        "free": 3,
        "close": 0,
        "unlock": 0,
        "destroy": 2,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 5
      },
      "code_snippet": "err:\n    qemu_iovec_destroy(&ctx->data.iov);\n    g_free(ctx->data.bounce);\n\n    qemu_iovec_destroy(&ctx->mdata.iov);\n    g_free(ctx->mdata.bounce);\n\n    g_free(ctx);\n\n    return status;"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2135,
      "risk_score": 95,
      "label": "out",
      "operations": {
        "free": 3,
        "close": 0,
        "unlock": 0,
        "destroy": 2,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 5
      },
      "code_snippet": "out:\n    qemu_iovec_destroy(&ctx->data.iov);\n    g_free(ctx->data.bounce);\n\n    qemu_iovec_destroy(&ctx->mdata.iov);\n    g_free(ctx->mdata.bounce);\n\n    g_free(ctx);\n\n    nvme_enqueue_req_completion(nvme_cq(req), req);"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2268,
      "risk_score": 95,
      "label": "out",
      "operations": {
        "free": 3,
        "close": 0,
        "unlock": 0,
        "destroy": 2,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 5
      },
      "code_snippet": "out:\n    qemu_iovec_destroy(&ctx->data.iov);\n    g_free(ctx->data.bounce);\n\n    qemu_iovec_destroy(&ctx->mdata.iov);\n    g_free(ctx->mdata.bounce);\n\n    g_free(ctx);\n\n    nvme_enqueue_req_completion(nvme_cq(req), req);"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2334,
      "risk_score": 85,
      "label": "out",
      "operations": {
        "free": 2,
        "close": 0,
        "unlock": 0,
        "destroy": 1,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 3
      },
      "code_snippet": "out:\n    qemu_iovec_destroy(&ctx->data.iov);\n    g_free(ctx->data.bounce);\n    g_free(ctx);\n\n    nvme_enqueue_req_completion(nvme_cq(req), req);"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 75,
      "risk_score": 70,
      "function": "pci_nvme_dif_pract_generate_dif_crc16",
      "call": "pci_nvme_dif_pract_generate_dif_crc16(len, ns->lbasz,\n                                              ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 171,
      "risk_score": 70,
      "function": "pci_nvme_dif_prchk_disabled_crc16",
      "call": "pci_nvme_dif_prchk_disabled_crc16(be16_to_cpu(dif->g16.apptag),\n                                    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 192,
      "risk_score": 70,
      "function": "pci_nvme_dif_prchk_apptag",
      "call": "pci_nvme_dif_prchk_apptag(be16_to_cpu(dif->g16.apptag), apptag,\n                                    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 201,
      "risk_score": 70,
      "function": "pci_nvme_dif_prchk_reftag_crc16",
      "call": "pci_nvme_dif_prchk_reftag_crc16(be32_to_cpu(dif->g16.reftag),\n                                      ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 239,
      "risk_score": 70,
      "function": "pci_nvme_dif_prchk_disabled_crc64",
      "call": "pci_nvme_dif_prchk_disabled_crc64(be16_to_cpu(dif->g16.apptag),\n                                    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 252,
      "risk_score": 70,
      "function": "pci_nvme_dif_prchk_guard_crc64",
      "call": "pci_nvme_dif_prchk_guard_crc64(be64_to_cpu(dif->g64.guard), crc);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 260,
      "risk_score": 70,
      "function": "pci_nvme_dif_prchk_apptag",
      "call": "pci_nvme_dif_prchk_apptag(be16_to_cpu(dif->g64.apptag), apptag,\n                                    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 269,
      "risk_score": 70,
      "function": "pci_nvme_dif_prchk_reftag_crc64",
      "call": "pci_nvme_dif_prchk_reftag_crc64(r, reftag);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 314,
      "risk_score": 70,
      "function": "pci_nvme_dif_check",
      "call": "pci_nvme_dif_check(prinfo, ns->lbasz + pil);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 412,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&ctx->data.iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 415,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&ctx->mdata.iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 504,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&ctx->mdata.iov, ctx->mdata.bounce, mlen);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 588,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&ctx->mdata.iov, ctx->mdata.bounce, mlen);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 649,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&ctx->data.iov, ctx->data.bounce, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 669,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&ctx->mdata.iov, ctx->mdata.bounce, mlen);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 710,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&ctx->mdata.iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 752,
      "risk_score": 70,
      "function": "nvme_sg_init",
      "call": "nvme_sg_init(n, sg, nvme_addr_is_dma(n, prp1));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 927,
      "risk_score": 70,
      "function": "nvme_sg_init",
      "call": "nvme_sg_init(n, sg, nvme_addr_is_dma(n, addr));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3043,
      "risk_score": 70,
      "function": "qemu_iovec_init",
      "call": "qemu_iovec_init(&iocb->iov, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7259,
      "risk_score": 70,
      "function": "pcie_sriov_pf_init",
      "call": "pcie_sriov_pf_init(pci_dev, offset, \"nvme\", vf_dev_id,\n                       n->params.sriov_max_vf",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7311,
      "risk_score": 70,
      "function": "pcie_endpoint_cap_init",
      "call": "pcie_endpoint_cap_init(pci_dev, 0x80);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7312,
      "risk_score": 70,
      "function": "pcie_cap_flr_init",
      "call": "pcie_cap_flr_init(pci_dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7321,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&n->bar0, OBJECT(n), \"nvme-bar0\", bar_size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7530,
      "risk_score": 70,
      "function": "qbus_init",
      "call": "qbus_init(&n->bus, sizeof(NvmeBus), TYPE_NVME_BUS,\n              &pci_dev->qdev, n->parent_obj.qdev.",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7771,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(nvme_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 353,
      "risk_score": 70,
      "function": "pci_nvme_err_insuff_active_res",
      "call": "pci_nvme_err_insuff_active_res(ns->params.max_active_zones);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 359,
      "risk_score": 70,
      "function": "pci_nvme_err_insuff_open_res",
      "call": "pci_nvme_err_insuff_open_res(ns->params.max_open_zones);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 525,
      "risk_score": 70,
      "function": "pci_irq_deassert",
      "call": "pci_irq_deassert(&n->parent_obj);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 533,
      "risk_score": 70,
      "function": "pci_nvme_irq_msix",
      "call": "pci_nvme_irq_msix(cq->vector);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 536,
      "risk_score": 70,
      "function": "pci_nvme_irq_pin",
      "call": "pci_nvme_irq_pin();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 542,
      "risk_score": 70,
      "function": "pci_nvme_irq_masked",
      "call": "pci_nvme_irq_masked();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 750,
      "risk_score": 70,
      "function": "pci_nvme_map_prp",
      "call": "pci_nvme_map_prp(trans_len, len, prp1, prp2, num_prps);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 784,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_prplist_ent",
      "call": "pci_nvme_err_invalid_prplist_ent(prp_ent);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 804,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_prplist_ent",
      "call": "pci_nvme_err_invalid_prplist_ent(prp_ent);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 820,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_prp2_align",
      "call": "pci_nvme_err_invalid_prp2_align(prp2);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 880,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_sgl_excess_length",
      "call": "pci_nvme_err_invalid_sgl_excess_length(dlen);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 966,
      "risk_score": 70,
      "function": "pci_nvme_err_addr_read",
      "call": "pci_nvme_err_addr_read(addr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1340,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(PCI_DEVICE(cq->ctrl), cq->ei_addr, &v, sizeof(v));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1347,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(&cq->ctrl->parent_obj, cq->db_addr, &v, sizeof(v));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1384,
      "risk_score": 70,
      "function": "pci_nvme_err_cfs",
      "call": "pci_nvme_err_cfs();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1426,
      "risk_score": 70,
      "function": "pci_nvme_process_aers",
      "call": "pci_nvme_process_aers(n->aer_queued);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1440,
      "risk_score": 70,
      "function": "pci_nvme_aer_masked",
      "call": "pci_nvme_aer_masked(event->result.event_type, n->aer_mask);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1458,
      "risk_score": 70,
      "function": "pci_nvme_aer_post_cqe",
      "call": "pci_nvme_aer_post_cqe(result->event_type, result->event_info,\n                                    re",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1470,
      "risk_score": 70,
      "function": "pci_nvme_enqueue_event",
      "call": "pci_nvme_enqueue_event(event_type, event_info, log_page);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1532,
      "risk_score": 70,
      "function": "pci_nvme_err_mdts",
      "call": "pci_nvme_err_mdts(len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1545,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_lba_range",
      "call": "pci_nvme_err_invalid_lba_range(slba, nlb, nsze);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1630,
      "risk_score": 70,
      "function": "pci_nvme_err_aio",
      "call": "pci_nvme_err_aio(nvme_cid(req), strerror(-ret), status);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1674,
      "risk_score": 70,
      "function": "pci_nvme_err_zone_is_full",
      "call": "pci_nvme_err_zone_is_full(zslba);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1677,
      "risk_score": 70,
      "function": "pci_nvme_err_zone_is_offline",
      "call": "pci_nvme_err_zone_is_offline(zslba);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1680,
      "risk_score": 70,
      "function": "pci_nvme_err_zone_is_read_only",
      "call": "pci_nvme_err_zone_is_read_only(zslba);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1704,
      "risk_score": 70,
      "function": "pci_nvme_err_zone_invalid_write",
      "call": "pci_nvme_err_zone_invalid_write(slba, zone->w_ptr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1716,
      "risk_score": 70,
      "function": "pci_nvme_err_zone_boundary",
      "call": "pci_nvme_err_zone_boundary(slba, nlb, zcap);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1734,
      "risk_score": 70,
      "function": "pci_nvme_err_zone_is_offline",
      "call": "pci_nvme_err_zone_is_offline(zone->d.zslba);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2455,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_lba_range",
      "call": "pci_nvme_err_invalid_lba_range(slba, nlb,\n                                             ns->id_ns.nsz",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2980,
      "risk_score": 70,
      "function": "pci_nvme_copy",
      "call": "pci_nvme_copy(nvme_cid(req), nvme_nsid(ns), nr, format);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2992,
      "risk_score": 70,
      "function": "pci_nvme_err_copy_invalid_format",
      "call": "pci_nvme_err_copy_invalid_format(format);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3275,
      "risk_score": 70,
      "function": "pci_nvme_read",
      "call": "pci_nvme_read(nvme_cid(req), nvme_nsid(ns), nlb, mapped_size, slba);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3352,
      "risk_score": 70,
      "function": "pci_nvme_write",
      "call": "pci_nvme_write(nvme_cid(req), nvme_io_opc_str(rw->opcode),\n                         nvme_nsid(ns), n",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3386,
      "risk_score": 70,
      "function": "pci_nvme_err_zasl",
      "call": "pci_nvme_err_zasl(data_size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3776,
      "risk_score": 70,
      "function": "pci_nvme_zns_zone_reset",
      "call": "pci_nvme_zns_zone_reset(zone->d.zslba);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3885,
      "risk_score": 70,
      "function": "pci_nvme_finish_zone",
      "call": "pci_nvme_finish_zone(slba, zone_idx, all);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3890,
      "risk_score": 70,
      "function": "pci_nvme_reset_zone",
      "call": "pci_nvme_reset_zone(slba, zone_idx, all);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3910,
      "risk_score": 70,
      "function": "pci_nvme_offline_zone",
      "call": "pci_nvme_offline_zone(slba, zone_idx, all);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3915,
      "risk_score": 70,
      "function": "pci_nvme_set_descriptor_extension",
      "call": "pci_nvme_set_descriptor_extension(slba, zone_idx);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3941,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_mgmt_action",
      "call": "pci_nvme_err_invalid_mgmt_action(action);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4130,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_opc",
      "call": "pci_nvme_err_invalid_opc(req->cmd.opcode);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4268,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_del_sq",
      "call": "pci_nvme_err_invalid_del_sq(qid);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4272,
      "risk_score": 70,
      "function": "pci_nvme_del_sq",
      "call": "pci_nvme_del_sq(qid);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4355,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_create_sq_cqid",
      "call": "pci_nvme_err_invalid_create_sq_cqid(cqid);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4363,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_create_sq_size",
      "call": "pci_nvme_err_invalid_create_sq_size(qsize);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4367,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_create_sq_addr",
      "call": "pci_nvme_err_invalid_create_sq_addr(prp1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4371,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_create_sq_qflags",
      "call": "pci_nvme_err_invalid_create_sq_qflags(NVME_SQ_FLAGS_PC(qflags));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4610,
      "risk_score": 70,
      "function": "pci_nvme_get_log",
      "call": "pci_nvme_get_log(nvme_cid(req), lid, lsp, rae, len, off);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4629,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_log_page",
      "call": "pci_nvme_err_invalid_log_page(nvme_cid(req), lid);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4661,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_del_cq_cqid",
      "call": "pci_nvme_err_invalid_del_cq_cqid(qid);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4667,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_del_cq_notempty",
      "call": "pci_nvme_err_invalid_del_cq_notempty(qid);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4676,
      "risk_score": 70,
      "function": "pci_nvme_del_cq",
      "call": "pci_nvme_del_cq(qid);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4731,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_create_cq_size",
      "call": "pci_nvme_err_invalid_create_cq_size(qsize);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4735,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_create_cq_addr",
      "call": "pci_nvme_err_invalid_create_cq_addr(prp1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4739,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_create_cq_vector",
      "call": "pci_nvme_err_invalid_create_cq_vector(vector);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4747,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_create_cq_qflags",
      "call": "pci_nvme_err_invalid_create_cq_qflags(NVME_CQ_FLAGS_PC(qflags));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4773,
      "risk_score": 70,
      "function": "pci_nvme_identify_ctrl",
      "call": "pci_nvme_identify_ctrl();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4883,
      "risk_score": 70,
      "function": "pci_nvme_identify_pri_ctrl_cap",
      "call": "pci_nvme_identify_pri_ctrl_cap(le16_to_cpu(n->pri_ctrl_cap.cntlid));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4907,
      "risk_score": 70,
      "function": "pci_nvme_identify_sec_ctrl_list",
      "call": "pci_nvme_identify_sec_ctrl_list(pri_ctrl_id, list.numcntl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5153,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_identify_cns",
      "call": "pci_nvme_err_invalid_identify_cns(le32_to_cpu(c->cns));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5172,
      "risk_score": 70,
      "function": "pci_nvme_setfeat_timestamp",
      "call": "pci_nvme_setfeat_timestamp(ts);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5311,
      "risk_score": 70,
      "function": "pci_nvme_getfeat_vwcache",
      "call": "pci_nvme_getfeat_vwcache(result ? \"enabled\" : \"disabled\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5341,
      "risk_score": 70,
      "function": "pci_nvme_getfeat_numq",
      "call": "pci_nvme_getfeat_numq(result);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5392,
      "risk_score": 70,
      "function": "pci_nvme_setfeat",
      "call": "pci_nvme_setfeat(nvme_cid(req), nsid, fid, save, dw11);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5499,
      "risk_score": 70,
      "function": "pci_nvme_setfeat_numq",
      "call": "pci_nvme_setfeat_numq((dw11 & 0xffff) + 1,\n                                    ((dw11 >> 16) & 0xfff",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5546,
      "risk_score": 70,
      "function": "pci_nvme_aer",
      "call": "pci_nvme_aer(nvme_cid(req));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5549,
      "risk_score": 70,
      "function": "pci_nvme_aer_aerl_exceeded",
      "call": "pci_nvme_aer_aerl_exceeded();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5612,
      "risk_score": 70,
      "function": "pci_nvme_ns_attachment",
      "call": "pci_nvme_ns_attachment(nvme_cid(req), dw10 & 0xf);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6101,
      "risk_score": 70,
      "function": "pci_nvme_dbbuf_config",
      "call": "pci_nvme_dbbuf_config(dbs_addr, eis_addr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6108,
      "risk_score": 70,
      "function": "pci_nvme_admin_cmd",
      "call": "pci_nvme_admin_cmd(nvme_cid(req), nvme_sqid(req), req->cmd.opcode,\n                             nvme",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6112,
      "risk_score": 70,
      "function": "pci_nvme_err_invalid_admin_opc",
      "call": "pci_nvme_err_invalid_admin_opc(req->cmd.opcode);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6167,
      "risk_score": 70,
      "function": "pci_nvme_eventidx_sq",
      "call": "pci_nvme_eventidx_sq(sq->sqid, sq->tail);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6174,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(&sq->ctrl->parent_obj, sq->db_addr, &v, sizeof(v));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6199,
      "risk_score": 70,
      "function": "pci_nvme_err_addr_read",
      "call": "pci_nvme_err_addr_read(addr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6200,
      "risk_score": 70,
      "function": "pci_nvme_err_cfs",
      "call": "pci_nvme_err_cfs();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6385,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_virt_state",
      "call": "pci_nvme_err_startfail_virt_state(le16_to_cpu(sctrl->nvi),\n                                         ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6400,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_asq_misaligned",
      "call": "pci_nvme_err_startfail_asq_misaligned(asq);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6404,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_acq_misaligned",
      "call": "pci_nvme_err_startfail_acq_misaligned(acq);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6408,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_css",
      "call": "pci_nvme_err_startfail_css(NVME_CC_CSS(cc));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6412,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_page_too_small",
      "call": "pci_nvme_err_startfail_page_too_small(\n                    NVME_CC_MPS(cc),\n                    NVME",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6419,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_page_too_large",
      "call": "pci_nvme_err_startfail_page_too_large(\n                    NVME_CC_MPS(cc),\n                    NVME",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6426,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_cqent_too_small",
      "call": "pci_nvme_err_startfail_cqent_too_small(\n                    NVME_CC_IOCQES(cc),\n                    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6433,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_cqent_too_large",
      "call": "pci_nvme_err_startfail_cqent_too_large(\n                    NVME_CC_IOCQES(cc),\n                    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6440,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_sqent_too_small",
      "call": "pci_nvme_err_startfail_sqent_too_small(\n                    NVME_CC_IOSQES(cc),\n                    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6447,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_sqent_too_large",
      "call": "pci_nvme_err_startfail_sqent_too_large(\n                    NVME_CC_IOSQES(cc),\n                    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6453,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_asqent_sz_zero",
      "call": "pci_nvme_err_startfail_asqent_sz_zero();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6457,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail_acqent_sz_zero",
      "call": "pci_nvme_err_startfail_acqent_sz_zero();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6550,
      "risk_score": 70,
      "function": "pci_nvme_mmio_cfg",
      "call": "pci_nvme_mmio_cfg(data & 0xffffffff);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6553,
      "risk_score": 70,
      "function": "pci_nvme_mmio_shutdown_set",
      "call": "pci_nvme_mmio_shutdown_set();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6558,
      "risk_score": 70,
      "function": "pci_nvme_mmio_shutdown_cleared",
      "call": "pci_nvme_mmio_shutdown_cleared();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6564,
      "risk_score": 70,
      "function": "pci_nvme_err_startfail",
      "call": "pci_nvme_err_startfail();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6567,
      "risk_score": 70,
      "function": "pci_nvme_mmio_start_success",
      "call": "pci_nvme_mmio_start_success();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6571,
      "risk_score": 70,
      "function": "pci_nvme_mmio_stopped",
      "call": "pci_nvme_mmio_stopped();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6601,
      "risk_score": 70,
      "function": "pci_nvme_mmio_aqattr",
      "call": "pci_nvme_mmio_aqattr(data & 0xffffffff);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6605,
      "risk_score": 70,
      "function": "pci_nvme_mmio_asqaddr",
      "call": "pci_nvme_mmio_asqaddr(data);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6609,
      "risk_score": 70,
      "function": "pci_nvme_mmio_asqaddr_hi",
      "call": "pci_nvme_mmio_asqaddr_hi(data, ldq_le_p(&n->bar.asq));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6612,
      "risk_score": 70,
      "function": "pci_nvme_mmio_acqaddr",
      "call": "pci_nvme_mmio_acqaddr(data);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6617,
      "risk_score": 70,
      "function": "pci_nvme_mmio_acqaddr_hi",
      "call": "pci_nvme_mmio_acqaddr_hi(data, ldq_le_p(&n->bar.acq));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6843,
      "risk_score": 70,
      "function": "pci_nvme_mmio_doorbell_cq",
      "call": "pci_nvme_mmio_doorbell_cq(cq->cqid, new_head);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6905,
      "risk_score": 70,
      "function": "pci_nvme_mmio_doorbell_sq",
      "call": "pci_nvme_mmio_doorbell_sq(sq->sqid, new_tail);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6922,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(&n->parent_obj, sq->db_addr, &sq->tail,\n                          sizeof(sq->tail));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7188,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, NVME_CMB_BIR,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY |\n       ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7214,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, NVME_PMR_BIR,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY |\n       ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7281,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_dev->config + offset + PCI_PM_CTRL,\n                 PCI_PM_CTRL_NO_SOFT_RESET);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7283,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_dev->wmask + offset + PCI_PM_CTRL,\n                 PCI_PM_CTRL_STATE_MASK);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7303,
      "risk_score": 70,
      "function": "pci_config_set_device_id",
      "call": "pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_INTEL_NVME);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7305,
      "risk_score": 70,
      "function": "pci_config_set_vendor_id",
      "call": "pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_REDHAT);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7306,
      "risk_score": 70,
      "function": "pci_config_set_device_id",
      "call": "pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_REDHAT_NVME);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7309,
      "risk_score": 70,
      "function": "pci_config_set_class",
      "call": "pci_config_set_class(pci_conf, PCI_CLASS_STORAGE_EXPRESS);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7329,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY |\n                         PCI_BASE_ADDRE",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7670,
      "risk_score": 70,
      "function": "pci_reset",
      "call": "pci_reset(DeviceState *qdev)\n{\n    PCIDevice *pci_dev = PCI_DEVICE(qdev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7703,
      "risk_score": 70,
      "function": "pci_write_config",
      "call": "pci_write_config(PCIDevice *dev, uint32_t address,\n                                  uint32_t val, i",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 7707,
      "risk_score": 70,
      "function": "pci_default_write_config",
      "call": "pci_default_write_config(dev, address, val, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 223,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, #trace \\\n            \" in %s: \" fmt \"\\n\", __func__, ## __VA_ARGS__);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 591,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&sg->iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 626,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&dst->iov,\n                               sg->iov.iov[sg_idx].iov_base + offset,\n    ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 726,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&sg->qsg, addr, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1418,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(cq->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2136,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&ctx->data.iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2139,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&ctx->mdata.iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2169,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&ctx->mdata.iov, ctx->mdata.bounce, mlen);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2269,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&ctx->data.iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2272,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&ctx->mdata.iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2325,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&ctx->mdata.iov, ctx->mdata.bounce, mlen);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2335,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&ctx->data.iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2468,
      "risk_score": 70,
      "function": "qemu_aio_unref",
      "call": "qemu_aio_unref(iocb);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2495,
      "risk_score": 70,
      "function": "qemu_aio_unref",
      "call": "qemu_aio_unref(iocb);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2558,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&ctx->data.iov, ctx->data.bounce, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2631,
      "risk_score": 70,
      "function": "qemu_aio_unref",
      "call": "qemu_aio_unref(iocb);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2769,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&iocb->iov, mbounce, mlen);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2863,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&iocb->iov, iocb->bounce, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2892,
      "risk_score": 70,
      "function": "qemu_iovec_reset",
      "call": "qemu_iovec_reset(&iocb->iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2893,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&iocb->iov, iocb->bounce + nvme_l2b(ns, nlb),\n                   nvme_m2b(ns, nlb));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2952,
      "risk_score": 70,
      "function": "qemu_iovec_reset",
      "call": "qemu_iovec_reset(&iocb->iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2953,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&iocb->iov, iocb->bounce, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3043,
      "risk_score": 70,
      "function": "qemu_iovec_init",
      "call": "qemu_iovec_init(&iocb->iov, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3057,
      "risk_score": 70,
      "function": "qemu_aio_unref",
      "call": "qemu_aio_unref(iocb);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3113,
      "risk_score": 70,
      "function": "qemu_iovec_add",
      "call": "qemu_iovec_add(&ctx->data.iov, ctx->data.bounce, data_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3207,
      "risk_score": 70,
      "function": "qemu_aio_unref",
      "call": "qemu_aio_unref(iocb);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3791,
      "risk_score": 70,
      "function": "qemu_aio_unref",
      "call": "qemu_aio_unref(iocb);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 4191,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(cq->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5831,
      "risk_score": 70,
      "function": "qemu_aio_unref",
      "call": "qemu_aio_unref(iocb);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6854,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(sq->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6856,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(cq->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 6926,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(sq->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/subsys.c",
      "line": 160,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(nvme_subsys_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ns.c",
      "line": 687,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(nvme_ns_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ns.c",
      "line": 343,
      "risk_score": 70,
      "function": "pci_nvme_clear_ns_reset",
      "call": "pci_nvme_clear_ns_reset(state, zone->d.zslba);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 833,
      "risk_score": 30,
      "label": "unmap",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "unmap:\n    nvme_sg_unmap(sg);\n    return status;"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 1034,
      "risk_score": 30,
      "label": "unmap",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 1,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "unmap:\n    nvme_sg_unmap(sg);\n    return status;"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2465,
      "risk_score": 10,
      "label": "done",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 1,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "done:\n    iocb->aiocb = NULL;\n    iocb->common.cb(iocb->common.opaque, iocb->ret);\n    qemu_aio_unref(iocb);"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3205,
      "risk_score": 10,
      "label": "done",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 1,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "done:\n    iocb->common.cb(iocb->common.opaque, iocb->ret);\n    qemu_aio_unref(iocb);"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3244,
      "risk_score": 10,
      "label": "out",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 1,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    qemu_aio_unref(iocb);\n\n    return status;"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 3787,
      "risk_score": 10,
      "label": "done",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 1,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "done:\n    iocb->aiocb = NULL;\n\n    iocb->common.cb(iocb->common.opaque, iocb->ret);\n    qemu_aio_unref(iocb);"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5829,
      "risk_score": 10,
      "label": "done",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 1,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "done:\n    iocb->common.cb(iocb->common.opaque, iocb->ret);\n    qemu_aio_unref(iocb);"
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 5881,
      "risk_score": 10,
      "label": "out",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 1,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    qemu_aio_unref(iocb);\n\n    return status;"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "summary": {
    "total_tested": 5,
    "confirmed": 0,
    "likely": 0,
    "uncertain": 5,
    "false_positives": 0
  },
  "confirmed_vulnerabilities": [],
  "likely_vulnerabilities": [],
  "uncertain": [
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 706,
      "type": "unknown",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: "
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2135,
      "type": "unknown",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: "
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2268,
      "type": "unknown",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: "
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/ctrl.c",
      "line": 2334,
      "type": "unknown",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: "
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/nvme/dif.c",
      "line": 75,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    }
  ],
  "false_positives": []
}{
  "device": "pcnet",
  "files_scanned": 2,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 776,
      "risk_score": 70,
      "function": "trace_pcnet_init",
      "call": "trace_pcnet_init(s, PHYSADDR(s, CSR_IADR(s)));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 766,
      "risk_score": 70,
      "function": "qemu_set_irq",
      "call": "qemu_set_irq(s->irq, isr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 839,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 858,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 1253,
      "risk_score": 70,
      "function": "qemu_receive_packet",
      "call": "qemu_receive_packet(qemu_get_queue(s->nic), s->buffer, s->xmit_pos);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 1253,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), s->buffer, s->xmit_pos);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 1341,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL)));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 1506,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"pcnet: Bad SWSTYLE=0x%02x\\n\",\n                          val & 0xff);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 1720,
      "risk_score": 70,
      "function": "qemu_macaddr_default_if_unset",
      "call": "qemu_macaddr_default_if_unset(&s->conf.macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 1723,
      "risk_score": 70,
      "function": "qemu_format_nic_info_str",
      "call": "qemu_format_nic_info_str(qemu_get_queue(s->nic), s->conf.macaddr.a);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet.c",
      "line": 1723,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), s->conf.macaddr.a);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet-pci.c",
      "line": 295,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(pci_pcnet_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet-pci.c",
      "line": 172,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(dma_opaque, addr, buf, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet-pci.c",
      "line": 178,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(dma_opaque, addr, buf, len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet-pci.c",
      "line": 213,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_conf + PCI_SUBSYSTEM_VENDOR_ID, 0x0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet-pci.c",
      "line": 214,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_conf + PCI_SUBSYSTEM_ID, 0x0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet-pci.c",
      "line": 226,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &d->io_bar);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet-pci.c",
      "line": 228,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, 1, 0, &s->mmio);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/pcnet-pci.c",
      "line": 187,
      "risk_score": 70,
      "function": "qemu_del_nic",
      "call": "qemu_del_nic(d->state.nic);",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "pvscsi",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1184,
      "risk_score": 70,
      "function": "pcie_endpoint_cap_init",
      "call": "pcie_endpoint_cap_init(pci_dev, PVSCSI_EXP_EP_OFFSET);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1190,
      "risk_score": 70,
      "function": "scsi_bus_init",
      "call": "scsi_bus_init(&s->bus, sizeof(s->bus), DEVICE(pci_dev), &pvscsi_scsi_info);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1364,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(pvscsi_register_types);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 54,
      "risk_score": 70,
      "function": "pci_dma",
      "call": "pci_dma(&container_of(m, PVSCSIState, rings)->parent_obj, \\\n                 (m)->rs_pa + offsetof(s",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 58,
      "risk_score": 70,
      "function": "pci_dma",
      "call": "pci_dma(&container_of(m, PVSCSIState, rings)->parent_obj, \\\n                 (m)->rs_pa + offsetof(s",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 378,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(d, !!should_raise);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1162,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID, 0x1000);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1164,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_dev->config + PCI_SUBSYSTEM_VENDOR_ID,\n                     PCI_VENDOR_ID_VMWARE);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1166,
      "risk_score": 70,
      "function": "pci_set_word",
      "call": "pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID,\n                     PCI_DEVICE_ID_VMWARE_PVSCSI);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1168,
      "risk_score": 70,
      "function": "pci_config_set_revision",
      "call": "pci_config_set_revision(pci_dev->config, 0x2);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1179,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->io_space);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1244,
      "risk_score": 70,
      "function": "pci_device",
      "call": "pci_device(void *opaque, int version_id)\n{\n    return !pvscsi_vmstate_need_pcie_device(opaque);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 460,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(s->completion_worker);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 584,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&pvscsi_req->sgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 708,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&r->sgl, r->req.dataAddr, r->req.dataLen);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/vmw_pvscsi.c",
      "line": 1202,
      "risk_score": 70,
      "function": "qemu_bh_delete",
      "call": "qemu_bh_delete(s->completion_worker);",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "qxl",
  "files_scanned": 3,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 998,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'cookie' used after free",
      "function": "cookie",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 999,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'cookie'",
      "function": "cookie",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-logger.c",
      "line": 246,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL),\n            qxl->id, ring);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 180,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&qxl->ssd.lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 185,
      "risk_score": 70,
      "function": "qemu_mutex_unlock",
      "call": "qemu_mutex_unlock(&qxl->ssd.lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 206,
      "risk_score": 70,
      "function": "qemu_mutex_unlock",
      "call": "qemu_mutex_unlock(&qxl->ssd.lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 211,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&qxl->ssd.lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 213,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(qxl->update_area_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 215,
      "risk_score": 70,
      "function": "qemu_mutex_unlock",
      "call": "qemu_mutex_unlock(&qxl->ssd.lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 345,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(qxl->ssd.cursor_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 348,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&qxl->ssd.lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 352,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(qxl->ssd.cursor_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2067,
      "risk_score": 70,
      "function": "vga_common_init",
      "call": "vga_common_init()'s maximum on qxl->vga.vram_size (512 now).\n     */\n    if (qxl->vgamem_size_mb > 2",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2118,
      "risk_score": 70,
      "function": "qemu_mutex_init",
      "call": "qemu_mutex_init(&qxl->async_lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2253,
      "risk_score": 70,
      "function": "vga_init",
      "call": "vga_init(vga, OBJECT(dev),\n             pci_address_space(dev), pci_address_space_io(dev), false);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2255,
      "risk_score": 70,
      "function": "portio_list_init",
      "call": "portio_list_init(&qxl->vga_port_list, OBJECT(dev), qxl_vga_portio_list,\n                     vga, \"v",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2574,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(qxl_register_types)\n\nmodule_dep(\"ui-spice-core\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2149,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(&config[PCI_REVISION_ID], pci_device_rev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2150,
      "risk_score": 70,
      "function": "pci_set_byte",
      "call": "pci_set_byte(&config[PCI_INTERRUPT_PIN], 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2172,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(&qxl->pci, QXL_IO_RANGE_INDEX,\n                     PCI_BASE_ADDRESS_SPACE_IO, &qxl",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2175,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(&qxl->pci, QXL_ROM_RANGE_INDEX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY,",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2178,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(&qxl->pci, QXL_RAM_RANGE_INDEX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY,",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2181,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(&qxl->pci, QXL_VRAM_RANGE_INDEX,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2189,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(&qxl->pci, QXL_VRAM64_RANGE_INDEX,\n                         PCI_BASE_ADDRESS_SPACE_",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2254,
      "risk_score": 70,
      "function": "pci_address_space",
      "call": "pci_address_space(dev), pci_address_space_io(dev), false);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2254,
      "risk_score": 70,
      "function": "pci_address_space_io",
      "call": "pci_address_space_io(dev), false);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2258,
      "risk_score": 70,
      "function": "pci_address_space_io",
      "call": "pci_address_space_io(dev), 0x3b0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2505,
      "risk_score": 70,
      "function": "pci_class_init",
      "call": "pci_class_init(ObjectClass *klass, void *data)\n{\n    DeviceClass *dc = DEVICE_CLASS(klass);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 170,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&qxl->track_lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 224,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&qxl->track_lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 299,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&qxl->track_lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 769,
      "risk_score": 70,
      "function": "qemu_spice_destroy_update",
      "call": "qemu_spice_destroy_update(&qxl->ssd, update);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 900,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&qxl->async_lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 977,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(qxl->update_area_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 1184,
      "risk_score": 70,
      "function": "qemu_spice_create_host_primary",
      "call": "qemu_spice_create_host_primary(&d->ssd);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 1241,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&d->async_lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 1273,
      "risk_score": 70,
      "function": "qemu_spice_create_host_memslot",
      "call": "qemu_spice_create_host_memslot(&d->ssd);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 1409,
      "risk_score": 70,
      "function": "qemu_spice_del_memslot",
      "call": "qemu_spice_del_memslot(&d->ssd, MEMSLOT_GROUP_HOST, slot_id);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 1753,
      "risk_score": 70,
      "function": "qemu_spice_wakeup",
      "call": "qemu_spice_wakeup(&d->ssd);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 1756,
      "risk_score": 70,
      "function": "qemu_spice_wakeup",
      "call": "qemu_spice_wakeup(&d->ssd);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 1789,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL), log_buf);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 1873,
      "risk_score": 70,
      "function": "qemu_mutex_lock",
      "call": "qemu_mutex_lock(&d->async_lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2114,
      "risk_score": 70,
      "function": "qemu_spice_display_init_common",
      "call": "qemu_spice_display_init_common(&qxl->ssd);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2118,
      "risk_score": 70,
      "function": "qemu_mutex_init",
      "call": "qemu_mutex_init(&qxl->async_lock);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 2227,
      "risk_score": 70,
      "function": "qemu_add_vm_change_state_handler",
      "call": "qemu_add_vm_change_state_handler(qxl_vm_change_state_handler, qxl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 292,
      "risk_score": 10,
      "label": "fail",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 1,
        "dangerous_count": 1
      },
      "code_snippet": "fail:\n    cursor_put(c);\n    return NULL;"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "summary": {
    "total_tested": 5,
    "confirmed": 0,
    "likely": 2,
    "uncertain": 3,
    "false_positives": 0
  },
  "confirmed_vulnerabilities": [],
  "likely_vulnerabilities": [
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 998,
      "type": "use_after_free",
      "status": "likely",
      "evidence": [
        "\u2713 Allocation triggered",
        "\u2713 Free triggered",
        "\u2713 Heap sprayed with 0xdeadbeefcafebabe",
        "Possible leak: 0xff0000000905c689"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.4,
      "trigger_sequence": [
        "Trigger allocation",
        "Trigger free",
        "Heap spray with marker",
        "Trigger use of freed memory"
      ],
      "observed_corruption": false,
      "memory_leak": "0xff0000000905c689",
      "write_primitive": false,
      "reproduction_steps": [
        "1. Allocate object via qxl device",
        "2. Trigger free (see /tmp/qemu-src/hw/display/qxl.c:998)",
        "3. Spray heap with 0xdeadbeefcafebabe",
        "4. Trigger use of freed memory",
        "5. Check for marker value in result"
      ]
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl.c",
      "line": 999,
      "type": "double_free",
      "status": "likely",
      "evidence": [
        "\u2713 First free triggered",
        "\u2713 Fake chunk sprayed (target: 0x64279a8)",
        "\u2713 Second free triggered (double-free confirmed)",
        "Double-free triggered but corruption unclear"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.3,
      "trigger_sequence": [
        "Trigger first free of 'cookie'",
        "Spray fake chunk metadata",
        "Trigger second free of 'cookie' (DOUBLE FREE)"
      ],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": [
        "1. Allocate chunk for 'cookie'",
        "2. Free it once",
        "3. Write fake chunk metadata: fd=0x6427998",
        "4. Free again (double-free)",
        "5. Next allocation should return target-0x10"
      ]
    }
  ],
  "uncertain": [
    {
      "file": "/tmp/qemu-src/hw/display/qxl-logger.c",
      "line": 246,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 180,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/display/qxl-render.c",
      "line": 185,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    }
  ],
  "false_positives": []
}{
  "device": "rtl8139",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 3463,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(rtl8139_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 716,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(d, (isr != 0));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 777,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(d, s->RxBuf + s->RxBufAddr, buf, size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 987,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(d, cplus_rx_ring_desc, &val, 4);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1061,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(d, rx_addr + 2 * ETH_ALEN,\n                          buf + 2 * ETH_ALEN + VLAN_HLEN,\n ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1065,
      "risk_score": 70,
      "function": "pci_dma_write",
      "call": "pci_dma_write(d, rx_addr, buf, size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1838,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(d, s->TxAddr[descriptor], txbuffer, txsize);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1914,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(d, cplus_tx_ring_desc,    (uint8_t *)&val, 4);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 2014,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(d, tx_addr,\n                 s->cplus_txbuffer + s->cplus_txbuffer_offset, txsize);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 3386,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &s->bar_io);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 3387,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 1, PCI_BASE_ADDRESS_SPACE_MEMORY, &s->bar_mem);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1231,
      "risk_score": 70,
      "function": "qemu_format_nic_info_str",
      "call": "qemu_format_nic_info_str(qemu_get_queue(s->nic), s->phys);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1231,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), s->phys);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1797,
      "risk_score": 70,
      "function": "qemu_receive_packet",
      "call": "qemu_receive_packet(qemu_get_queue(s->nic), buf, size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1797,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), buf, size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1808,
      "risk_score": 70,
      "function": "qemu_send_packet",
      "call": "qemu_send_packet(qemu_get_queue(s->nic), buf, size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 1808,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), buf, size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 2542,
      "risk_score": 70,
      "function": "qemu_flush_queued_packets",
      "call": "qemu_flush_queued_packets(qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 2542,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 3150,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic)->link_down = (s->BasicModeStatus & 0x04) == 0;",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 3389,
      "risk_score": 70,
      "function": "qemu_macaddr_default_if_unset",
      "call": "qemu_macaddr_default_if_unset(&s->conf.macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 3405,
      "risk_score": 70,
      "function": "qemu_format_nic_info_str",
      "call": "qemu_format_nic_info_str(qemu_get_queue(s->nic), s->conf.macaddr.a);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/rtl8139.c",
      "line": 3405,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(s->nic), s->conf.macaddr.a);",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "sdhci",
  "files_scanned": 2,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 1373,
      "risk_score": 70,
      "function": "qbus_init",
      "call": "qbus_init(&s->sdbus, sizeof(s->sdbus), TYPE_SDHCI_BUS, DEVICE(s), \"sd-bus\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 1921,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(sdhci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 621,
      "risk_score": 70,
      "function": "dma_memory_write",
      "call": "dma_memory_write(s->dma_as, s->sdmasysad, &s->fifo_buffer[begin],\n                             s->da",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 675,
      "risk_score": 70,
      "function": "dma_memory_write",
      "call": "dma_memory_write(s->dma_as, s->sdmasysad, s->fifo_buffer, datacnt,\n                         MEMTXATT",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 678,
      "risk_score": 70,
      "function": "dma_memory_read",
      "call": "dma_memory_read(s->dma_as, s->sdmasysad, s->fifo_buffer, datacnt,\n                        MEMTXATTRS",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 701,
      "risk_score": 70,
      "function": "dma_memory_read",
      "call": "dma_memory_read(s->dma_as, entry_addr, &adma2, sizeof(adma2),\n                        MEMTXATTRS_UNS",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 713,
      "risk_score": 70,
      "function": "dma_memory_read",
      "call": "dma_memory_read(s->dma_as, entry_addr, &adma1, sizeof(adma1),\n                        MEMTXATTRS_UNS",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 726,
      "risk_score": 70,
      "function": "dma_memory_read",
      "call": "dma_memory_read(s->dma_as, entry_addr, &dscr->attr, 1,\n                        MEMTXATTRS_UNSPECIFIE",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 728,
      "risk_score": 70,
      "function": "dma_memory_read",
      "call": "dma_memory_read(s->dma_as, entry_addr + 2, &dscr->length, 2,\n                        MEMTXATTRS_UNSP",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 237,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + SDHC_INSERTION_DELAY);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 255,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + SDHC_INSERTION_DELAY);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 592,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"infinite transfer is not supported\\n\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 904,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + SDHC_TRANSFER_DELAY);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 1080,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"SDHC rd_%ub @0x%02\" HWADDR_PRIx \" \"\n                      \"not implemented",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 1183,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: Size 0x%x is larger than \"\n                              \"the ma",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 1326,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"SDHC wr_%ub @0x%02\" HWADDR_PRIx\n                      \" <- 0x%08x re",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci.c",
      "line": 1331,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_UNIMP, \"SDHC wr_%ub @0x%02\" HWADDR_PRIx \" <- 0x%08x \"\n                      \"not i",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci-pci.c",
      "line": 68,
      "risk_score": 70,
      "function": "sdhci_common_class_init",
      "call": "sdhci_common_class_init(klass, data);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci-pci.c",
      "line": 87,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(sdhci_pci_register_type)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci-pci.c",
      "line": 30,
      "risk_score": 70,
      "function": "pci_realize",
      "call": "pci_realize(PCIDevice *dev, Error **errp)\n{\n    ERRP_GUARD();",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci-pci.c",
      "line": 48,
      "risk_score": 70,
      "function": "pci_exit",
      "call": "pci_exit(PCIDevice *dev)\n{\n    SDHCIState *s = PCI_SDHCI(dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci-pci.c",
      "line": 56,
      "risk_score": 70,
      "function": "pci_class_init",
      "call": "pci_class_init(ObjectClass *klass, void *data)\n{\n    DeviceClass *dc = DEVICE_CLASS(klass);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/sd/sdhci-pci.c",
      "line": 82,
      "risk_score": 70,
      "function": "pci_register_type",
      "call": "pci_register_type(void)\n{\n    type_register_static(&sdhci_pci_info);",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "uhci",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 164,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'queue' used after free",
      "function": "queue",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 208,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'async' used after free",
      "function": "async",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 227,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'async'",
      "function": "async",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 1370,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(uhci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 627,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(&s->dev, link & ~0xf, td, sizeof(*td));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 838,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(&s->dev, td->buffer, async->buf, max_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 963,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(&s->dev, frame_addr, &link, 4);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 1001,
      "risk_score": 70,
      "function": "pci_dma_read",
      "call": "pci_dma_read(&s->dev, link & ~0xf, &qh, sizeof(qh));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 1206,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(&s->dev, 4, PCI_BASE_ADDRESS_SPACE_IO, &s->io_bar);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 336,
      "risk_score": 70,
      "function": "qemu_bh_cancel",
      "call": "qemu_bh_cancel(s->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 861,
      "risk_score": 35,
      "label": "done",
      "operations": {
        "free": 1,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "done:\n    ret = uhci_complete_td(s, td, async, int_mask);\n    uhci_async_free(async);\n    return ret;"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "summary": {
    "total_tested": 5,
    "confirmed": 0,
    "likely": 3,
    "uncertain": 2,
    "false_positives": 0
  },
  "confirmed_vulnerabilities": [],
  "likely_vulnerabilities": [
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 164,
      "type": "use_after_free",
      "status": "likely",
      "evidence": [
        "\u2713 Allocation triggered",
        "\u2713 Free triggered",
        "\u2713 Heap sprayed with 0xdeadbeefcafebabe",
        "Possible leak: 0xff0000000905c689"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.4,
      "trigger_sequence": [
        "Trigger allocation",
        "Trigger free",
        "Heap spray with marker",
        "Trigger use of freed memory"
      ],
      "observed_corruption": false,
      "memory_leak": "0xff0000000905c689",
      "write_primitive": false,
      "reproduction_steps": [
        "1. Allocate object via uhci device",
        "2. Trigger free (see /tmp/qemu-src/hw/usb/hcd-uhci.c:164)",
        "3. Spray heap with 0xdeadbeefcafebabe",
        "4. Trigger use of freed memory",
        "5. Check for marker value in result"
      ]
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 208,
      "type": "use_after_free",
      "status": "likely",
      "evidence": [
        "\u2713 Allocation triggered",
        "\u2713 Free triggered",
        "\u2713 Heap sprayed with 0xdeadbeefcafebabe",
        "Possible leak: 0xff0000000905c689"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.4,
      "trigger_sequence": [
        "Trigger allocation",
        "Trigger free",
        "Heap spray with marker",
        "Trigger use of freed memory"
      ],
      "observed_corruption": false,
      "memory_leak": "0xff0000000905c689",
      "write_primitive": false,
      "reproduction_steps": [
        "1. Allocate object via uhci device",
        "2. Trigger free (see /tmp/qemu-src/hw/usb/hcd-uhci.c:208)",
        "3. Spray heap with 0xdeadbeefcafebabe",
        "4. Trigger use of freed memory",
        "5. Check for marker value in result"
      ]
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 227,
      "type": "double_free",
      "status": "likely",
      "evidence": [
        "\u2713 First free triggered",
        "\u2713 Fake chunk sprayed (target: 0x64279a8)",
        "\u2713 Second free triggered (double-free confirmed)",
        "Double-free triggered but corruption unclear"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.3,
      "trigger_sequence": [
        "Trigger first free of 'async'",
        "Spray fake chunk metadata",
        "Trigger second free of 'async' (DOUBLE FREE)"
      ],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": [
        "1. Allocate chunk for 'async'",
        "2. Free it once",
        "3. Write fake chunk metadata: fd=0x6427998",
        "4. Free again (double-free)",
        "5. Next allocation should return target-0x10"
      ]
    }
  ],
  "uncertain": [
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 1370,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-uhci.c",
      "line": 627,
      "type": "unchecked_return",
      "status": "uncertain",
      "evidence": [
        "Unknown vulnerability type: unchecked_return"
      ],
      "poc_method": "",
      "poc_code": "",
      "success_rate": 0.0,
      "trigger_sequence": [],
      "observed_corruption": false,
      "memory_leak": null,
      "write_primitive": false,
      "reproduction_steps": []
    }
  ],
  "false_positives": []
}{
  "summary": {
    "total_tested": 0,
    "confirmed": 0,
    "likely": 0,
    "uncertain": 0,
    "false_positives": 0
  },
  "confirmed_vulnerabilities": [],
  "likely_vulnerabilities": [],
  "uncertain": [],
  "false_positives": []
}{
  "device": "virtio-blk",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 57,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'req' used after free",
      "function": "req",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 383,
      "risk_score": 70,
      "function": "qemu_iovec_init",
      "call": "qemu_iovec_init(qiov, niov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1196,
      "risk_score": 70,
      "function": "virtio_init",
      "call": "virtio_init(vdev, VIRTIO_ID_BLOCK, s->config_size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1217,
      "risk_score": 70,
      "function": "blk_ram_registrar_init",
      "call": "blk_ram_registrar_init(&s->blk_ram_registrar, s->blk);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1336,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(virtio_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1206,
      "risk_score": 70,
      "function": "virtio_blk_data_plane_create",
      "call": "virtio_blk_data_plane_create(vdev, conf, &s->dataplane, &err);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 113,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&req->qiov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 383,
      "risk_score": 70,
      "function": "qemu_iovec_init",
      "call": "qemu_iovec_init(qiov, niov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 390,
      "risk_score": 70,
      "function": "qemu_iovec_concat",
      "call": "qemu_iovec_concat(qiov, &mrb->reqs[i]->qiov, 0,\n                              mrb->reqs[i]->qiov.siz",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 658,
      "risk_score": 70,
      "function": "qemu_iovec_init_external",
      "call": "qemu_iovec_init_external(&req->qiov, in_iov, in_num);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 872,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(s->bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1066,
      "risk_score": 70,
      "function": "qemu_put_virtqueue_element",
      "call": "qemu_put_virtqueue_element(vdev, f, &req->elem);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1118,
      "risk_score": 70,
      "function": "qemu_get_aio_context",
      "call": "qemu_get_aio_context(), virtio_resize_cb, vdev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1205,
      "risk_score": 70,
      "function": "qemu_coroutine_inc_pool_size",
      "call": "qemu_coroutine_inc_pool_size(conf->num_queues * conf->queue_size / 2);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1242,
      "risk_score": 70,
      "function": "qemu_coroutine_dec_pool_size",
      "call": "qemu_coroutine_dec_pool_size(conf->num_queues * conf->queue_size / 2);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 1244,
      "risk_score": 70,
      "function": "qemu_del_vm_change_state_handler",
      "call": "qemu_del_vm_change_state_handler(s->change);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/block/virtio-blk.c",
      "line": 226,
      "risk_score": 35,
      "label": "out",
      "operations": {
        "free": 1,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    aio_context_acquire(blk_get_aio_context(s->conf.conf.blk));\n    virtio_blk_req_complete(req, status);\n    virtio_blk_free_request(req);\n    aio_context_release(blk_get_aio_context(s->conf.conf.blk));\n    g_free(ioctl_req);"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "virtio-gpu",
  "files_scanned": 8,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-udmabuf.c",
      "line": 54,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'list' used after free",
      "function": "list",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 305,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'res' used after free",
      "function": "res",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 323,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'res' used after free",
      "function": "res",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 832,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'ents' used after free",
      "function": "ents",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1075,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'cmd' used after free",
      "function": "cmd",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1253,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'res' used after free",
      "function": "res",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1261,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'res' used after free",
      "function": "res",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1301,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'res' used after free",
      "function": "res",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-udmabuf.c",
      "line": 67,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'list'",
      "function": "list",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-gl.c",
      "line": 48,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'data'",
      "function": "data",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 317,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'res'",
      "function": "res",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 846,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'ents'",
      "function": "ents",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 874,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'ents'",
      "function": "ents",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1078,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'cmd'",
      "function": "cmd",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1257,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'res'",
      "function": "res",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1295,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'res'",
      "function": "res",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-pci-gl.c",
      "line": 57,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(virtio_gpu_gl_pci_register_types)\n\nmodule_dep(\"hw-display-virtio-gpu-pci\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-pci-gl.c",
      "line": 52,
      "risk_score": 70,
      "function": "pci_register_types",
      "call": "pci_register_types(void)\n{\n    virtio_pci_types_register(&virtio_gpu_gl_pci_info);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-pci-gl.c",
      "line": 54,
      "risk_score": 70,
      "function": "pci_types_register",
      "call": "pci_types_register(&virtio_gpu_gl_pci_info);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-base.c",
      "line": 272,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(virtio_register_types)\n\nQEMU_BUILD_BUG_ON(sizeof(struct virtio_gpu_ctrl_hdr)              ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-gl.c",
      "line": 170,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(virtio_register_types)\n\nmodule_dep(\"hw-display-virtio-gpu\");",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1486,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(virtio_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 150,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: no backing storage %d\\n\",\n                          caller, reso",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 353,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: resource already exists %d\\n\",\n                      __func__, c",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 410,
      "risk_score": 70,
      "function": "qemu_pixman_image_unref",
      "call": "qemu_pixman_image_unref(res->image);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 463,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: transfer bounds outside resource\"\n                      \" bounds",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 554,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: flush bounds outside resource\"\n                      \" bounds fo",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 639,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: illegal scanout %d bounds for\"\n                      \" resource ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1205,
      "risk_score": 70,
      "function": "qemu_put_be32",
      "call": "qemu_put_be32(f, res->resource_id);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1206,
      "risk_score": 70,
      "function": "qemu_put_be32",
      "call": "qemu_put_be32(f, res->width);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1207,
      "risk_score": 70,
      "function": "qemu_put_be32",
      "call": "qemu_put_be32(f, res->height);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1208,
      "risk_score": 70,
      "function": "qemu_put_be32",
      "call": "qemu_put_be32(f, res->format);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1209,
      "risk_score": 70,
      "function": "qemu_put_be32",
      "call": "qemu_put_be32(f, res->iov_cnt);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1212,
      "risk_score": 70,
      "function": "qemu_put_be32",
      "call": "qemu_put_be32(f, res->iov[i].iov_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1214,
      "risk_score": 70,
      "function": "qemu_put_buffer",
      "call": "qemu_put_buffer(f, (void *)pixman_image_get_data(res->image),\n                        pixman_image_g",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu.c",
      "line": 1217,
      "risk_score": 70,
      "function": "qemu_put_be32",
      "call": "qemu_put_be32(f, 0);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-virgl.c",
      "line": 97,
      "risk_score": 70,
      "function": "trace_virtio_gpu_cmd_ctx_create",
      "call": "trace_virtio_gpu_cmd_ctx_create(cc.hdr.ctx_id,\n                                    cc.debug_name);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-virgl.c",
      "line": 100,
      "risk_score": 70,
      "function": "virgl_renderer_context_create",
      "call": "virgl_renderer_context_create(cc.hdr.ctx_id, cc.nlen,\n                                  cc.debug_nam",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-virgl.c",
      "line": 409,
      "risk_score": 70,
      "function": "virgl_cmd_context_create",
      "call": "virgl_cmd_context_create(g, cmd);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-virgl.c",
      "line": 173,
      "risk_score": 70,
      "function": "qemu_console_resize",
      "call": "qemu_console_resize(g->parent_obj.scanout[ss.scanout_id].con,\n                            ss.r.width",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-virgl.c",
      "line": 572,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 1000);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-virgl.c",
      "line": 582,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 10);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-virgl.c",
      "line": 622,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL) + 1000);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-pci.c",
      "line": 103,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(virtio_gpu_pci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-pci.c",
      "line": 29,
      "risk_score": 70,
      "function": "pci_base_realize",
      "call": "pci_base_realize(VirtIOPCIProxy *vpci_dev, Error **errp)\n{\n    VirtIOGPUPCIBase *vgpu = VIRTIO_GPU_P",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-pci.c",
      "line": 47,
      "risk_score": 70,
      "function": "pci_base_class_init",
      "call": "pci_base_class_init(ObjectClass *klass, void *data)\n{\n    DeviceClass *dc = DEVICE_CLASS(klass);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-pci.c",
      "line": 97,
      "risk_score": 70,
      "function": "pci_register_types",
      "call": "pci_register_types(void)\n{\n    type_register_static(&virtio_gpu_pci_base_info);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-pci.c",
      "line": 100,
      "risk_score": 70,
      "function": "pci_types_register",
      "call": "pci_types_register(&virtio_gpu_pci_info);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/virtio-gpu-virgl.c",
      "line": 216,
      "risk_score": 35,
      "label": "out",
      "operations": {
        "free": 1,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "out:\n    g_free(buf);"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "virtio-net",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 1901,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'elem' used after free",
      "function": "elem",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2088,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'chain' used after free",
      "function": "chain",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 1180,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'macs'",
      "function": "macs",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 1560,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'elem'",
      "function": "elem",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 1934,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'elem'",
      "function": "elem",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2072,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'seg'",
      "function": "seg",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2659,
      "risk_score": 95,
      "code_snippet": "Potential double free of 'elem'",
      "function": "elem",
      "type": "double_free"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3557,
      "risk_score": 70,
      "function": "virtio_init",
      "call": "virtio_init(vdev, VIRTIO_ID_NET, n->config_size);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3750,
      "risk_score": 70,
      "function": "ebpf_rss_init",
      "call": "ebpf_rss_init(&n->ebpf_rss);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3915,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(virtio_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 200,
      "risk_score": 70,
      "function": "qemu_format_nic_info_str",
      "call": "qemu_format_nic_info_str(qemu_get_queue(n->nic), n->mac);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 200,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(n->nic), n->mac);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 292,
      "risk_score": 70,
      "function": "qemu_net_queue_purge",
      "call": "qemu_net_queue_purge(qnc->peer->incoming_queue, qnc);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 293,
      "risk_score": 70,
      "function": "qemu_net_queue_purge",
      "call": "qemu_net_queue_purge(qnc->incoming_queue, qnc->peer);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 414,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + n->tx_timeout);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 416,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(q->tx_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 422,
      "risk_score": 70,
      "function": "qemu_bh_cancel",
      "call": "qemu_bh_cancel(q->tx_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 523,
      "risk_score": 70,
      "function": "qemu_mac_strdup_printf",
      "call": "qemu_mac_strdup_printf(n->mac_table.macs + i * ETH_ALEN));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 530,
      "risk_score": 70,
      "function": "qemu_mac_strdup_printf",
      "call": "qemu_mac_strdup_printf(n->mac_table.macs + i * ETH_ALEN));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 625,
      "risk_score": 70,
      "function": "qemu_format_nic_info_str",
      "call": "qemu_format_nic_info_str(qemu_get_queue(n->nic), n->mac);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 625,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(n->nic), n->mac);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 630,
      "risk_score": 70,
      "function": "qemu_get_subqueue",
      "call": "qemu_get_subqueue(n->nic, i));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 688,
      "risk_score": 70,
      "function": "qemu_set_vnet_hdr_len",
      "call": "qemu_set_vnet_hdr_len(nc->peer, n->guest_hdr_len);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 844,
      "risk_score": 70,
      "function": "qemu_set_offload",
      "call": "qemu_set_offload(qemu_get_queue(n->nic)->peer,\n            !!(n->curr_guest_offloads & (1ULL << VIRT",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 844,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(n->nic)->peer,\n            !!(n->curr_guest_offloads & (1ULL << VIRTIO_NET_F_GUEST_CS",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 1102,
      "risk_score": 70,
      "function": "qemu_get_queue",
      "call": "qemu_get_queue(n->nic), n->mac);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 1573,
      "risk_score": 70,
      "function": "qemu_get_subqueue",
      "call": "qemu_get_subqueue(n->nic, queue_index));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2059,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_HOST) + chain->n->rsc_timeout);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2295,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_HOST) + chain->n->rsc_timeout);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2611,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + n->tx_timeout);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2738,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + n->tx_timeout);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2763,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(q->tx_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2798,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + n->tx_timeout);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2812,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + n->tx_timeout);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 2860,
      "risk_score": 70,
      "function": "qemu_bh_schedule",
      "call": "qemu_bh_schedule(q->tx_bh);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3005,
      "risk_score": 70,
      "function": "qemu_announce_timer_reset",
      "call": "qemu_announce_timer_reset(&n->announce_timer, migrate_announce_params(),\n                           ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3010,
      "risk_score": 70,
      "function": "qemu_clock_get_ms",
      "call": "qemu_clock_get_ms(n->announce_timer.type));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3012,
      "risk_score": 70,
      "function": "qemu_announce_timer_del",
      "call": "qemu_announce_timer_del(&n->announce_timer, false);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3316,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR,\n                          \"%s: bogus vq index ignored\\n\", __func__);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3339,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR,\n                          \"%s: bogus vq index ignored\\n\", __func__);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3628,
      "risk_score": 70,
      "function": "qemu_macaddr_default_if_unset",
      "call": "qemu_macaddr_default_if_unset(&n->nic_conf.macaddr);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3656,
      "risk_score": 70,
      "function": "qemu_get_subqueue",
      "call": "qemu_get_subqueue(n->nic, i)->peer, true);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3728,
      "risk_score": 70,
      "function": "qemu_announce_timer_del",
      "call": "qemu_announce_timer_del(&n->announce_timer, false);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 3730,
      "risk_score": 70,
      "function": "qemu_del_nic",
      "call": "qemu_del_nic(n->nic);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 1179,
      "risk_score": 35,
      "label": "error",
      "operations": {
        "free": 1,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "error:\n    g_free(macs);\n    return VIRTIO_NET_ERR;"
    },
    {
      "file": "/tmp/qemu-src/hw/net/virtio-net.c",
      "line": 1962,
      "risk_score": 35,
      "label": "err",
      "operations": {
        "free": 1,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "err:\n    for (j = 0; j < i; j++) {\n        virtqueue_detach_element(q->rx_vq, elems[j], lens[j]);\n        g_free(elems[j]);\n    }\n\n    return err;"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "virtio-scsi",
  "files_scanned": 2,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 107,
      "risk_score": 100,
      "code_snippet": "Potential UAF: 'req' used after free",
      "function": "req",
      "type": "use_after_free"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 94,
      "risk_score": 70,
      "function": "qemu_iovec_init",
      "call": "qemu_iovec_init(&req->resp_iov, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 1181,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(virtio_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 94,
      "risk_score": 70,
      "function": "qemu_iovec_init",
      "call": "qemu_iovec_init(&req->resp_iov, 1);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 100,
      "risk_score": 70,
      "function": "qemu_iovec_destroy",
      "call": "qemu_iovec_destroy(&req->resp_iov);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 101,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&req->qsgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 133,
      "risk_score": 70,
      "function": "qemu_sgl_concat",
      "call": "qemu_sgl_concat(VirtIOSCSIReq *req, struct iovec *iov,\n                              hwaddr *addr, i",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 235,
      "risk_score": 70,
      "function": "qemu_put_be32s",
      "call": "qemu_put_be32s(f, &n);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 236,
      "risk_score": 70,
      "function": "qemu_put_virtqueue_element",
      "call": "qemu_put_virtqueue_element(vdev, f, &req->elem);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 248,
      "risk_score": 70,
      "function": "qemu_get_be32s",
      "call": "qemu_get_be32s(f, &n);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 617,
      "risk_score": 70,
      "function": "qemu_iovec_from_buf",
      "call": "qemu_iovec_from_buf(&req->resp_iov, sizeof(req->resp.cmd),\n                            sense, sense_",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 988,
      "risk_score": 70,
      "function": "qemu_get_aio_context",
      "call": "qemu_get_aio_context(), NULL);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/scsi/virtio-scsi.c",
      "line": 442,
      "risk_score": 10,
      "label": "fail",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 0,
        "cleanup": 0,
        "unmap": 0,
        "unref": 1,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "fail:\n    req->resp.tmf.response = VIRTIO_SCSI_S_BAD_TARGET;\n    object_unref(OBJECT(d));\n    return ret;"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
}{
  "device": "vmware-svga",
  "files_scanned": 1,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 1266,
      "risk_score": 70,
      "function": "vga_init",
      "call": "vga_init(&s->vga, OBJECT(dev), address_space, io, true);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 1328,
      "risk_score": 70,
      "function": "vmsvga_init",
      "call": "vmsvga_init(DEVICE(dev), &s->chip,\n                pci_address_space(dev), pci_address_space_io(dev)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 1380,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(vmsvga_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 1326,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &s->io_bar);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 1329,
      "risk_score": 70,
      "function": "pci_address_space",
      "call": "pci_address_space(dev), pci_address_space_io(dev));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 1329,
      "risk_score": 70,
      "function": "pci_address_space_io",
      "call": "pci_address_space_io(dev));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 1331,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 1, PCI_BASE_ADDRESS_MEM_PREFETCH,\n                     &s->chip.vga.vram);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 1333,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 2, PCI_BASE_ADDRESS_MEM_PREFETCH,\n                     &s->chip.fifo_ram);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/display/vmware_vga.c",
      "line": 972,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR,\n                      \"%s: Bad register %02x\\n\", __func__, s->index);",
      "type": "unchecked_return"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"
},
{
  "device": "xhci",
  "files_scanned": 4,
  "findings": [
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci-nec.c",
      "line": 85,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(nec_xhci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci-sysbus.c",
      "line": 123,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(xhci_sysbus_register_types);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 1122,
      "risk_score": 70,
      "function": "xhci_ring_init",
      "call": "xhci_ring_init(epctx->xhci, &epctx->ring, dequeue);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 3001,
      "risk_score": 70,
      "function": "xhci_ring_init",
      "call": "xhci_ring_init(xhci, &xhci->cmd_ring, base);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 3419,
      "risk_score": 70,
      "function": "memory_region_init",
      "call": "memory_region_init(&xhci->mem, OBJECT(dev), \"xhci\", XHCI_LEN_REGS);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 3669,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(xhci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 799,
      "risk_score": 70,
      "function": "qemu_log_mask",
      "call": "qemu_log_mask(LOG_GUEST_ERROR, \"%s: exceeded maximum transfer ring size!\\n\",\n                       ",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 1470,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&xfer->sgl, trb->addr, chunk);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 1472,
      "risk_score": 70,
      "function": "qemu_sglist_add",
      "call": "qemu_sglist_add(&xfer->sgl, addr, chunk);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 1489,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&xfer->sgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 1620,
      "risk_score": 70,
      "function": "qemu_sglist_destroy",
      "call": "qemu_sglist_destroy(&xfer->sgl);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 1773,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +\n                       (xfer->mfindex_kick - mfindex) * 1250",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 3517,
      "risk_score": 70,
      "function": "qemu_clock_get_ns",
      "call": "qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL));",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci-pci.c",
      "line": 262,
      "risk_score": 70,
      "function": "type_init",
      "call": "type_init(xhci_register_types)",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci-pci.c",
      "line": 38,
      "risk_score": 70,
      "function": "pci_intr_update",
      "call": "pci_intr_update(XHCIState *xhci, int n, bool enable)\n{\n    XHCIPciState *s = container_of(xhci, XHCI",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci-pci.c",
      "line": 68,
      "risk_score": 70,
      "function": "pci_set_irq",
      "call": "pci_set_irq(pci_dev, level);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci-pci.c",
      "line": 91,
      "risk_score": 70,
      "function": "pci_vmstate_post_load",
      "call": "pci_vmstate_post_load(void *opaque, int version_id)\n{\n    XHCIPciState *s = XHCI_PCI(opaque);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci-pci.c",
      "line": 146,
      "risk_score": 70,
      "function": "pci_register_bar",
      "call": "pci_register_bar(dev, 0,\n                     PCI_BASE_ADDRESS_SPACE_MEMORY |\n                     P",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci-pci.c",
      "line": 167,
      "risk_score": 70,
      "function": "pci_exit",
      "call": "pci_exit(PCIDevice *dev)\n{\n    XHCIPciState *s = XHCI_PCI(dev);",
      "type": "unchecked_return"
    },
    {
      "file": "/tmp/qemu-src/hw/usb/hcd-xhci.c",
      "line": 1480,
      "risk_score": 25,
      "label": "err",
      "operations": {
        "free": 0,
        "close": 0,
        "unlock": 0,
        "destroy": 1,
        "cleanup": 0,
        "unmap": 0,
        "unref": 0,
        "put": 0,
        "dangerous_count": 1
      },
      "code_snippet": "err:\n    qemu_sglist_destroy(&xfer->sgl);\n    xhci_die(xhci);\n    return -1;"
    }
  ],
  "timestamp": "2026-01-04 14:38:25"}]