#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1acb100 .scope module, "adder" "adder" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
o0x7fe15bba7018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1a6e800_0 .net "a", 31 0, o0x7fe15bba7018;  0 drivers
o0x7fe15bba7048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1affb00_0 .net "b", 31 0, o0x7fe15bba7048;  0 drivers
v0x1affbe0_0 .net "out", 31 0, L_0x1b0a1b0;  1 drivers
L_0x1b0a1b0 .arith/sum 32, o0x7fe15bba7018, o0x7fe15bba7048;
S_0x1ace350 .scope module, "and1_2" "and1_2" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
o0x7fe15bba7138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1affdb0_0 .net "a", 0 0, o0x7fe15bba7138;  0 drivers
o0x7fe15bba7168 .functor BUFZ 1, C4<z>; HiZ drive
v0x1affe90_0 .net "b", 0 0, o0x7fe15bba7168;  0 drivers
v0x1afff50_0 .var "out", 0 0;
E_0x1affd50 .event edge, v0x1affdb0_0, v0x1affe90_0;
S_0x1a9d730 .scope module, "ex_test" "ex_test" 3 6;
 .timescale 0 0;
v0x1b002f0_0 .var "ALUControlD", 3 0;
o0x7fe15bba8698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1b082a0_0 .net "ALUOutE", 31 0, o0x7fe15bba8698;  0 drivers
v0x1b08340_0 .var "ALUOutM", 31 0;
v0x1b083e0_0 .var "ALUSrcD", 0 0;
v0x1b084d0_0 .var "FlushE", 0 0;
v0x1b08610_0 .var "ForwardAE", 1 0;
v0x1b08700_0 .var "ForwardBE", 1 0;
v0x1b08810_0 .var "MemWriteD", 0 0;
v0x1b08900_0 .net "MemWriteE", 0 0, v0x1b011f0_0;  1 drivers
v0x1b08a30_0 .var "MemtoRegD", 0 0;
v0x1b08b20_0 .net "MemtoRegE", 0 0, v0x1b01370_0;  1 drivers
v0x1b08c10_0 .var "RD1D", 31 0;
v0x1b08d20_0 .net "RD1E", 31 0, v0x1b015a0_0;  1 drivers
v0x1b08de0_0 .var "RD2D", 31 0;
v0x1b08ef0_0 .net "RD2E", 31 0, v0x1b01760_0;  1 drivers
v0x1b08fb0_0 .var "RdD", 4 0;
v0x1b090c0_0 .net "RdE", 4 0, v0x1b01920_0;  1 drivers
v0x1b09270_0 .var "RegDstD", 0 0;
v0x1b09310_0 .net "RegDstE", 0 0, v0x1b01ac0_0;  1 drivers
v0x1b093b0_0 .var "RegWriteD", 0 0;
v0x1b094a0_0 .net "RegWriteE", 0 0, v0x1b01d10_0;  1 drivers
v0x1b09590_0 .var "ResultW", 31 0;
v0x1b09630_0 .var "RsD", 4 0;
v0x1b09740_0 .net "RsE", 4 0, v0x1b01e70_0;  1 drivers
v0x1b09850_0 .var "RtD", 4 0;
v0x1b09960_0 .net "RtE", 4 0, v0x1b02030_0;  1 drivers
v0x1b09a20_0 .var "SignImmD", 31 0;
v0x1b09b30_0 .net "SignImmE", 31 0, v0x1b021f0_0;  1 drivers
v0x1b09bf0_0 .net "WriteDataE", 31 0, L_0x1b1ac10;  1 drivers
v0x1b09cb0_0 .net "WriteRegE", 4 0, L_0x1b0a2c0;  1 drivers
v0x1b09dc0_0 .var "clk", 0 0;
E_0x1b000a0 .event negedge, v0x1b022d0_0;
S_0x1b00100 .scope module, "EX_stage" "execute_stage" 3 125, 4 13 0, S_0x1a9d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 1 "RegWriteD"
    .port_info 3 /INPUT 1 "MemtoRegD"
    .port_info 4 /INPUT 1 "MemWriteD"
    .port_info 5 /INPUT 4 "ALUControlD"
    .port_info 6 /INPUT 1 "ALUSrcD"
    .port_info 7 /INPUT 1 "RegDstD"
    .port_info 8 /INPUT 32 "RD1D"
    .port_info 9 /INPUT 32 "RD2D"
    .port_info 10 /INPUT 5 "RsD"
    .port_info 11 /INPUT 5 "RtD"
    .port_info 12 /INPUT 5 "RdD"
    .port_info 13 /INPUT 32 "SignImmD"
    .port_info 14 /OUTPUT 1 "RegWriteE"
    .port_info 15 /OUTPUT 1 "MemtoRegE"
    .port_info 16 /OUTPUT 1 "MemWriteE"
    .port_info 17 /OUTPUT 1 "RegDstE"
    .port_info 18 /OUTPUT 32 "RD1E"
    .port_info 19 /OUTPUT 32 "RD2E"
    .port_info 20 /OUTPUT 5 "RsE"
    .port_info 21 /OUTPUT 5 "RtE"
    .port_info 22 /OUTPUT 5 "RdE"
    .port_info 23 /OUTPUT 32 "SignImmE"
    .port_info 24 /INPUT 32 "ResultW"
    .port_info 25 /INPUT 32 "ALUOutM"
    .port_info 26 /INPUT 2 "ForwardAE"
    .port_info 27 /INPUT 2 "ForwardBE"
    .port_info 28 /OUTPUT 5 "WriteRegE"
    .port_info 29 /OUTPUT 32 "WriteDataE"
    .port_info 30 /OUTPUT 32 "ALUOutE"
v0x1b05e90_0 .net "ALUControlD", 3 0, v0x1b002f0_0;  1 drivers
v0x1b05f70_0 .net "ALUControlE", 3 0, v0x1b00db0_0;  1 drivers
v0x1b06060_0 .net "ALUOutD", 0 0, L_0x1b1b7d0;  1 drivers
v0x1b06100_0 .net "ALUOutE", 31 0, o0x7fe15bba8698;  alias, 0 drivers
v0x1b061e0_0 .net "ALUOutM", 31 0, v0x1b08340_0;  1 drivers
v0x1b06340_0 .net "ALUSrcD", 0 0, v0x1b083e0_0;  1 drivers
v0x1b063e0_0 .net "ALUSrcE", 0 0, v0x1b00f60_0;  1 drivers
v0x1b064d0_0 .net "FlushE", 0 0, v0x1b084d0_0;  1 drivers
v0x1b06570_0 .net "ForwardAE", 1 0, v0x1b08610_0;  1 drivers
v0x1b066a0_0 .net "ForwardBE", 1 0, v0x1b08700_0;  1 drivers
v0x1b06770_0 .net "MemWriteD", 0 0, v0x1b08810_0;  1 drivers
v0x1b06840_0 .net "MemWriteE", 0 0, v0x1b011f0_0;  alias, 1 drivers
v0x1b06910_0 .net "MemtoRegD", 0 0, v0x1b08a30_0;  1 drivers
v0x1b069e0_0 .net "MemtoRegE", 0 0, v0x1b01370_0;  alias, 1 drivers
v0x1b06ab0_0 .net "RD1D", 31 0, v0x1b08c10_0;  1 drivers
v0x1b06b80_0 .net "RD1E", 31 0, v0x1b015a0_0;  alias, 1 drivers
v0x1b06c20_0 .net "RD2D", 31 0, v0x1b08de0_0;  1 drivers
v0x1b06dd0_0 .net "RD2E", 31 0, v0x1b01760_0;  alias, 1 drivers
v0x1b06e70_0 .net "RdD", 4 0, v0x1b08fb0_0;  1 drivers
v0x1b06f10_0 .net "RdE", 4 0, v0x1b01920_0;  alias, 1 drivers
v0x1b07000_0 .net "RegDstD", 0 0, v0x1b09270_0;  1 drivers
v0x1b070a0_0 .net "RegDstE", 0 0, v0x1b01ac0_0;  alias, 1 drivers
v0x1b07190_0 .net "RegWriteD", 0 0, v0x1b093b0_0;  1 drivers
v0x1b07230_0 .net "RegWriteE", 0 0, v0x1b01d10_0;  alias, 1 drivers
v0x1b072d0_0 .net "ResultW", 31 0, v0x1b09590_0;  1 drivers
v0x1b073c0_0 .net "RsD", 4 0, v0x1b09630_0;  1 drivers
v0x1b07460_0 .net "RsE", 4 0, v0x1b01e70_0;  alias, 1 drivers
v0x1b07530_0 .net "RtD", 4 0, v0x1b09850_0;  1 drivers
v0x1b07600_0 .net "RtE", 4 0, v0x1b02030_0;  alias, 1 drivers
v0x1b076f0_0 .net "SignImmD", 31 0, v0x1b09a20_0;  1 drivers
v0x1b07790_0 .net "SignImmE", 31 0, v0x1b021f0_0;  alias, 1 drivers
v0x1b07880_0 .net "SrcAE", 31 0, L_0x1b1b4d0;  1 drivers
v0x1b07970_0 .net "SrcBE", 31 0, L_0x1b1b6a0;  1 drivers
v0x1b06d10_0 .net "WriteDataE", 31 0, L_0x1b1ac10;  alias, 1 drivers
v0x1b07c70_0 .net "WriteRegE", 4 0, L_0x1b0a2c0;  alias, 1 drivers
v0x1b07d10_0 .net "clk", 0 0, v0x1b09dc0_0;  1 drivers
L_0x1b1b7d0 .part v0x1b02b20_0, 0, 1;
S_0x1b006e0 .scope module, "EX_pipeline_reg" "execute_pipeline_reg" 4 138, 5 11 0, S_0x1b00100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 1 "RegWriteD"
    .port_info 3 /INPUT 1 "MemtoRegD"
    .port_info 4 /INPUT 1 "MemWriteD"
    .port_info 5 /INPUT 4 "ALUControlD"
    .port_info 6 /INPUT 1 "ALUSrcD"
    .port_info 7 /INPUT 1 "RegDstD"
    .port_info 8 /INPUT 32 "RD1D"
    .port_info 9 /INPUT 32 "RD2D"
    .port_info 10 /INPUT 5 "RsD"
    .port_info 11 /INPUT 5 "RtD"
    .port_info 12 /INPUT 5 "RdD"
    .port_info 13 /INPUT 32 "SignImmD"
    .port_info 14 /OUTPUT 1 "RegWriteE"
    .port_info 15 /OUTPUT 1 "MemtoRegE"
    .port_info 16 /OUTPUT 1 "MemWriteE"
    .port_info 17 /OUTPUT 4 "ALUControlE"
    .port_info 18 /OUTPUT 1 "ALUSrcE"
    .port_info 19 /OUTPUT 1 "RegDstE"
    .port_info 20 /OUTPUT 32 "RD1E"
    .port_info 21 /OUTPUT 32 "RD2E"
    .port_info 22 /OUTPUT 5 "RsE"
    .port_info 23 /OUTPUT 5 "RtE"
    .port_info 24 /OUTPUT 5 "RdE"
    .port_info 25 /OUTPUT 32 "SignImmE"
v0x1b00cb0_0 .net "ALUControlD", 3 0, v0x1b002f0_0;  alias, 1 drivers
v0x1b00db0_0 .var "ALUControlE", 3 0;
v0x1b00e90_0 .net "ALUSrcD", 0 0, v0x1b083e0_0;  alias, 1 drivers
v0x1b00f60_0 .var "ALUSrcE", 0 0;
v0x1b01020_0 .net "FlushE", 0 0, v0x1b084d0_0;  alias, 1 drivers
v0x1b01130_0 .net "MemWriteD", 0 0, v0x1b08810_0;  alias, 1 drivers
v0x1b011f0_0 .var "MemWriteE", 0 0;
v0x1b012b0_0 .net "MemtoRegD", 0 0, v0x1b08a30_0;  alias, 1 drivers
v0x1b01370_0 .var "MemtoRegE", 0 0;
v0x1b014c0_0 .net "RD1D", 31 0, v0x1b08c10_0;  alias, 1 drivers
v0x1b015a0_0 .var "RD1E", 31 0;
v0x1b01680_0 .net "RD2D", 31 0, v0x1b08de0_0;  alias, 1 drivers
v0x1b01760_0 .var "RD2E", 31 0;
v0x1b01840_0 .net "RdD", 4 0, v0x1b08fb0_0;  alias, 1 drivers
v0x1b01920_0 .var "RdE", 4 0;
v0x1b01a00_0 .net "RegDstD", 0 0, v0x1b09270_0;  alias, 1 drivers
v0x1b01ac0_0 .var "RegDstE", 0 0;
v0x1b01c70_0 .net "RegWriteD", 0 0, v0x1b093b0_0;  alias, 1 drivers
v0x1b01d10_0 .var "RegWriteE", 0 0;
v0x1b01db0_0 .net "RsD", 4 0, v0x1b09630_0;  alias, 1 drivers
v0x1b01e70_0 .var "RsE", 4 0;
v0x1b01f50_0 .net "RtD", 4 0, v0x1b09850_0;  alias, 1 drivers
v0x1b02030_0 .var "RtE", 4 0;
v0x1b02110_0 .net "SignImmD", 31 0, v0x1b09a20_0;  alias, 1 drivers
v0x1b021f0_0 .var "SignImmE", 31 0;
v0x1b022d0_0 .net "clk", 0 0, v0x1b09dc0_0;  alias, 1 drivers
E_0x1b00c30 .event posedge, v0x1b022d0_0;
S_0x1b027b0 .scope module, "myALU" "alu" 4 148, 6 15 0, S_0x1b00100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "lvalue"
    .port_info 1 /INPUT 32 "rvalue"
    .port_info 2 /INPUT 4 "aluOP"
    .port_info 3 /OUTPUT 32 "result"
v0x1b02950_0 .net "aluOP", 3 0, v0x1b00db0_0;  alias, 1 drivers
v0x1b02a60_0 .net "lvalue", 31 0, L_0x1b1b4d0;  alias, 1 drivers
v0x1b02b20_0 .var "result", 31 0;
v0x1b02c10_0 .net "rvalue", 31 0, L_0x1b1b6a0;  alias, 1 drivers
v0x1b02cf0_0 .var "truevall", 31 0;
v0x1b02e20_0 .var "truevalr", 31 0;
E_0x1b00960 .event edge, v0x1b00db0_0, v0x1b02c10_0, v0x1b02a60_0;
S_0x1b02f80 .scope module, "srcA_mux" "mux32_3" 4 145, 2 41 0, S_0x1b00100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0x1b03200_0 .net *"_s0", 31 0, L_0x1b1add0;  1 drivers
v0x1b032e0_0 .net *"_s10", 0 0, L_0x1b1afb0;  1 drivers
L_0x7fe15bb5e258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1b033a0_0 .net/2u *"_s12", 1 0, L_0x7fe15bb5e258;  1 drivers
v0x1b03490_0 .net *"_s14", 0 0, L_0x1b1b170;  1 drivers
L_0x7fe15bb5e2a0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b03550_0 .net *"_s16", 31 0, L_0x7fe15bb5e2a0;  1 drivers
v0x1b03680_0 .net *"_s18", 31 0, L_0x1b1b210;  1 drivers
v0x1b03760_0 .net *"_s20", 31 0, L_0x1b1b350;  1 drivers
L_0x7fe15bb5e180 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b03840_0 .net *"_s3", 29 0, L_0x7fe15bb5e180;  1 drivers
L_0x7fe15bb5e1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b03920_0 .net/2u *"_s4", 31 0, L_0x7fe15bb5e1c8;  1 drivers
v0x1b03a90_0 .net *"_s6", 0 0, L_0x1b1ae70;  1 drivers
L_0x7fe15bb5e210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1b03b50_0 .net/2u *"_s8", 1 0, L_0x7fe15bb5e210;  1 drivers
v0x1b03c30_0 .net "a", 31 0, v0x1b015a0_0;  alias, 1 drivers
v0x1b03cf0_0 .net "b", 31 0, v0x1b09590_0;  alias, 1 drivers
v0x1b03db0_0 .net "c", 31 0, v0x1b08340_0;  alias, 1 drivers
v0x1b03e90_0 .net "control", 1 0, v0x1b08610_0;  alias, 1 drivers
v0x1b03f70_0 .net "out", 31 0, L_0x1b1b4d0;  alias, 1 drivers
L_0x1b1add0 .concat [ 2 30 0 0], v0x1b08610_0, L_0x7fe15bb5e180;
L_0x1b1ae70 .cmp/eq 32, L_0x1b1add0, L_0x7fe15bb5e1c8;
L_0x1b1afb0 .cmp/eq 2, v0x1b08610_0, L_0x7fe15bb5e210;
L_0x1b1b170 .cmp/eq 2, v0x1b08610_0, L_0x7fe15bb5e258;
L_0x1b1b210 .functor MUXZ 32, L_0x7fe15bb5e2a0, v0x1b08340_0, L_0x1b1b170, C4<>;
L_0x1b1b350 .functor MUXZ 32, L_0x1b1b210, v0x1b09590_0, L_0x1b1afb0, C4<>;
L_0x1b1b4d0 .functor MUXZ 32, L_0x1b1b350, v0x1b015a0_0, L_0x1b1ae70, C4<>;
S_0x1b04110 .scope module, "srcB_mux" "mux32_2" 4 146, 2 29 0, S_0x1b00100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "high_a"
    .port_info 3 /OUTPUT 32 "out"
v0x1b04300_0 .net "a", 31 0, v0x1b021f0_0;  alias, 1 drivers
v0x1b04410_0 .net "b", 31 0, L_0x1b1ac10;  alias, 1 drivers
v0x1b044d0_0 .net "high_a", 0 0, v0x1b00f60_0;  alias, 1 drivers
v0x1b045d0_0 .net "out", 31 0, L_0x1b1b6a0;  alias, 1 drivers
L_0x1b1b6a0 .functor MUXZ 32, L_0x1b1ac10, v0x1b021f0_0, v0x1b00f60_0, C4<>;
S_0x1b04710 .scope module, "write_data_mux" "mux32_3" 4 144, 2 41 0, S_0x1b00100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 2 "control"
    .port_info 4 /OUTPUT 32 "out"
v0x1b049b0_0 .net *"_s0", 31 0, L_0x1b0a510;  1 drivers
v0x1b04ab0_0 .net *"_s10", 0 0, L_0x1b1a660;  1 drivers
L_0x7fe15bb5e0f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1b04b70_0 .net/2u *"_s12", 1 0, L_0x7fe15bb5e0f0;  1 drivers
v0x1b04c30_0 .net *"_s14", 0 0, L_0x1b1a790;  1 drivers
L_0x7fe15bb5e138 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b04cf0_0 .net *"_s16", 31 0, L_0x7fe15bb5e138;  1 drivers
v0x1b04e20_0 .net *"_s18", 31 0, L_0x1b1a880;  1 drivers
v0x1b04f00_0 .net *"_s20", 31 0, L_0x1b1aa50;  1 drivers
L_0x7fe15bb5e018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b04fe0_0 .net *"_s3", 29 0, L_0x7fe15bb5e018;  1 drivers
L_0x7fe15bb5e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b050c0_0 .net/2u *"_s4", 31 0, L_0x7fe15bb5e060;  1 drivers
v0x1b05230_0 .net *"_s6", 0 0, L_0x1b1a5c0;  1 drivers
L_0x7fe15bb5e0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1b052f0_0 .net/2u *"_s8", 1 0, L_0x7fe15bb5e0a8;  1 drivers
v0x1b053d0_0 .net "a", 31 0, v0x1b01760_0;  alias, 1 drivers
v0x1b05490_0 .net "b", 31 0, v0x1b09590_0;  alias, 1 drivers
v0x1b05560_0 .net "c", 31 0, v0x1b08340_0;  alias, 1 drivers
v0x1b05630_0 .net "control", 1 0, v0x1b08700_0;  alias, 1 drivers
v0x1b056f0_0 .net "out", 31 0, L_0x1b1ac10;  alias, 1 drivers
L_0x1b0a510 .concat [ 2 30 0 0], v0x1b08700_0, L_0x7fe15bb5e018;
L_0x1b1a5c0 .cmp/eq 32, L_0x1b0a510, L_0x7fe15bb5e060;
L_0x1b1a660 .cmp/eq 2, v0x1b08700_0, L_0x7fe15bb5e0a8;
L_0x1b1a790 .cmp/eq 2, v0x1b08700_0, L_0x7fe15bb5e0f0;
L_0x1b1a880 .functor MUXZ 32, L_0x7fe15bb5e138, v0x1b08340_0, L_0x1b1a790, C4<>;
L_0x1b1aa50 .functor MUXZ 32, L_0x1b1a880, v0x1b09590_0, L_0x1b1a660, C4<>;
L_0x1b1ac10 .functor MUXZ 32, L_0x1b1aa50, v0x1b01760_0, L_0x1b1a5c0, C4<>;
S_0x1b05890 .scope module, "write_reg_mux" "mux5_2" 4 143, 2 36 0, S_0x1b00100;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a"
    .port_info 1 /INPUT 5 "b"
    .port_info 2 /INPUT 1 "high_a"
    .port_info 3 /OUTPUT 5 "out"
v0x1b05a80_0 .net "a", 4 0, v0x1b01920_0;  alias, 1 drivers
v0x1b05b90_0 .net "b", 4 0, v0x1b02030_0;  alias, 1 drivers
v0x1b05c60_0 .net "high_a", 0 0, v0x1b01ac0_0;  alias, 1 drivers
v0x1b05d60_0 .net "out", 4 0, L_0x1b0a2c0;  alias, 1 drivers
L_0x1b0a2c0 .functor MUXZ 5, v0x1b02030_0, v0x1b01920_0, v0x1b01ac0_0, C4<>;
S_0x1a9d8b0 .scope module, "inverter" "inverter" 2 22;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "control"
    .port_info 2 /OUTPUT 1 "out"
o0x7fe15bba8c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1b09ef0_0 .net "control", 0 0, o0x7fe15bba8c98;  0 drivers
o0x7fe15bba8cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1b09fd0_0 .net "in", 0 0, o0x7fe15bba8cc8;  0 drivers
v0x1b0a090_0 .var "out", 0 0;
E_0x1b06660 .event edge, v0x1b09ef0_0, v0x1b09fd0_0;
    .scope S_0x1ace350;
T_0 ;
    %wait E_0x1affd50;
    %load/vec4 v0x1affdb0_0;
    %load/vec4 v0x1affe90_0;
    %and;
    %store/vec4 v0x1afff50_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1b006e0;
T_1 ;
    %wait E_0x1b00c30;
    %load/vec4 v0x1b01020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b01d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b01370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b011f0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x1b00db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b00f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b01ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1b015a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1b01760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1b01e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1b02030_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1b01920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1b021f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1b01c70_0;
    %assign/vec4 v0x1b01d10_0, 0;
    %load/vec4 v0x1b012b0_0;
    %assign/vec4 v0x1b01370_0, 0;
    %load/vec4 v0x1b01130_0;
    %assign/vec4 v0x1b011f0_0, 0;
    %load/vec4 v0x1b00cb0_0;
    %assign/vec4 v0x1b00db0_0, 0;
    %load/vec4 v0x1b00e90_0;
    %assign/vec4 v0x1b00f60_0, 0;
    %load/vec4 v0x1b01a00_0;
    %assign/vec4 v0x1b01ac0_0, 0;
    %load/vec4 v0x1b014c0_0;
    %assign/vec4 v0x1b015a0_0, 0;
    %load/vec4 v0x1b01680_0;
    %assign/vec4 v0x1b01760_0, 0;
    %load/vec4 v0x1b01db0_0;
    %assign/vec4 v0x1b01e70_0, 0;
    %load/vec4 v0x1b01f50_0;
    %assign/vec4 v0x1b02030_0, 0;
    %load/vec4 v0x1b01840_0;
    %assign/vec4 v0x1b01920_0, 0;
    %load/vec4 v0x1b02110_0;
    %assign/vec4 v0x1b021f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1b027b0;
T_2 ;
    %wait E_0x1b00960;
    %load/vec4 v0x1b02a60_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b02cf0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1b02a60_0;
    %store/vec4 v0x1b02cf0_0, 0, 32;
T_2.1 ;
    %load/vec4 v0x1b02c10_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b02e20_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1b02c10_0;
    %store/vec4 v0x1b02e20_0, 0, 32;
T_2.3 ;
    %load/vec4 v0x1b02950_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 15, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v0x1b02cf0_0;
    %load/vec4 v0x1b02e20_0;
    %add;
    %store/vec4 v0x1b02b20_0, 0, 32;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v0x1b02cf0_0;
    %load/vec4 v0x1b02e20_0;
    %sub;
    %store/vec4 v0x1b02b20_0, 0, 32;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x1b02cf0_0;
    %load/vec4 v0x1b02e20_0;
    %or;
    %store/vec4 v0x1b02b20_0, 0, 32;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x1b02cf0_0;
    %load/vec4 v0x1b02e20_0;
    %and;
    %store/vec4 v0x1b02b20_0, 0, 32;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x1b02cf0_0;
    %load/vec4 v0x1b02e20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1b02b20_0, 0, 32;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1b02b20_0, 0, 32;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1a9d730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b084d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b093b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b08a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b08810_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1b002f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b083e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09270_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1b08c10_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1b08de0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1b09630_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x1b09850_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x1b08fb0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b09a20_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x1b09590_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x1b08340_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b08610_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b08700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b084d0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1b09850_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1b08fb0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b084d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x1b08c10_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x1b09590_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x1b08340_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b08700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b084d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1b08700_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1b08700_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b084d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b084d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1b002f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b08610_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b08700_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b083e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1b08610_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1b002f0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1b002f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b08610_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1b08700_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1b002f0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1b08610_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1b002f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b083e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1b08700_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b09dc0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1a9d730;
T_4 ;
    %wait E_0x1b000a0;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b09270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1b09cb0_0;
    %load/vec4 v0x1b09850_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 3 138 "$display", "TEST FAILED: WriteRegE should be %b, was actually %b.", v0x1b09960_0, v0x1b09cb0_0 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 3 140 "$display", "Test passed" {0 0 0};
T_4.3 ;
T_4.0 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b09270_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1b09cb0_0;
    %load/vec4 v0x1b08fb0_0;
    %cmp/ne;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 3 147 "$display", "TEST FAILED: WriteRegE should be %b, was actually %b.", v0x1b090c0_0, v0x1b09cb0_0 {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 3 149 "$display", "Test passed" {0 0 0};
T_4.7 ;
T_4.4 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x1b09cb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %vpi_call 3 156 "$display", "TEST FAILED: WriteRegE should be 0, was actually %b.", v0x1b09cb0_0 {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 3 158 "$display", "Test passed" {0 0 0};
T_4.11 ;
T_4.8 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b08700_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x1b09bf0_0;
    %load/vec4 v0x1b08de0_0;
    %cmp/ne;
    %jmp/0xz  T_4.14, 4;
    %vpi_call 3 166 "$display", "TEST FAILED: WriteDataE should be %b, was actually %b.", v0x1b08de0_0, v0x1b09bf0_0 {0 0 0};
    %jmp T_4.15;
T_4.14 ;
    %vpi_call 3 168 "$display", "Test passed" {0 0 0};
T_4.15 ;
T_4.12 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b08700_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x1b09bf0_0;
    %load/vec4 v0x1b09590_0;
    %cmp/ne;
    %jmp/0xz  T_4.18, 4;
    %vpi_call 3 175 "$display", "TEST FAILED: WriteDataE should be %b, was actually %b.", v0x1b09590_0, v0x1b09bf0_0 {0 0 0};
    %jmp T_4.19;
T_4.18 ;
    %vpi_call 3 177 "$display", "Test passed" {0 0 0};
T_4.19 ;
T_4.16 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b08700_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %load/vec4 v0x1b09bf0_0;
    %load/vec4 v0x1b08340_0;
    %cmp/ne;
    %jmp/0xz  T_4.22, 4;
    %vpi_call 3 184 "$display", "bbTEST FAILED: WriteDataE should be %b, was actually %b.", v0x1b08340_0, v0x1b09bf0_0 {0 0 0};
    %jmp T_4.23;
T_4.22 ;
    %vpi_call 3 186 "$display", "Test passed" {0 0 0};
T_4.23 ;
T_4.20 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b08610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b08700_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b083e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b002f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v0x1b082a0_0;
    %load/vec4 v0x1b08c10_0;
    %load/vec4 v0x1b08de0_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_4.26, 4;
    %load/vec4 v0x1b08c10_0;
    %load/vec4 v0x1b08de0_0;
    %and;
    %vpi_call 3 194 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0x1b082a0_0 {1 0 0};
    %jmp T_4.27;
T_4.26 ;
    %vpi_call 3 196 "$display", "Test passed" {0 0 0};
T_4.27 ;
T_4.24 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b08610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b08700_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b083e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b002f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v0x1b082a0_0;
    %load/vec4 v0x1b09590_0;
    %load/vec4 v0x1b08de0_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v0x1b09590_0;
    %load/vec4 v0x1b08de0_0;
    %or;
    %vpi_call 3 203 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0x1b082a0_0 {1 0 0};
    %jmp T_4.31;
T_4.30 ;
    %vpi_call 3 205 "$display", "Test passed" {0 0 0};
T_4.31 ;
T_4.28 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b08610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b08700_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b083e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b002f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v0x1b082a0_0;
    %load/vec4 v0x1b08d20_0;
    %load/vec4 v0x1b09590_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_4.34, 4;
    %load/vec4 v0x1b08d20_0;
    %load/vec4 v0x1b09590_0;
    %add;
    %vpi_call 3 212 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0x1b082a0_0 {1 0 0};
    %jmp T_4.35;
T_4.34 ;
    %vpi_call 3 214 "$display", "Test passed" {0 0 0};
T_4.35 ;
T_4.32 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b08610_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b08700_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b083e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b002f0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.36, 8;
    %load/vec4 v0x1b082a0_0;
    %load/vec4 v0x1b08340_0;
    %load/vec4 v0x1b09590_0;
    %sub;
    %cmp/ne;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0x1b08340_0;
    %load/vec4 v0x1b09590_0;
    %sub;
    %vpi_call 3 221 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u32>, v0x1b082a0_0 {1 0 0};
    %jmp T_4.39;
T_4.38 ;
    %vpi_call 3 223 "$display", "Test passed" {0 0 0};
T_4.39 ;
T_4.36 ;
    %load/vec4 v0x1b084d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b08610_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b08700_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b083e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1b002f0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v0x1b082a0_0;
    %load/vec4 v0x1b08340_0;
    %load/vec4 v0x1b09b30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmp/ne;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v0x1b08340_0;
    %load/vec4 v0x1b09b30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %vpi_call 3 230 "$display", "TEST FAILED: ALUOutE should be %b, was actually %b.", S<0,vec4,u1>, v0x1b082a0_0 {1 0 0};
    %jmp T_4.43;
T_4.42 ;
    %vpi_call 3 232 "$display", "Test passed" {0 0 0};
T_4.43 ;
T_4.40 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a9d8b0;
T_5 ;
    %wait E_0x1b06660;
    %load/vec4 v0x1b09ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x1b09fd0_0;
    %inv;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x1b09fd0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x1b0a090_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./util.v";
    "ex_test.v";
    "./execute/execute_stage.v";
    "./execute/execute_pipeline_reg.v";
    "./execute/alu.v";
