#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '-kdb' '-nc' '-xprop=tmerge' '-lca' '-debug_access+all+reverse' '+define+' '-timescale=1ns/1ps' 'test/fft_N_rad2_syn_tb.sv' 'verilog/fft_N_rad2.sv' 'verilog/butterfly.sv' 'verilog/delay_commutator.sv' 'verilog/delay.sv' 'verilog/deserializer.sv' 'verilog/input_reorder.sv' 'verilog/input_folding.sv' 'verilog/twiddle_control_pointer.sv' 'verilog/interleaver.sv' '-o' 'simv'  -static_dbgen_only -daidir=$1 2>&1
