

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_UPDATE_INPUT_STATE'
================================================================
* Date:           Wed Aug 25 17:50:37 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.270 us|  0.270 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UPDATE_INPUT_STATE  |       79|       79|        74|          2|          1|     4|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 75


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 2, D = 75, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 77 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%iPack_0_1 = alloca i32 1"   --->   Operation 78 'alloca' 'iPack_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%iPack_1_1 = alloca i32 1"   --->   Operation 79 'alloca' 'iPack_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%iPack_2_1 = alloca i32 1"   --->   Operation 80 'alloca' 'iPack_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%iPack_3_1 = alloca i32 1"   --->   Operation 81 'alloca' 'iPack_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%iSpin_0_1 = alloca i32 1"   --->   Operation 82 'alloca' 'iSpin_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%iSpin_1_1 = alloca i32 1"   --->   Operation 83 'alloca' 'iSpin_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%iSpin_2_1 = alloca i32 1"   --->   Operation 84 'alloca' 'iSpin_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%iSpin_3_1 = alloca i32 1"   --->   Operation 85 'alloca' 'iSpin_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%upSpin_V_1 = alloca i32 1"   --->   Operation 86 'alloca' 'upSpin_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%upSpin_V_1_1 = alloca i32 1"   --->   Operation 87 'alloca' 'upSpin_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%upSpin_V_1_2 = alloca i32 1"   --->   Operation 88 'alloca' 'upSpin_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%upSpin_V_1_3 = alloca i32 1"   --->   Operation 89 'alloca' 'upSpin_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%downSpin_V_1 = alloca i32 1"   --->   Operation 90 'alloca' 'downSpin_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%downSpin_V_1_1 = alloca i32 1"   --->   Operation 91 'alloca' 'downSpin_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%downSpin_V_1_2 = alloca i32 1"   --->   Operation 92 'alloca' 'downSpin_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%downSpin_V_1_3 = alloca i32 1"   --->   Operation 93 'alloca' 'downSpin_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%dH_1 = alloca i32 1"   --->   Operation 94 'alloca' 'dH_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%dH_1_1 = alloca i32 1"   --->   Operation 95 'alloca' 'dH_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dH_1_2 = alloca i32 1"   --->   Operation 96 'alloca' 'dH_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%dH_1_3 = alloca i32 1"   --->   Operation 97 'alloca' 'dH_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%logRandLocal_1 = alloca i32 1"   --->   Operation 98 'alloca' 'logRandLocal_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%logRandLocal_1_1 = alloca i32 1"   --->   Operation 99 'alloca' 'logRandLocal_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%logRandLocal_1_2 = alloca i32 1"   --->   Operation 100 'alloca' 'logRandLocal_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%logRandLocal_1_3 = alloca i32 1"   --->   Operation 101 'alloca' 'logRandLocal_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_1, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_0, void @empty, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln8_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln8"   --->   Operation 103 'read' 'trunc_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln4"   --->   Operation 104 'read' 'trunc_ln4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%h_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %h"   --->   Operation 105 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln5"   --->   Operation 106 'read' 'trunc_ln5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%logRand_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %logRand"   --->   Operation 107 'read' 'logRand_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%iPack_0_0543_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iPack_0_0543"   --->   Operation 108 'read' 'iPack_0_0543_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%iPack_1_0544_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iPack_1_0544"   --->   Operation 109 'read' 'iPack_1_0544_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%iPack_2_0545_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iPack_2_0545"   --->   Operation 110 'read' 'iPack_2_0545_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%iPack_3_0546_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iPack_3_0546"   --->   Operation 111 'read' 'iPack_3_0546_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%iSpin_0_0547_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin_0_0547"   --->   Operation 112 'read' 'iSpin_0_0547_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%iSpin_1_0548_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin_1_0548"   --->   Operation 113 'read' 'iSpin_1_0548_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%iSpin_2_0549_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin_2_0549"   --->   Operation 114 'read' 'iSpin_2_0549_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%iSpin_3_0550_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin_3_0550"   --->   Operation 115 'read' 'iSpin_3_0550_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%upSpin_V_0_0551_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin_V_0_0551"   --->   Operation 116 'read' 'upSpin_V_0_0551_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%upSpin_V_1_0552_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin_V_1_0552"   --->   Operation 117 'read' 'upSpin_V_1_0552_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%upSpin_V_2_0553_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin_V_2_0553"   --->   Operation 118 'read' 'upSpin_V_2_0553_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%upSpin_V_3_0554_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin_V_3_0554"   --->   Operation 119 'read' 'upSpin_V_3_0554_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%downSpin_V_0_0555_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin_V_0_0555"   --->   Operation 120 'read' 'downSpin_V_0_0555_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%downSpin_V_1_0556_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin_V_1_0556"   --->   Operation 121 'read' 'downSpin_V_1_0556_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%downSpin_V_2_0557_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin_V_2_0557"   --->   Operation 122 'read' 'downSpin_V_2_0557_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%downSpin_V_3_0558_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin_V_3_0558"   --->   Operation 123 'read' 'downSpin_V_3_0558_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%dH_0_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_0_0"   --->   Operation 124 'read' 'dH_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%dH_1_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_1_0"   --->   Operation 125 'read' 'dH_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%dH_2_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_2_0"   --->   Operation 126 'read' 'dH_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%dH_3_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH_3_0"   --->   Operation 127 'read' 'dH_3_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%logRandLocal_0_0559_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandLocal_0_0559"   --->   Operation 128 'read' 'logRandLocal_0_0559_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%logRandLocal_1_0560_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandLocal_1_0560"   --->   Operation 129 'read' 'logRandLocal_1_0560_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%logRandLocal_2_0561_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandLocal_2_0561"   --->   Operation 130 'read' 'logRandLocal_2_0561_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%logRandLocal_3_0562_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandLocal_3_0562"   --->   Operation 131 'read' 'logRandLocal_3_0562_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %logRandLocal_3_0562_read, i32 %logRandLocal_1_3"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %logRandLocal_2_0561_read, i32 %logRandLocal_1_2"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %logRandLocal_1_0560_read, i32 %logRandLocal_1_1"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %logRandLocal_0_0559_read, i32 %logRandLocal_1"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %dH_3_0_read, i32 %dH_1_3"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %dH_2_0_read, i32 %dH_1_2"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %dH_1_0_read, i32 %dH_1_1"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %dH_0_0_read, i32 %dH_1"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %downSpin_V_3_0558_read, i1 %downSpin_V_1_3"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %downSpin_V_2_0557_read, i1 %downSpin_V_1_2"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %downSpin_V_1_0556_read, i1 %downSpin_V_1_1"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %downSpin_V_0_0555_read, i1 %downSpin_V_1"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %upSpin_V_3_0554_read, i1 %upSpin_V_1_3"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %upSpin_V_2_0553_read, i1 %upSpin_V_1_2"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %upSpin_V_1_0552_read, i1 %upSpin_V_1_1"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %upSpin_V_0_0551_read, i1 %upSpin_V_1"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %iSpin_3_0550_read, i32 %iSpin_3_1"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %iSpin_2_0549_read, i32 %iSpin_2_1"   --->   Operation 149 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 150 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %iSpin_1_0548_read, i32 %iSpin_1_1"   --->   Operation 150 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 151 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %iSpin_0_0547_read, i32 %iSpin_0_1"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %iPack_3_0546_read, i32 %iPack_3_1"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %iPack_2_0545_read, i32 %iPack_2_1"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %iPack_1_0544_read, i32 %iPack_1_1"   --->   Operation 154 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %iPack_0_0543_read, i32 %iPack_0_1"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 156 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %t"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 157 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%t_1 = load i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 158 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 159 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.49ns)   --->   "%icmp_ln214 = icmp_eq  i3 %t_1, i3 4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:214]   --->   Operation 160 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 161 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.57ns)   --->   "%add_ln214 = add i3 %t_1, i3 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:214]   --->   Operation 162 'add' 'add_ln214' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %.split6, void %.exitStub" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:214]   --->   Operation 163 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%iPack_0_1_load = load i32 %iPack_0_1"   --->   Operation 164 'load' 'iPack_0_1_load' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%iPack_1_1_load = load i32 %iPack_1_1"   --->   Operation 165 'load' 'iPack_1_1_load' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%iPack_2_1_load = load i32 %iPack_2_1"   --->   Operation 166 'load' 'iPack_2_1_load' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%iPack_3_1_load = load i32 %iPack_3_1"   --->   Operation 167 'load' 'iPack_3_1_load' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%t_2_cast = zext i3 %t_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 168 'zext' 't_2_cast' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:214]   --->   Operation 169 'specloopname' 'specloopname_ln214' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.74ns)   --->   "%Ofst = sub i12 %trunc_ln8_read, i12 %t_2_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:217]   --->   Operation 170 'sub' 'Ofst' <Predicate = (!icmp_ln214)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%iSpin_1 = trunc i12 %Ofst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:217]   --->   Operation 171 'trunc' 'iSpin_1' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%iPack_0 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %Ofst, i32 4, i32 11" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:218]   --->   Operation 172 'partselect' 'iPack_0' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i8 %iPack_0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 173 'zext' 'zext_ln222' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i4 %iSpin_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 174 'zext' 'zext_ln223' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln222 = trunc i3 %t_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 175 'trunc' 'trunc_ln222' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.45ns)   --->   "%iPack_0_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %zext_ln222, i32 %iPack_0_1_load, i32 %iPack_0_1_load, i32 %iPack_0_1_load, i2 %trunc_ln222" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 176 'mux' 'iPack_0_2' <Predicate = (!icmp_ln214)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.45ns)   --->   "%iPack_1_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %iPack_1_1_load, i32 %zext_ln222, i32 %iPack_1_1_load, i32 %iPack_1_1_load, i2 %trunc_ln222" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 177 'mux' 'iPack_1_2' <Predicate = (!icmp_ln214)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.45ns)   --->   "%iPack_2_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %iPack_2_1_load, i32 %iPack_2_1_load, i32 %zext_ln222, i32 %iPack_2_1_load, i2 %trunc_ln222" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 178 'mux' 'iPack_2_2' <Predicate = (!icmp_ln214)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.45ns)   --->   "%iPack_3_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %iPack_3_1_load, i32 %iPack_3_1_load, i32 %iPack_3_1_load, i32 %zext_ln222, i2 %trunc_ln222" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 179 'mux' 'iPack_3_2' <Predicate = (!icmp_ln214)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.65ns)   --->   "%switch_ln223 = switch i2 %trunc_ln222, void %branch7, i2 0, void %.split629..split62955_crit_edge, i2 1, void %.split6..split62955_crit_edge, i2 2, void %branch6" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 180 'switch' 'switch_ln223' <Predicate = (!icmp_ln214)> <Delay = 0.65>
ST_2 : Operation 181 [1/1] (0.38ns)   --->   "%store_ln223 = store i32 %zext_ln223, i32 %iSpin_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 181 'store' 'store_ln223' <Predicate = (!icmp_ln214 & trunc_ln222 == 2)> <Delay = 0.38>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln223 = br void %.split62955" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 182 'br' 'br_ln223' <Predicate = (!icmp_ln214 & trunc_ln222 == 2)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.38ns)   --->   "%store_ln223 = store i32 %zext_ln223, i32 %iSpin_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 183 'store' 'store_ln223' <Predicate = (!icmp_ln214 & trunc_ln222 == 1)> <Delay = 0.38>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln223 = br void %.split62955" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 184 'br' 'br_ln223' <Predicate = (!icmp_ln214 & trunc_ln222 == 1)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.38ns)   --->   "%store_ln223 = store i32 %zext_ln223, i32 %iSpin_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 185 'store' 'store_ln223' <Predicate = (!icmp_ln214 & trunc_ln222 == 0)> <Delay = 0.38>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln223 = br void %.split62955" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 186 'br' 'br_ln223' <Predicate = (!icmp_ln214 & trunc_ln222 == 0)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.38ns)   --->   "%store_ln223 = store i32 %zext_ln223, i32 %iSpin_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 187 'store' 'store_ln223' <Predicate = (!icmp_ln214 & trunc_ln222 == 3)> <Delay = 0.38>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln223 = br void %.split62955" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:223]   --->   Operation 188 'br' 'br_ln223' <Predicate = (!icmp_ln214 & trunc_ln222 == 3)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln819_3 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %Ofst, i32 4, i32 7"   --->   Operation 189 'partselect' 'trunc_ln819_3' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %Ofst, i32 8, i32 11"   --->   Operation 190 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.65ns)   --->   "%switch_ln224 = switch i2 %trunc_ln222, void %branch11, i2 0, void %.split62955..split6295581_crit_edge, i2 1, void %.split62955..split6295581_crit_edge35, i2 2, void %branch10" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 191 'switch' 'switch_ln224' <Predicate = (!icmp_ln214)> <Delay = 0.65>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %Ofst, i2 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 192 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i14 %shl_ln1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 193 'zext' 'zext_ln228' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.14ns)   --->   "%add_ln228 = add i64 %zext_ln228, i64 %h_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 194 'add' 'add_ln228' <Predicate = (!icmp_ln214)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln228_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln228, i32 6, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 195 'partselect' 'trunc_ln228_3' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.65ns)   --->   "%switch_ln228 = switch i2 %trunc_ln222, void %branch19, i2 0, void %.split6295581107..split6295581107133_crit_edge, i2 1, void %.split6295581107..split6295581107133_crit_edge33, i2 2, void %branch18" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 196 'switch' 'switch_ln228' <Predicate = (!icmp_ln214)> <Delay = 0.65>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln229_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %trunc_ln222, i14 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 197 'bitconcatenate' 'shl_ln229_1' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i16 %shl_ln229_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 198 'zext' 'zext_ln229' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229 = add i64 %zext_ln228, i64 %logRand_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 199 'add' 'add_ln229' <Predicate = (!icmp_ln214)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 200 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln229_1 = add i64 %add_ln229, i64 %zext_ln229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 200 'add' 'add_ln229_1' <Predicate = (!icmp_ln214)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln229_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln229_1, i32 6, i32 63" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 201 'partselect' 'trunc_ln229_2' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.65ns)   --->   "%switch_ln229 = switch i2 %trunc_ln222, void %branch23, i2 0, void %.split6295581107133..split6295581107133159_crit_edge, i2 1, void %.split6295581107133..split6295581107133159_crit_edge32, i2 2, void %branch22" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 202 'switch' 'switch_ln229' <Predicate = (!icmp_ln214)> <Delay = 0.65>
ST_2 : Operation 203 [1/1] (0.38ns)   --->   "%store_ln222 = store i32 %iPack_3_2, i32 %iPack_3_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 203 'store' 'store_ln222' <Predicate = (!icmp_ln214)> <Delay = 0.38>
ST_2 : Operation 204 [1/1] (0.38ns)   --->   "%store_ln222 = store i32 %iPack_2_2, i32 %iPack_2_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 204 'store' 'store_ln222' <Predicate = (!icmp_ln214)> <Delay = 0.38>
ST_2 : Operation 205 [1/1] (0.38ns)   --->   "%store_ln222 = store i32 %iPack_1_2, i32 %iPack_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 205 'store' 'store_ln222' <Predicate = (!icmp_ln214)> <Delay = 0.38>
ST_2 : Operation 206 [1/1] (0.38ns)   --->   "%store_ln222 = store i32 %iPack_0_2, i32 %iPack_0_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:222]   --->   Operation 206 'store' 'store_ln222' <Predicate = (!icmp_ln214)> <Delay = 0.38>
ST_2 : Operation 207 [1/1] (0.38ns)   --->   "%store_ln214 = store i3 %add_ln214, i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:214]   --->   Operation 207 'store' 'store_ln214' <Predicate = (!icmp_ln214)> <Delay = 0.38>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!icmp_ln214)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln228 = sext i58 %trunc_ln228_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 209 'sext' 'sext_ln228' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln228" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 210 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_3 : Operation 211 [70/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 211 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln214)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 212 [69/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 212 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i58 %trunc_ln229_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 213 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 214 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [70/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 215 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 216 [68/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 216 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 217 [69/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 217 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 218 [67/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 218 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 219 [68/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 219 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 220 [66/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 220 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 221 [67/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 221 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 222 [65/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 222 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 223 [66/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 223 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 224 [64/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 224 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 225 [65/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 225 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 226 [63/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 226 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 227 [64/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 227 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 228 [62/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 228 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 229 [63/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 229 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 230 [61/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 230 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 231 [62/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 231 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 232 [60/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 232 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 233 [61/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 233 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 234 [59/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 234 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 235 [60/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 235 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 236 [58/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 236 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [59/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 237 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 238 [57/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 238 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 239 [58/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 239 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 240 [56/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 240 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 241 [57/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 241 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 242 [55/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 242 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 243 [56/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 243 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 244 [54/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 244 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 245 [55/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 245 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 246 [53/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 246 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 247 [54/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 247 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 248 [52/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 248 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 249 [53/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 249 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 250 [51/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 250 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 251 [52/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 251 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 252 [50/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 252 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 253 [51/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 253 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 254 [49/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 254 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 255 [50/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 255 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 256 [48/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 256 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 257 [49/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 257 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 258 [47/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 258 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 259 [48/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 259 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 260 [46/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 260 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 261 [47/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 261 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 262 [45/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 263 [46/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 263 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 264 [44/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 264 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 265 [45/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 265 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 266 [43/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 266 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 267 [44/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 267 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 268 [42/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 268 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 269 [43/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 269 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 270 [41/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 270 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 271 [42/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 271 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 272 [40/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 272 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 273 [41/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 273 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 274 [39/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 274 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 275 [40/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 275 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 276 [38/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 276 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 277 [39/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 277 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 278 [37/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 278 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 279 [38/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 279 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 280 [36/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 280 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 281 [37/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 281 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 282 [35/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 282 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 283 [36/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 283 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 284 [34/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 284 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 285 [35/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 285 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 286 [33/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 286 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 287 [34/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 287 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 288 [32/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 288 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 289 [33/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 289 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 290 [31/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 290 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 291 [32/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 291 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 292 [30/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 292 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 293 [31/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 293 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 294 [29/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 294 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 295 [30/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 295 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 296 [28/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 296 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 297 [29/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 297 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 298 [27/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 298 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 299 [28/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 299 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 300 [26/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 300 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 301 [27/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 301 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 302 [25/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 302 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 303 [26/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 303 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 304 [24/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 304 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 305 [25/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 305 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 306 [23/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 306 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 307 [24/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 307 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 308 [22/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 308 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 309 [23/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 309 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 310 [21/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 310 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 311 [22/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 311 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 312 [20/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 312 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 313 [21/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 313 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 314 [19/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 314 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 315 [20/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 315 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 316 [18/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 316 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 317 [19/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 317 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 318 [17/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 318 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 319 [18/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 319 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 320 [16/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 320 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 321 [17/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 321 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 322 [15/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 322 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 323 [16/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 323 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 324 [14/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 324 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 325 [15/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 325 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 326 [13/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 326 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 327 [14/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 327 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 328 [12/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 328 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 329 [13/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 329 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 330 [11/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 330 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 331 [12/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 331 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 332 [10/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 332 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 333 [11/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 333 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 334 [9/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 334 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 335 [10/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 335 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 336 [8/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 336 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 337 [9/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 337 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 338 [7/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 338 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 339 [8/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 339 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 340 [6/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 340 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 341 [7/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 341 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 342 [5/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 342 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 343 [6/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 343 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 344 [4/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 344 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 345 [5/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 345 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 346 [3/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 346 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 347 [4/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 347 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 348 [2/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 348 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 349 [3/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 349 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 350 [1/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 350 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 351 [2/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 351 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln228_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %iSpin_1, i2 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 352 'bitconcatenate' 'trunc_ln228_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 353 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 353 'read' 'gmem_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 354 [1/1] (0.70ns)   --->   "%add_ln228_1 = add i6 %trunc_ln228_2, i6 %trunc_ln4_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 354 'add' 'add_ln228_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 355 [1/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 355 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 356 [1/1] (0.70ns)   --->   "%add_ln229_2 = add i6 %trunc_ln5_read, i6 %trunc_ln228_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 356 'add' 'add_ln229_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 607 [1/1] (0.00ns)   --->   "%iPack_0_1_load_1 = load i32 %iPack_0_1"   --->   Operation 607 'load' 'iPack_0_1_load_1' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 608 [1/1] (0.00ns)   --->   "%iPack_1_1_load_1 = load i32 %iPack_1_1"   --->   Operation 608 'load' 'iPack_1_1_load_1' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 609 [1/1] (0.00ns)   --->   "%iPack_2_1_load_1 = load i32 %iPack_2_1"   --->   Operation 609 'load' 'iPack_2_1_load_1' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 610 [1/1] (0.00ns)   --->   "%iPack_3_1_load_1 = load i32 %iPack_3_1"   --->   Operation 610 'load' 'iPack_3_1_load_1' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 611 [1/1] (0.00ns)   --->   "%iSpin_0_1_load = load i32 %iSpin_0_1"   --->   Operation 611 'load' 'iSpin_0_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 612 [1/1] (0.00ns)   --->   "%iSpin_1_1_load = load i32 %iSpin_1_1"   --->   Operation 612 'load' 'iSpin_1_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 613 [1/1] (0.00ns)   --->   "%iSpin_2_1_load = load i32 %iSpin_2_1"   --->   Operation 613 'load' 'iSpin_2_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 614 [1/1] (0.00ns)   --->   "%iSpin_3_1_load = load i32 %iSpin_3_1"   --->   Operation 614 'load' 'iSpin_3_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 615 [1/1] (0.00ns)   --->   "%upSpin_V_1_load = load i1 %upSpin_V_1"   --->   Operation 615 'load' 'upSpin_V_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 616 [1/1] (0.00ns)   --->   "%upSpin_V_1_1_load = load i1 %upSpin_V_1_1"   --->   Operation 616 'load' 'upSpin_V_1_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 617 [1/1] (0.00ns)   --->   "%upSpin_V_1_2_load = load i1 %upSpin_V_1_2"   --->   Operation 617 'load' 'upSpin_V_1_2_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 618 [1/1] (0.00ns)   --->   "%upSpin_V_1_3_load = load i1 %upSpin_V_1_3"   --->   Operation 618 'load' 'upSpin_V_1_3_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 619 [1/1] (0.00ns)   --->   "%downSpin_V_1_load = load i1 %downSpin_V_1"   --->   Operation 619 'load' 'downSpin_V_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 620 [1/1] (0.00ns)   --->   "%downSpin_V_1_1_load = load i1 %downSpin_V_1_1"   --->   Operation 620 'load' 'downSpin_V_1_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 621 [1/1] (0.00ns)   --->   "%downSpin_V_1_2_load = load i1 %downSpin_V_1_2"   --->   Operation 621 'load' 'downSpin_V_1_2_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 622 [1/1] (0.00ns)   --->   "%downSpin_V_1_3_load = load i1 %downSpin_V_1_3"   --->   Operation 622 'load' 'downSpin_V_1_3_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 623 [1/1] (0.00ns)   --->   "%dH_1_load = load i32 %dH_1"   --->   Operation 623 'load' 'dH_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 624 [1/1] (0.00ns)   --->   "%dH_1_1_load = load i32 %dH_1_1"   --->   Operation 624 'load' 'dH_1_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 625 [1/1] (0.00ns)   --->   "%dH_1_2_load = load i32 %dH_1_2"   --->   Operation 625 'load' 'dH_1_2_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 626 [1/1] (0.00ns)   --->   "%dH_1_3_load = load i32 %dH_1_3"   --->   Operation 626 'load' 'dH_1_3_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 627 [1/1] (0.00ns)   --->   "%logRandLocal_1_load = load i32 %logRandLocal_1"   --->   Operation 627 'load' 'logRandLocal_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 628 [1/1] (0.00ns)   --->   "%logRandLocal_1_1_load = load i32 %logRandLocal_1_1"   --->   Operation 628 'load' 'logRandLocal_1_1_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 629 [1/1] (0.00ns)   --->   "%logRandLocal_1_2_load = load i32 %logRandLocal_1_2"   --->   Operation 629 'load' 'logRandLocal_1_2_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 630 [1/1] (0.00ns)   --->   "%logRandLocal_1_3_load = load i32 %logRandLocal_1_3"   --->   Operation 630 'load' 'logRandLocal_1_3_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 631 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %logRandLocal_3_1_out, i32 %logRandLocal_1_3_load"   --->   Operation 631 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 632 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %logRandLocal_2_1_out, i32 %logRandLocal_1_2_load"   --->   Operation 632 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 633 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %logRandLocal_1_1_out, i32 %logRandLocal_1_1_load"   --->   Operation 633 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 634 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %logRandLocal_0_1_out, i32 %logRandLocal_1_load"   --->   Operation 634 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 635 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dH_3_1_out, i32 %dH_1_3_load"   --->   Operation 635 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 636 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dH_2_1_out, i32 %dH_1_2_load"   --->   Operation 636 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 637 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dH_1_1_out, i32 %dH_1_1_load"   --->   Operation 637 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 638 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dH_0_1_out, i32 %dH_1_load"   --->   Operation 638 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 639 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %downSpin_V_3_1_out, i1 %downSpin_V_1_3_load"   --->   Operation 639 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 640 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %downSpin_V_2_1_out, i1 %downSpin_V_1_2_load"   --->   Operation 640 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 641 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %downSpin_V_1_1_out, i1 %downSpin_V_1_1_load"   --->   Operation 641 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 642 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %downSpin_V_0_1_out, i1 %downSpin_V_1_load"   --->   Operation 642 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 643 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %upSpin_V_3_1_out, i1 %upSpin_V_1_3_load"   --->   Operation 643 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 644 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %upSpin_V_2_1_out, i1 %upSpin_V_1_2_load"   --->   Operation 644 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 645 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %upSpin_V_1_1_out, i1 %upSpin_V_1_1_load"   --->   Operation 645 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 646 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %upSpin_V_0_1_out, i1 %upSpin_V_1_load"   --->   Operation 646 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 647 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iSpin_3_1_out, i32 %iSpin_3_1_load"   --->   Operation 647 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 648 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iSpin_2_1_out, i32 %iSpin_2_1_load"   --->   Operation 648 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 649 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iSpin_1_1_out, i32 %iSpin_1_1_load"   --->   Operation 649 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 650 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iSpin_0_1_out, i32 %iSpin_0_1_load"   --->   Operation 650 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 651 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iPack_3_1_out, i32 %iPack_3_1_load_1"   --->   Operation 651 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 652 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iPack_2_1_out, i32 %iPack_2_1_load_1"   --->   Operation 652 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 653 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iPack_1_1_out, i32 %iPack_1_1_load_1"   --->   Operation 653 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 654 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %iPack_0_1_out, i32 %iPack_0_1_load_1"   --->   Operation 654 'write' 'write_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_73 : Operation 655 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 655 'ret' 'ret_ln0' <Predicate = (icmp_ln214)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i4 %lshr_ln1"   --->   Operation 357 'zext' 'zext_ln819' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 358 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_0_addr = getelementptr i16 %trottersLocal_V_0_0, i64 0, i64 %zext_ln819"   --->   Operation 358 'getelementptr' 'trottersLocal_V_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 359 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_0_load = load i4 %trottersLocal_V_0_0_addr"   --->   Operation 359 'load' 'trottersLocal_V_0_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 360 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_1_addr = getelementptr i16 %trottersLocal_V_0_1, i64 0, i64 %zext_ln819"   --->   Operation 360 'getelementptr' 'trottersLocal_V_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 361 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_1_load = load i4 %trottersLocal_V_0_1_addr"   --->   Operation 361 'load' 'trottersLocal_V_0_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 362 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_2_addr = getelementptr i16 %trottersLocal_V_0_2, i64 0, i64 %zext_ln819"   --->   Operation 362 'getelementptr' 'trottersLocal_V_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 363 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_2_load = load i4 %trottersLocal_V_0_2_addr"   --->   Operation 363 'load' 'trottersLocal_V_0_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 364 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_3_addr = getelementptr i16 %trottersLocal_V_0_3, i64 0, i64 %zext_ln819"   --->   Operation 364 'getelementptr' 'trottersLocal_V_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 365 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_3_load = load i4 %trottersLocal_V_0_3_addr"   --->   Operation 365 'load' 'trottersLocal_V_0_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 366 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_4_addr = getelementptr i16 %trottersLocal_V_0_4, i64 0, i64 %zext_ln819"   --->   Operation 366 'getelementptr' 'trottersLocal_V_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 367 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_4_load = load i4 %trottersLocal_V_0_4_addr"   --->   Operation 367 'load' 'trottersLocal_V_0_4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 368 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_5_addr = getelementptr i16 %trottersLocal_V_0_5, i64 0, i64 %zext_ln819"   --->   Operation 368 'getelementptr' 'trottersLocal_V_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 369 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_5_load = load i4 %trottersLocal_V_0_5_addr"   --->   Operation 369 'load' 'trottersLocal_V_0_5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 370 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_6_addr = getelementptr i16 %trottersLocal_V_0_6, i64 0, i64 %zext_ln819"   --->   Operation 370 'getelementptr' 'trottersLocal_V_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 371 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_6_load = load i4 %trottersLocal_V_0_6_addr"   --->   Operation 371 'load' 'trottersLocal_V_0_6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 372 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_7_addr = getelementptr i16 %trottersLocal_V_0_7, i64 0, i64 %zext_ln819"   --->   Operation 372 'getelementptr' 'trottersLocal_V_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 373 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_7_load = load i4 %trottersLocal_V_0_7_addr"   --->   Operation 373 'load' 'trottersLocal_V_0_7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 374 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_8_addr = getelementptr i16 %trottersLocal_V_0_8, i64 0, i64 %zext_ln819"   --->   Operation 374 'getelementptr' 'trottersLocal_V_0_8_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 375 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_8_load = load i4 %trottersLocal_V_0_8_addr"   --->   Operation 375 'load' 'trottersLocal_V_0_8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 376 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_9_addr = getelementptr i16 %trottersLocal_V_0_9, i64 0, i64 %zext_ln819"   --->   Operation 376 'getelementptr' 'trottersLocal_V_0_9_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 377 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_9_load = load i4 %trottersLocal_V_0_9_addr"   --->   Operation 377 'load' 'trottersLocal_V_0_9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 378 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_10_addr = getelementptr i16 %trottersLocal_V_0_10, i64 0, i64 %zext_ln819"   --->   Operation 378 'getelementptr' 'trottersLocal_V_0_10_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 379 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_10_load = load i4 %trottersLocal_V_0_10_addr"   --->   Operation 379 'load' 'trottersLocal_V_0_10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 380 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_11_addr = getelementptr i16 %trottersLocal_V_0_11, i64 0, i64 %zext_ln819"   --->   Operation 380 'getelementptr' 'trottersLocal_V_0_11_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 381 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_11_load = load i4 %trottersLocal_V_0_11_addr"   --->   Operation 381 'load' 'trottersLocal_V_0_11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 382 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_12_addr = getelementptr i16 %trottersLocal_V_0_12, i64 0, i64 %zext_ln819"   --->   Operation 382 'getelementptr' 'trottersLocal_V_0_12_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 383 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_12_load = load i4 %trottersLocal_V_0_12_addr"   --->   Operation 383 'load' 'trottersLocal_V_0_12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 384 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_13_addr = getelementptr i16 %trottersLocal_V_0_13, i64 0, i64 %zext_ln819"   --->   Operation 384 'getelementptr' 'trottersLocal_V_0_13_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 385 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_13_load = load i4 %trottersLocal_V_0_13_addr"   --->   Operation 385 'load' 'trottersLocal_V_0_13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 386 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_14_addr = getelementptr i16 %trottersLocal_V_0_14, i64 0, i64 %zext_ln819"   --->   Operation 386 'getelementptr' 'trottersLocal_V_0_14_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 387 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_14_load = load i4 %trottersLocal_V_0_14_addr"   --->   Operation 387 'load' 'trottersLocal_V_0_14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 388 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_15_addr = getelementptr i16 %trottersLocal_V_0_15, i64 0, i64 %zext_ln819"   --->   Operation 388 'getelementptr' 'trottersLocal_V_0_15_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 389 [2/2] (0.68ns)   --->   "%trottersLocal_V_0_15_load = load i4 %trottersLocal_V_0_15_addr"   --->   Operation 389 'load' 'trottersLocal_V_0_15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 390 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_0_addr = getelementptr i16 %trottersLocal_V_1_0, i64 0, i64 %zext_ln819"   --->   Operation 390 'getelementptr' 'trottersLocal_V_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 391 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_0_load = load i4 %trottersLocal_V_1_0_addr"   --->   Operation 391 'load' 'trottersLocal_V_1_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 392 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_1_addr = getelementptr i16 %trottersLocal_V_1_1, i64 0, i64 %zext_ln819"   --->   Operation 392 'getelementptr' 'trottersLocal_V_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 393 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_1_load = load i4 %trottersLocal_V_1_1_addr"   --->   Operation 393 'load' 'trottersLocal_V_1_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 394 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_2_addr = getelementptr i16 %trottersLocal_V_1_2, i64 0, i64 %zext_ln819"   --->   Operation 394 'getelementptr' 'trottersLocal_V_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 395 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_2_load = load i4 %trottersLocal_V_1_2_addr"   --->   Operation 395 'load' 'trottersLocal_V_1_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 396 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_3_addr = getelementptr i16 %trottersLocal_V_1_3, i64 0, i64 %zext_ln819"   --->   Operation 396 'getelementptr' 'trottersLocal_V_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 397 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_3_load = load i4 %trottersLocal_V_1_3_addr"   --->   Operation 397 'load' 'trottersLocal_V_1_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 398 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_4_addr = getelementptr i16 %trottersLocal_V_1_4, i64 0, i64 %zext_ln819"   --->   Operation 398 'getelementptr' 'trottersLocal_V_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 399 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_4_load = load i4 %trottersLocal_V_1_4_addr"   --->   Operation 399 'load' 'trottersLocal_V_1_4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 400 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_5_addr = getelementptr i16 %trottersLocal_V_1_5, i64 0, i64 %zext_ln819"   --->   Operation 400 'getelementptr' 'trottersLocal_V_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 401 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_5_load = load i4 %trottersLocal_V_1_5_addr"   --->   Operation 401 'load' 'trottersLocal_V_1_5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 402 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_6_addr = getelementptr i16 %trottersLocal_V_1_6, i64 0, i64 %zext_ln819"   --->   Operation 402 'getelementptr' 'trottersLocal_V_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 403 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_6_load = load i4 %trottersLocal_V_1_6_addr"   --->   Operation 403 'load' 'trottersLocal_V_1_6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 404 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_7_addr = getelementptr i16 %trottersLocal_V_1_7, i64 0, i64 %zext_ln819"   --->   Operation 404 'getelementptr' 'trottersLocal_V_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 405 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_7_load = load i4 %trottersLocal_V_1_7_addr"   --->   Operation 405 'load' 'trottersLocal_V_1_7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 406 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_8_addr = getelementptr i16 %trottersLocal_V_1_8, i64 0, i64 %zext_ln819"   --->   Operation 406 'getelementptr' 'trottersLocal_V_1_8_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 407 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_8_load = load i4 %trottersLocal_V_1_8_addr"   --->   Operation 407 'load' 'trottersLocal_V_1_8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 408 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_9_addr = getelementptr i16 %trottersLocal_V_1_9, i64 0, i64 %zext_ln819"   --->   Operation 408 'getelementptr' 'trottersLocal_V_1_9_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 409 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_9_load = load i4 %trottersLocal_V_1_9_addr"   --->   Operation 409 'load' 'trottersLocal_V_1_9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 410 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_10_addr = getelementptr i16 %trottersLocal_V_1_10, i64 0, i64 %zext_ln819"   --->   Operation 410 'getelementptr' 'trottersLocal_V_1_10_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 411 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_10_load = load i4 %trottersLocal_V_1_10_addr"   --->   Operation 411 'load' 'trottersLocal_V_1_10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 412 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_11_addr = getelementptr i16 %trottersLocal_V_1_11, i64 0, i64 %zext_ln819"   --->   Operation 412 'getelementptr' 'trottersLocal_V_1_11_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 413 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_11_load = load i4 %trottersLocal_V_1_11_addr"   --->   Operation 413 'load' 'trottersLocal_V_1_11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 414 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_12_addr = getelementptr i16 %trottersLocal_V_1_12, i64 0, i64 %zext_ln819"   --->   Operation 414 'getelementptr' 'trottersLocal_V_1_12_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 415 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_12_load = load i4 %trottersLocal_V_1_12_addr"   --->   Operation 415 'load' 'trottersLocal_V_1_12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 416 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_13_addr = getelementptr i16 %trottersLocal_V_1_13, i64 0, i64 %zext_ln819"   --->   Operation 416 'getelementptr' 'trottersLocal_V_1_13_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 417 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_13_load = load i4 %trottersLocal_V_1_13_addr"   --->   Operation 417 'load' 'trottersLocal_V_1_13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 418 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_14_addr = getelementptr i16 %trottersLocal_V_1_14, i64 0, i64 %zext_ln819"   --->   Operation 418 'getelementptr' 'trottersLocal_V_1_14_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 419 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_14_load = load i4 %trottersLocal_V_1_14_addr"   --->   Operation 419 'load' 'trottersLocal_V_1_14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 420 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_15_addr = getelementptr i16 %trottersLocal_V_1_15, i64 0, i64 %zext_ln819"   --->   Operation 420 'getelementptr' 'trottersLocal_V_1_15_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 421 [2/2] (0.68ns)   --->   "%trottersLocal_V_1_15_load = load i4 %trottersLocal_V_1_15_addr"   --->   Operation 421 'load' 'trottersLocal_V_1_15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 422 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_0_addr = getelementptr i16 %trottersLocal_V_2_0, i64 0, i64 %zext_ln819"   --->   Operation 422 'getelementptr' 'trottersLocal_V_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 423 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_0_load = load i4 %trottersLocal_V_2_0_addr"   --->   Operation 423 'load' 'trottersLocal_V_2_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 424 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_1_addr = getelementptr i16 %trottersLocal_V_2_1, i64 0, i64 %zext_ln819"   --->   Operation 424 'getelementptr' 'trottersLocal_V_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 425 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_1_load = load i4 %trottersLocal_V_2_1_addr"   --->   Operation 425 'load' 'trottersLocal_V_2_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 426 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_2_addr = getelementptr i16 %trottersLocal_V_2_2, i64 0, i64 %zext_ln819"   --->   Operation 426 'getelementptr' 'trottersLocal_V_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 427 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_2_load = load i4 %trottersLocal_V_2_2_addr"   --->   Operation 427 'load' 'trottersLocal_V_2_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 428 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_3_addr = getelementptr i16 %trottersLocal_V_2_3, i64 0, i64 %zext_ln819"   --->   Operation 428 'getelementptr' 'trottersLocal_V_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 429 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_3_load = load i4 %trottersLocal_V_2_3_addr"   --->   Operation 429 'load' 'trottersLocal_V_2_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 430 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_4_addr = getelementptr i16 %trottersLocal_V_2_4, i64 0, i64 %zext_ln819"   --->   Operation 430 'getelementptr' 'trottersLocal_V_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 431 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_4_load = load i4 %trottersLocal_V_2_4_addr"   --->   Operation 431 'load' 'trottersLocal_V_2_4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 432 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_5_addr = getelementptr i16 %trottersLocal_V_2_5, i64 0, i64 %zext_ln819"   --->   Operation 432 'getelementptr' 'trottersLocal_V_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 433 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_5_load = load i4 %trottersLocal_V_2_5_addr"   --->   Operation 433 'load' 'trottersLocal_V_2_5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 434 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_6_addr = getelementptr i16 %trottersLocal_V_2_6, i64 0, i64 %zext_ln819"   --->   Operation 434 'getelementptr' 'trottersLocal_V_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 435 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_6_load = load i4 %trottersLocal_V_2_6_addr"   --->   Operation 435 'load' 'trottersLocal_V_2_6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 436 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_7_addr = getelementptr i16 %trottersLocal_V_2_7, i64 0, i64 %zext_ln819"   --->   Operation 436 'getelementptr' 'trottersLocal_V_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 437 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_7_load = load i4 %trottersLocal_V_2_7_addr"   --->   Operation 437 'load' 'trottersLocal_V_2_7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 438 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_8_addr = getelementptr i16 %trottersLocal_V_2_8, i64 0, i64 %zext_ln819"   --->   Operation 438 'getelementptr' 'trottersLocal_V_2_8_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 439 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_8_load = load i4 %trottersLocal_V_2_8_addr"   --->   Operation 439 'load' 'trottersLocal_V_2_8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 440 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_9_addr = getelementptr i16 %trottersLocal_V_2_9, i64 0, i64 %zext_ln819"   --->   Operation 440 'getelementptr' 'trottersLocal_V_2_9_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 441 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_9_load = load i4 %trottersLocal_V_2_9_addr"   --->   Operation 441 'load' 'trottersLocal_V_2_9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 442 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_10_addr = getelementptr i16 %trottersLocal_V_2_10, i64 0, i64 %zext_ln819"   --->   Operation 442 'getelementptr' 'trottersLocal_V_2_10_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 443 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_10_load = load i4 %trottersLocal_V_2_10_addr"   --->   Operation 443 'load' 'trottersLocal_V_2_10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 444 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_11_addr = getelementptr i16 %trottersLocal_V_2_11, i64 0, i64 %zext_ln819"   --->   Operation 444 'getelementptr' 'trottersLocal_V_2_11_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 445 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_11_load = load i4 %trottersLocal_V_2_11_addr"   --->   Operation 445 'load' 'trottersLocal_V_2_11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 446 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_12_addr = getelementptr i16 %trottersLocal_V_2_12, i64 0, i64 %zext_ln819"   --->   Operation 446 'getelementptr' 'trottersLocal_V_2_12_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 447 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_12_load = load i4 %trottersLocal_V_2_12_addr"   --->   Operation 447 'load' 'trottersLocal_V_2_12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 448 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_13_addr = getelementptr i16 %trottersLocal_V_2_13, i64 0, i64 %zext_ln819"   --->   Operation 448 'getelementptr' 'trottersLocal_V_2_13_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 449 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_13_load = load i4 %trottersLocal_V_2_13_addr"   --->   Operation 449 'load' 'trottersLocal_V_2_13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 450 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_14_addr = getelementptr i16 %trottersLocal_V_2_14, i64 0, i64 %zext_ln819"   --->   Operation 450 'getelementptr' 'trottersLocal_V_2_14_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 451 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_14_load = load i4 %trottersLocal_V_2_14_addr"   --->   Operation 451 'load' 'trottersLocal_V_2_14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 452 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_15_addr = getelementptr i16 %trottersLocal_V_2_15, i64 0, i64 %zext_ln819"   --->   Operation 452 'getelementptr' 'trottersLocal_V_2_15_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 453 [2/2] (0.68ns)   --->   "%trottersLocal_V_2_15_load = load i4 %trottersLocal_V_2_15_addr"   --->   Operation 453 'load' 'trottersLocal_V_2_15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 454 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_0_addr = getelementptr i16 %trottersLocal_V_3_0, i64 0, i64 %zext_ln819"   --->   Operation 454 'getelementptr' 'trottersLocal_V_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 455 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_0_load = load i4 %trottersLocal_V_3_0_addr"   --->   Operation 455 'load' 'trottersLocal_V_3_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 456 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_1_addr = getelementptr i16 %trottersLocal_V_3_1, i64 0, i64 %zext_ln819"   --->   Operation 456 'getelementptr' 'trottersLocal_V_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 457 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_1_load = load i4 %trottersLocal_V_3_1_addr"   --->   Operation 457 'load' 'trottersLocal_V_3_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 458 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_2_addr = getelementptr i16 %trottersLocal_V_3_2, i64 0, i64 %zext_ln819"   --->   Operation 458 'getelementptr' 'trottersLocal_V_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 459 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_2_load = load i4 %trottersLocal_V_3_2_addr"   --->   Operation 459 'load' 'trottersLocal_V_3_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 460 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_3_addr = getelementptr i16 %trottersLocal_V_3_3, i64 0, i64 %zext_ln819"   --->   Operation 460 'getelementptr' 'trottersLocal_V_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 461 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_3_load = load i4 %trottersLocal_V_3_3_addr"   --->   Operation 461 'load' 'trottersLocal_V_3_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 462 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_4_addr = getelementptr i16 %trottersLocal_V_3_4, i64 0, i64 %zext_ln819"   --->   Operation 462 'getelementptr' 'trottersLocal_V_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 463 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_4_load = load i4 %trottersLocal_V_3_4_addr"   --->   Operation 463 'load' 'trottersLocal_V_3_4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 464 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_5_addr = getelementptr i16 %trottersLocal_V_3_5, i64 0, i64 %zext_ln819"   --->   Operation 464 'getelementptr' 'trottersLocal_V_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 465 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_5_load = load i4 %trottersLocal_V_3_5_addr"   --->   Operation 465 'load' 'trottersLocal_V_3_5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 466 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_6_addr = getelementptr i16 %trottersLocal_V_3_6, i64 0, i64 %zext_ln819"   --->   Operation 466 'getelementptr' 'trottersLocal_V_3_6_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 467 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_6_load = load i4 %trottersLocal_V_3_6_addr"   --->   Operation 467 'load' 'trottersLocal_V_3_6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 468 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_7_addr = getelementptr i16 %trottersLocal_V_3_7, i64 0, i64 %zext_ln819"   --->   Operation 468 'getelementptr' 'trottersLocal_V_3_7_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 469 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_7_load = load i4 %trottersLocal_V_3_7_addr"   --->   Operation 469 'load' 'trottersLocal_V_3_7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 470 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_8_addr = getelementptr i16 %trottersLocal_V_3_8, i64 0, i64 %zext_ln819"   --->   Operation 470 'getelementptr' 'trottersLocal_V_3_8_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 471 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_8_load = load i4 %trottersLocal_V_3_8_addr"   --->   Operation 471 'load' 'trottersLocal_V_3_8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 472 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_9_addr = getelementptr i16 %trottersLocal_V_3_9, i64 0, i64 %zext_ln819"   --->   Operation 472 'getelementptr' 'trottersLocal_V_3_9_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 473 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_9_load = load i4 %trottersLocal_V_3_9_addr"   --->   Operation 473 'load' 'trottersLocal_V_3_9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 474 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_10_addr = getelementptr i16 %trottersLocal_V_3_10, i64 0, i64 %zext_ln819"   --->   Operation 474 'getelementptr' 'trottersLocal_V_3_10_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 475 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_10_load = load i4 %trottersLocal_V_3_10_addr"   --->   Operation 475 'load' 'trottersLocal_V_3_10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 476 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_11_addr = getelementptr i16 %trottersLocal_V_3_11, i64 0, i64 %zext_ln819"   --->   Operation 476 'getelementptr' 'trottersLocal_V_3_11_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 477 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_11_load = load i4 %trottersLocal_V_3_11_addr"   --->   Operation 477 'load' 'trottersLocal_V_3_11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 478 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_12_addr = getelementptr i16 %trottersLocal_V_3_12, i64 0, i64 %zext_ln819"   --->   Operation 478 'getelementptr' 'trottersLocal_V_3_12_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 479 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_12_load = load i4 %trottersLocal_V_3_12_addr"   --->   Operation 479 'load' 'trottersLocal_V_3_12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 480 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_13_addr = getelementptr i16 %trottersLocal_V_3_13, i64 0, i64 %zext_ln819"   --->   Operation 480 'getelementptr' 'trottersLocal_V_3_13_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 481 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_13_load = load i4 %trottersLocal_V_3_13_addr"   --->   Operation 481 'load' 'trottersLocal_V_3_13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 482 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_14_addr = getelementptr i16 %trottersLocal_V_3_14, i64 0, i64 %zext_ln819"   --->   Operation 482 'getelementptr' 'trottersLocal_V_3_14_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 483 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_14_load = load i4 %trottersLocal_V_3_14_addr"   --->   Operation 483 'load' 'trottersLocal_V_3_14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 484 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_15_addr = getelementptr i16 %trottersLocal_V_3_15, i64 0, i64 %zext_ln819"   --->   Operation 484 'getelementptr' 'trottersLocal_V_3_15_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 485 [2/2] (0.68ns)   --->   "%trottersLocal_V_3_15_load = load i4 %trottersLocal_V_3_15_addr"   --->   Operation 485 'load' 'trottersLocal_V_3_15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_74 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln228_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln228_1, i3 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 486 'bitconcatenate' 'shl_ln228_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i9 %shl_ln228_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 487 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 488 [1/1] (1.44ns)   --->   "%lshr_ln228 = lshr i512 %gmem_addr_read, i512 %zext_ln228_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 488 'lshr' 'lshr_ln228' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i512 %lshr_ln228" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 489 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 490 [1/1] (0.00ns)   --->   "%dH_1_5 = bitcast i32 %trunc_ln228" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 490 'bitcast' 'dH_1_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 491 [1/1] (0.38ns)   --->   "%store_ln228 = store i32 %dH_1_5, i32 %dH_1_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 491 'store' 'store_ln228' <Predicate = (trunc_ln222 == 2)> <Delay = 0.38>
ST_74 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln228 = br void %.split6295581107133" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 492 'br' 'br_ln228' <Predicate = (trunc_ln222 == 2)> <Delay = 0.00>
ST_74 : Operation 493 [1/1] (0.38ns)   --->   "%store_ln228 = store i32 %dH_1_5, i32 %dH_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 493 'store' 'store_ln228' <Predicate = (trunc_ln222 == 1)> <Delay = 0.38>
ST_74 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln228 = br void %.split6295581107133" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 494 'br' 'br_ln228' <Predicate = (trunc_ln222 == 1)> <Delay = 0.00>
ST_74 : Operation 495 [1/1] (0.38ns)   --->   "%store_ln228 = store i32 %dH_1_5, i32 %dH_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 495 'store' 'store_ln228' <Predicate = (trunc_ln222 == 0)> <Delay = 0.38>
ST_74 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln228 = br void %.split6295581107133" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 496 'br' 'br_ln228' <Predicate = (trunc_ln222 == 0)> <Delay = 0.00>
ST_74 : Operation 497 [1/1] (0.38ns)   --->   "%store_ln228 = store i32 %dH_1_5, i32 %dH_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 497 'store' 'store_ln228' <Predicate = (trunc_ln222 == 3)> <Delay = 0.38>
ST_74 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln228 = br void %.split6295581107133" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:228]   --->   Operation 498 'br' 'br_ln228' <Predicate = (trunc_ln222 == 3)> <Delay = 0.00>
ST_74 : Operation 499 [1/1] (2.43ns)   --->   "%gmem_addr_1_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 499 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 1.83>
ST_75 : Operation 500 [1/1] (0.45ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 3, i32 0, i32 1, i32 2, i2 %trunc_ln222" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 500 'mux' 'tmp_s' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln819 = trunc i32 %tmp_s"   --->   Operation 501 'trunc' 'trunc_ln819' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln819, i4 %trunc_ln819_3"   --->   Operation 502 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln819_1 = zext i6 %tmp_2"   --->   Operation 503 'zext' 'zext_ln819_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 504 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_0_load = load i4 %trottersLocal_V_0_0_addr"   --->   Operation 504 'load' 'trottersLocal_V_0_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 505 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_1_load = load i4 %trottersLocal_V_0_1_addr"   --->   Operation 505 'load' 'trottersLocal_V_0_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 506 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_2_load = load i4 %trottersLocal_V_0_2_addr"   --->   Operation 506 'load' 'trottersLocal_V_0_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 507 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_3_load = load i4 %trottersLocal_V_0_3_addr"   --->   Operation 507 'load' 'trottersLocal_V_0_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 508 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_4_load = load i4 %trottersLocal_V_0_4_addr"   --->   Operation 508 'load' 'trottersLocal_V_0_4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 509 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_5_load = load i4 %trottersLocal_V_0_5_addr"   --->   Operation 509 'load' 'trottersLocal_V_0_5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 510 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_6_load = load i4 %trottersLocal_V_0_6_addr"   --->   Operation 510 'load' 'trottersLocal_V_0_6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 511 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_7_load = load i4 %trottersLocal_V_0_7_addr"   --->   Operation 511 'load' 'trottersLocal_V_0_7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 512 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_8_load = load i4 %trottersLocal_V_0_8_addr"   --->   Operation 512 'load' 'trottersLocal_V_0_8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 513 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_9_load = load i4 %trottersLocal_V_0_9_addr"   --->   Operation 513 'load' 'trottersLocal_V_0_9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 514 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_10_load = load i4 %trottersLocal_V_0_10_addr"   --->   Operation 514 'load' 'trottersLocal_V_0_10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 515 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_11_load = load i4 %trottersLocal_V_0_11_addr"   --->   Operation 515 'load' 'trottersLocal_V_0_11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 516 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_12_load = load i4 %trottersLocal_V_0_12_addr"   --->   Operation 516 'load' 'trottersLocal_V_0_12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 517 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_13_load = load i4 %trottersLocal_V_0_13_addr"   --->   Operation 517 'load' 'trottersLocal_V_0_13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 518 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_14_load = load i4 %trottersLocal_V_0_14_addr"   --->   Operation 518 'load' 'trottersLocal_V_0_14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 519 [1/2] (0.68ns)   --->   "%trottersLocal_V_0_15_load = load i4 %trottersLocal_V_0_15_addr"   --->   Operation 519 'load' 'trottersLocal_V_0_15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 520 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_0_load = load i4 %trottersLocal_V_1_0_addr"   --->   Operation 520 'load' 'trottersLocal_V_1_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 521 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_1_load = load i4 %trottersLocal_V_1_1_addr"   --->   Operation 521 'load' 'trottersLocal_V_1_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 522 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_2_load = load i4 %trottersLocal_V_1_2_addr"   --->   Operation 522 'load' 'trottersLocal_V_1_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 523 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_3_load = load i4 %trottersLocal_V_1_3_addr"   --->   Operation 523 'load' 'trottersLocal_V_1_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 524 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_4_load = load i4 %trottersLocal_V_1_4_addr"   --->   Operation 524 'load' 'trottersLocal_V_1_4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 525 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_5_load = load i4 %trottersLocal_V_1_5_addr"   --->   Operation 525 'load' 'trottersLocal_V_1_5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 526 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_6_load = load i4 %trottersLocal_V_1_6_addr"   --->   Operation 526 'load' 'trottersLocal_V_1_6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 527 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_7_load = load i4 %trottersLocal_V_1_7_addr"   --->   Operation 527 'load' 'trottersLocal_V_1_7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 528 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_8_load = load i4 %trottersLocal_V_1_8_addr"   --->   Operation 528 'load' 'trottersLocal_V_1_8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 529 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_9_load = load i4 %trottersLocal_V_1_9_addr"   --->   Operation 529 'load' 'trottersLocal_V_1_9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 530 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_10_load = load i4 %trottersLocal_V_1_10_addr"   --->   Operation 530 'load' 'trottersLocal_V_1_10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 531 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_11_load = load i4 %trottersLocal_V_1_11_addr"   --->   Operation 531 'load' 'trottersLocal_V_1_11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 532 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_12_load = load i4 %trottersLocal_V_1_12_addr"   --->   Operation 532 'load' 'trottersLocal_V_1_12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 533 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_13_load = load i4 %trottersLocal_V_1_13_addr"   --->   Operation 533 'load' 'trottersLocal_V_1_13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 534 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_14_load = load i4 %trottersLocal_V_1_14_addr"   --->   Operation 534 'load' 'trottersLocal_V_1_14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 535 [1/2] (0.68ns)   --->   "%trottersLocal_V_1_15_load = load i4 %trottersLocal_V_1_15_addr"   --->   Operation 535 'load' 'trottersLocal_V_1_15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 536 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_0_load = load i4 %trottersLocal_V_2_0_addr"   --->   Operation 536 'load' 'trottersLocal_V_2_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 537 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_1_load = load i4 %trottersLocal_V_2_1_addr"   --->   Operation 537 'load' 'trottersLocal_V_2_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 538 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_2_load = load i4 %trottersLocal_V_2_2_addr"   --->   Operation 538 'load' 'trottersLocal_V_2_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 539 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_3_load = load i4 %trottersLocal_V_2_3_addr"   --->   Operation 539 'load' 'trottersLocal_V_2_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 540 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_4_load = load i4 %trottersLocal_V_2_4_addr"   --->   Operation 540 'load' 'trottersLocal_V_2_4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 541 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_5_load = load i4 %trottersLocal_V_2_5_addr"   --->   Operation 541 'load' 'trottersLocal_V_2_5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 542 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_6_load = load i4 %trottersLocal_V_2_6_addr"   --->   Operation 542 'load' 'trottersLocal_V_2_6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 543 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_7_load = load i4 %trottersLocal_V_2_7_addr"   --->   Operation 543 'load' 'trottersLocal_V_2_7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 544 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_8_load = load i4 %trottersLocal_V_2_8_addr"   --->   Operation 544 'load' 'trottersLocal_V_2_8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 545 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_9_load = load i4 %trottersLocal_V_2_9_addr"   --->   Operation 545 'load' 'trottersLocal_V_2_9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 546 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_10_load = load i4 %trottersLocal_V_2_10_addr"   --->   Operation 546 'load' 'trottersLocal_V_2_10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 547 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_11_load = load i4 %trottersLocal_V_2_11_addr"   --->   Operation 547 'load' 'trottersLocal_V_2_11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 548 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_12_load = load i4 %trottersLocal_V_2_12_addr"   --->   Operation 548 'load' 'trottersLocal_V_2_12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 549 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_13_load = load i4 %trottersLocal_V_2_13_addr"   --->   Operation 549 'load' 'trottersLocal_V_2_13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 550 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_14_load = load i4 %trottersLocal_V_2_14_addr"   --->   Operation 550 'load' 'trottersLocal_V_2_14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 551 [1/2] (0.68ns)   --->   "%trottersLocal_V_2_15_load = load i4 %trottersLocal_V_2_15_addr"   --->   Operation 551 'load' 'trottersLocal_V_2_15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 552 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_0_load = load i4 %trottersLocal_V_3_0_addr"   --->   Operation 552 'load' 'trottersLocal_V_3_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 553 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_1_load = load i4 %trottersLocal_V_3_1_addr"   --->   Operation 553 'load' 'trottersLocal_V_3_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 554 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_2_load = load i4 %trottersLocal_V_3_2_addr"   --->   Operation 554 'load' 'trottersLocal_V_3_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 555 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_3_load = load i4 %trottersLocal_V_3_3_addr"   --->   Operation 555 'load' 'trottersLocal_V_3_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 556 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_4_load = load i4 %trottersLocal_V_3_4_addr"   --->   Operation 556 'load' 'trottersLocal_V_3_4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 557 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_5_load = load i4 %trottersLocal_V_3_5_addr"   --->   Operation 557 'load' 'trottersLocal_V_3_5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 558 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_6_load = load i4 %trottersLocal_V_3_6_addr"   --->   Operation 558 'load' 'trottersLocal_V_3_6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 559 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_7_load = load i4 %trottersLocal_V_3_7_addr"   --->   Operation 559 'load' 'trottersLocal_V_3_7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 560 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_8_load = load i4 %trottersLocal_V_3_8_addr"   --->   Operation 560 'load' 'trottersLocal_V_3_8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 561 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_9_load = load i4 %trottersLocal_V_3_9_addr"   --->   Operation 561 'load' 'trottersLocal_V_3_9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 562 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_10_load = load i4 %trottersLocal_V_3_10_addr"   --->   Operation 562 'load' 'trottersLocal_V_3_10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 563 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_11_load = load i4 %trottersLocal_V_3_11_addr"   --->   Operation 563 'load' 'trottersLocal_V_3_11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 564 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_12_load = load i4 %trottersLocal_V_3_12_addr"   --->   Operation 564 'load' 'trottersLocal_V_3_12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 565 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_13_load = load i4 %trottersLocal_V_3_13_addr"   --->   Operation 565 'load' 'trottersLocal_V_3_13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 566 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_14_load = load i4 %trottersLocal_V_3_14_addr"   --->   Operation 566 'load' 'trottersLocal_V_3_14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 567 [1/2] (0.68ns)   --->   "%trottersLocal_V_3_15_load = load i4 %trottersLocal_V_3_15_addr"   --->   Operation 567 'load' 'trottersLocal_V_3_15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_75 : Operation 568 [1/1] (0.75ns)   --->   "%p_Val2_s = mux i16 @_ssdm_op_Mux.ap_auto.64i16.i7, i16 %trottersLocal_V_0_0_load, i16 %trottersLocal_V_0_1_load, i16 %trottersLocal_V_0_2_load, i16 %trottersLocal_V_0_3_load, i16 %trottersLocal_V_0_4_load, i16 %trottersLocal_V_0_5_load, i16 %trottersLocal_V_0_6_load, i16 %trottersLocal_V_0_7_load, i16 %trottersLocal_V_0_8_load, i16 %trottersLocal_V_0_9_load, i16 %trottersLocal_V_0_10_load, i16 %trottersLocal_V_0_11_load, i16 %trottersLocal_V_0_12_load, i16 %trottersLocal_V_0_13_load, i16 %trottersLocal_V_0_14_load, i16 %trottersLocal_V_0_15_load, i16 %trottersLocal_V_1_0_load, i16 %trottersLocal_V_1_1_load, i16 %trottersLocal_V_1_2_load, i16 %trottersLocal_V_1_3_load, i16 %trottersLocal_V_1_4_load, i16 %trottersLocal_V_1_5_load, i16 %trottersLocal_V_1_6_load, i16 %trottersLocal_V_1_7_load, i16 %trottersLocal_V_1_8_load, i16 %trottersLocal_V_1_9_load, i16 %trottersLocal_V_1_10_load, i16 %trottersLocal_V_1_11_load, i16 %trottersLocal_V_1_12_load, i16 %trottersLocal_V_1_13_load, i16 %trottersLocal_V_1_14_load, i16 %trottersLocal_V_1_15_load, i16 %trottersLocal_V_2_0_load, i16 %trottersLocal_V_2_1_load, i16 %trottersLocal_V_2_2_load, i16 %trottersLocal_V_2_3_load, i16 %trottersLocal_V_2_4_load, i16 %trottersLocal_V_2_5_load, i16 %trottersLocal_V_2_6_load, i16 %trottersLocal_V_2_7_load, i16 %trottersLocal_V_2_8_load, i16 %trottersLocal_V_2_9_load, i16 %trottersLocal_V_2_10_load, i16 %trottersLocal_V_2_11_load, i16 %trottersLocal_V_2_12_load, i16 %trottersLocal_V_2_13_load, i16 %trottersLocal_V_2_14_load, i16 %trottersLocal_V_2_15_load, i16 %trottersLocal_V_3_0_load, i16 %trottersLocal_V_3_1_load, i16 %trottersLocal_V_3_2_load, i16 %trottersLocal_V_3_3_load, i16 %trottersLocal_V_3_4_load, i16 %trottersLocal_V_3_5_load, i16 %trottersLocal_V_3_6_load, i16 %trottersLocal_V_3_7_load, i16 %trottersLocal_V_3_8_load, i16 %trottersLocal_V_3_9_load, i16 %trottersLocal_V_3_10_load, i16 %trottersLocal_V_3_11_load, i16 %trottersLocal_V_3_12_load, i16 %trottersLocal_V_3_13_load, i16 %trottersLocal_V_3_14_load, i16 %trottersLocal_V_3_15_load, i7 %zext_ln819_1"   --->   Operation 568 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln819_17 = zext i4 %iSpin_1"   --->   Operation 569 'zext' 'zext_ln819_17' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 570 [1/1] (0.00ns)   --->   "%upSpin_V_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %p_Val2_s, i16 %zext_ln819_17"   --->   Operation 570 'bitselect' 'upSpin_V_1_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 571 [1/1] (0.38ns)   --->   "%store_ln224 = store i1 %upSpin_V_1_5, i1 %upSpin_V_1_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 571 'store' 'store_ln224' <Predicate = (trunc_ln222 == 2)> <Delay = 0.38>
ST_75 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split6295581" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 572 'br' 'br_ln224' <Predicate = (trunc_ln222 == 2)> <Delay = 0.00>
ST_75 : Operation 573 [1/1] (0.38ns)   --->   "%store_ln224 = store i1 %upSpin_V_1_5, i1 %upSpin_V_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 573 'store' 'store_ln224' <Predicate = (trunc_ln222 == 1)> <Delay = 0.38>
ST_75 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split6295581" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 574 'br' 'br_ln224' <Predicate = (trunc_ln222 == 1)> <Delay = 0.00>
ST_75 : Operation 575 [1/1] (0.38ns)   --->   "%store_ln224 = store i1 %upSpin_V_1_5, i1 %upSpin_V_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 575 'store' 'store_ln224' <Predicate = (trunc_ln222 == 0)> <Delay = 0.38>
ST_75 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split6295581" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 576 'br' 'br_ln224' <Predicate = (trunc_ln222 == 0)> <Delay = 0.00>
ST_75 : Operation 577 [1/1] (0.38ns)   --->   "%store_ln224 = store i1 %upSpin_V_1_5, i1 %upSpin_V_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 577 'store' 'store_ln224' <Predicate = (trunc_ln222 == 3)> <Delay = 0.38>
ST_75 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split6295581" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:224]   --->   Operation 578 'br' 'br_ln224' <Predicate = (trunc_ln222 == 3)> <Delay = 0.00>
ST_75 : Operation 579 [1/1] (0.45ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 1, i32 2, i32 3, i32 0, i2 %trunc_ln222" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 579 'mux' 'tmp_15' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln819_2 = trunc i32 %tmp_15"   --->   Operation 580 'trunc' 'trunc_ln819_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln819_2, i4 %trunc_ln819_3"   --->   Operation 581 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln819_2 = zext i6 %tmp_3"   --->   Operation 582 'zext' 'zext_ln819_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 583 [1/1] (0.75ns)   --->   "%p_Val2_16 = mux i16 @_ssdm_op_Mux.ap_auto.64i16.i7, i16 %trottersLocal_V_0_0_load, i16 %trottersLocal_V_0_1_load, i16 %trottersLocal_V_0_2_load, i16 %trottersLocal_V_0_3_load, i16 %trottersLocal_V_0_4_load, i16 %trottersLocal_V_0_5_load, i16 %trottersLocal_V_0_6_load, i16 %trottersLocal_V_0_7_load, i16 %trottersLocal_V_0_8_load, i16 %trottersLocal_V_0_9_load, i16 %trottersLocal_V_0_10_load, i16 %trottersLocal_V_0_11_load, i16 %trottersLocal_V_0_12_load, i16 %trottersLocal_V_0_13_load, i16 %trottersLocal_V_0_14_load, i16 %trottersLocal_V_0_15_load, i16 %trottersLocal_V_1_0_load, i16 %trottersLocal_V_1_1_load, i16 %trottersLocal_V_1_2_load, i16 %trottersLocal_V_1_3_load, i16 %trottersLocal_V_1_4_load, i16 %trottersLocal_V_1_5_load, i16 %trottersLocal_V_1_6_load, i16 %trottersLocal_V_1_7_load, i16 %trottersLocal_V_1_8_load, i16 %trottersLocal_V_1_9_load, i16 %trottersLocal_V_1_10_load, i16 %trottersLocal_V_1_11_load, i16 %trottersLocal_V_1_12_load, i16 %trottersLocal_V_1_13_load, i16 %trottersLocal_V_1_14_load, i16 %trottersLocal_V_1_15_load, i16 %trottersLocal_V_2_0_load, i16 %trottersLocal_V_2_1_load, i16 %trottersLocal_V_2_2_load, i16 %trottersLocal_V_2_3_load, i16 %trottersLocal_V_2_4_load, i16 %trottersLocal_V_2_5_load, i16 %trottersLocal_V_2_6_load, i16 %trottersLocal_V_2_7_load, i16 %trottersLocal_V_2_8_load, i16 %trottersLocal_V_2_9_load, i16 %trottersLocal_V_2_10_load, i16 %trottersLocal_V_2_11_load, i16 %trottersLocal_V_2_12_load, i16 %trottersLocal_V_2_13_load, i16 %trottersLocal_V_2_14_load, i16 %trottersLocal_V_2_15_load, i16 %trottersLocal_V_3_0_load, i16 %trottersLocal_V_3_1_load, i16 %trottersLocal_V_3_2_load, i16 %trottersLocal_V_3_3_load, i16 %trottersLocal_V_3_4_load, i16 %trottersLocal_V_3_5_load, i16 %trottersLocal_V_3_6_load, i16 %trottersLocal_V_3_7_load, i16 %trottersLocal_V_3_8_load, i16 %trottersLocal_V_3_9_load, i16 %trottersLocal_V_3_10_load, i16 %trottersLocal_V_3_11_load, i16 %trottersLocal_V_3_12_load, i16 %trottersLocal_V_3_13_load, i16 %trottersLocal_V_3_14_load, i16 %trottersLocal_V_3_15_load, i7 %zext_ln819_2"   --->   Operation 583 'mux' 'p_Val2_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 584 [1/1] (0.00ns)   --->   "%downSpin_V_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %p_Val2_16, i16 %zext_ln819_17"   --->   Operation 584 'bitselect' 'downSpin_V_1_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 585 [1/1] (0.65ns)   --->   "%switch_ln225 = switch i2 %trunc_ln222, void %branch15, i2 0, void %.split6295581..split6295581107_crit_edge, i2 1, void %.split6295581..split6295581107_crit_edge34, i2 2, void %branch14" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 585 'switch' 'switch_ln225' <Predicate = true> <Delay = 0.65>
ST_75 : Operation 586 [1/1] (0.38ns)   --->   "%store_ln225 = store i1 %downSpin_V_1_5, i1 %downSpin_V_1_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 586 'store' 'store_ln225' <Predicate = (trunc_ln222 == 2)> <Delay = 0.38>
ST_75 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln225 = br void %.split6295581107" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 587 'br' 'br_ln225' <Predicate = (trunc_ln222 == 2)> <Delay = 0.00>
ST_75 : Operation 588 [1/1] (0.38ns)   --->   "%store_ln225 = store i1 %downSpin_V_1_5, i1 %downSpin_V_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 588 'store' 'store_ln225' <Predicate = (trunc_ln222 == 1)> <Delay = 0.38>
ST_75 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln225 = br void %.split6295581107" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 589 'br' 'br_ln225' <Predicate = (trunc_ln222 == 1)> <Delay = 0.00>
ST_75 : Operation 590 [1/1] (0.38ns)   --->   "%store_ln225 = store i1 %downSpin_V_1_5, i1 %downSpin_V_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 590 'store' 'store_ln225' <Predicate = (trunc_ln222 == 0)> <Delay = 0.38>
ST_75 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln225 = br void %.split6295581107" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 591 'br' 'br_ln225' <Predicate = (trunc_ln222 == 0)> <Delay = 0.00>
ST_75 : Operation 592 [1/1] (0.38ns)   --->   "%store_ln225 = store i1 %downSpin_V_1_5, i1 %downSpin_V_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 592 'store' 'store_ln225' <Predicate = (trunc_ln222 == 3)> <Delay = 0.38>
ST_75 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln225 = br void %.split6295581107" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:225]   --->   Operation 593 'br' 'br_ln225' <Predicate = (trunc_ln222 == 3)> <Delay = 0.00>
ST_75 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln229_2, i3 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 594 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i9 %shl_ln2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 595 'zext' 'zext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 596 [1/1] (1.44ns)   --->   "%lshr_ln229 = lshr i512 %gmem_addr_1_read, i512 %zext_ln229_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 596 'lshr' 'lshr_ln229' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i512 %lshr_ln229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 597 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 598 [1/1] (0.00ns)   --->   "%logRandLocal_1_5 = bitcast i32 %trunc_ln229" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 598 'bitcast' 'logRandLocal_1_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 599 [1/1] (0.38ns)   --->   "%store_ln229 = store i32 %logRandLocal_1_5, i32 %logRandLocal_1_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 599 'store' 'store_ln229' <Predicate = (trunc_ln222 == 2)> <Delay = 0.38>
ST_75 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln229 = br void %.split6295581107133159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 600 'br' 'br_ln229' <Predicate = (trunc_ln222 == 2)> <Delay = 0.00>
ST_75 : Operation 601 [1/1] (0.38ns)   --->   "%store_ln229 = store i32 %logRandLocal_1_5, i32 %logRandLocal_1_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 601 'store' 'store_ln229' <Predicate = (trunc_ln222 == 1)> <Delay = 0.38>
ST_75 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln229 = br void %.split6295581107133159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 602 'br' 'br_ln229' <Predicate = (trunc_ln222 == 1)> <Delay = 0.00>
ST_75 : Operation 603 [1/1] (0.38ns)   --->   "%store_ln229 = store i32 %logRandLocal_1_5, i32 %logRandLocal_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 603 'store' 'store_ln229' <Predicate = (trunc_ln222 == 0)> <Delay = 0.38>
ST_75 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln229 = br void %.split6295581107133159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 604 'br' 'br_ln229' <Predicate = (trunc_ln222 == 0)> <Delay = 0.00>
ST_75 : Operation 605 [1/1] (0.38ns)   --->   "%store_ln229 = store i32 %logRandLocal_1_5, i32 %logRandLocal_1_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 605 'store' 'store_ln229' <Predicate = (trunc_ln222 == 3)> <Delay = 0.38>
ST_75 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln229 = br void %.split6295581107133159" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:229]   --->   Operation 606 'br' 'br_ln229' <Predicate = (trunc_ln222 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('logRandLocal[1]') [143]  (0 ns)
	'store' operation ('store_ln0') of variable 'logRandLocal_3_0562_read' on local variable 'logRandLocal[1]' [174]  (0.387 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'load' operation ('t', /home/edci/workspace/SQA_kernels/src/qmc.cpp:222) on local variable 't' [201]  (0 ns)
	'sub' operation ('Ofst', /home/edci/workspace/SQA_kernels/src/qmc.cpp:217) [214]  (0.745 ns)
	'add' operation ('add_ln228', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [413]  (1.15 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [416]  (0 ns)
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:229) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:229) [446]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:229) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:229) [446]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:228) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:228) [417]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /home/edci/workspace/SQA_kernels/src/qmc.cpp:229) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:229) [446]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', /home/edci/workspace/SQA_kernels/src/qmc.cpp:229) on port 'gmem' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:229) [447]  (2.43 ns)

 <State 75>: 1.83ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln229', /home/edci/workspace/SQA_kernels/src/qmc.cpp:229) [451]  (1.44 ns)
	'store' operation ('store_ln229', /home/edci/workspace/SQA_kernels/src/qmc.cpp:229) of variable 'logRandLocal[1]', /home/edci/workspace/SQA_kernels/src/qmc.cpp:229 on local variable 'logRandLocal[1]' [456]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
