-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
-- Date        : Tue Nov 30 09:55:05 2021
-- Host        : DESKTOP-UNKKMEU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ block_design_accelerator_0_0_sim_netlist.vhdl
-- Design      : block_design_accelerator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    output_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_reg[0]_0\ : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[14]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair2";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_wr_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_wr_addr_OBUF(0)
    );
\dram_wr_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_wr_addr_OBUF(10)
    );
\dram_wr_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_wr_addr_OBUF(11)
    );
\dram_wr_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_wr_addr_OBUF(12)
    );
\dram_wr_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_wr_addr_OBUF(13)
    );
\dram_wr_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_wr_addr_OBUF(14)
    );
\dram_wr_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_wr_addr_OBUF(1)
    );
\dram_wr_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_wr_addr_OBUF(2)
    );
\dram_wr_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_wr_addr_OBUF(3)
    );
\dram_wr_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_wr_addr_OBUF(4)
    );
\dram_wr_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_wr_addr_OBUF(5)
    );
\dram_wr_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_wr_addr_OBUF(6)
    );
\dram_wr_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_wr_addr_OBUF(7)
    );
\dram_wr_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_wr_addr_OBUF(8)
    );
\dram_wr_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_wr_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => \output_reg[0]_0\,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\ is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    state : out STD_LOGIC;
    take_it_tg_ff_reg : in STD_LOGIC;
    take_it_tg_ff_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\ is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[0]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_rd_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair4";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => take_it_tg_ff_reg,
      CLR => AR(0),
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_rd_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_rd_addr_OBUF(0)
    );
\dram_rd_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_rd_addr_OBUF(10)
    );
\dram_rd_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_rd_addr_OBUF(11)
    );
\dram_rd_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_rd_addr_OBUF(12)
    );
\dram_rd_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_rd_addr_OBUF(13)
    );
\dram_rd_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_rd_addr_OBUF(14)
    );
\dram_rd_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_rd_addr_OBUF(1)
    );
\dram_rd_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_rd_addr_OBUF(2)
    );
\dram_rd_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_rd_addr_OBUF(3)
    );
\dram_rd_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_rd_addr_OBUF(4)
    );
\dram_rd_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_rd_addr_OBUF(5)
    );
\dram_rd_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_rd_addr_OBUF(6)
    );
\dram_rd_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_rd_addr_OBUF(7)
    );
\dram_rd_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_rd_addr_OBUF(8)
    );
\dram_rd_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_rd_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg_ff_reg_0,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\ is
  port (
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    output_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_reg[0]_0\ : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\ is
  signal \addr_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \addr_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[12]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[4]_i_5_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_3_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_4_n_0\ : STD_LOGIC;
  signal \addr_current[8]_i_5_n_0\ : STD_LOGIC;
  signal addr_current_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \addr_current_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \addr_current_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \addr_current_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^state\ : STD_LOGIC;
  signal \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[10]_inst_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[11]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[12]_inst_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[13]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[14]_inst_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[1]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[2]_inst_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[3]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[4]_inst_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[5]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[6]_inst_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[7]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[8]_inst_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \dram_wr_addr_OBUF[9]_inst_i_1\ : label is "soft_lutpair2";
begin
  state <= \^state\;
\addr_current[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(0),
      I1 => \^state\,
      I2 => Q(0),
      O => \addr_current[0]_i_3_n_0\
    );
\addr_current[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(3),
      I1 => \^state\,
      I2 => Q(3),
      O => \addr_current[0]_i_4_n_0\
    );
\addr_current[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(2),
      I1 => \^state\,
      I2 => Q(2),
      O => \addr_current[0]_i_5_n_0\
    );
\addr_current[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(1),
      I1 => \^state\,
      I2 => Q(1),
      O => \addr_current[0]_i_6_n_0\
    );
\addr_current[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => addr_current_reg(0),
      I2 => \^state\,
      O => \addr_current[0]_i_7_n_0\
    );
\addr_current[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(14),
      I1 => \^state\,
      I2 => Q(14),
      O => \addr_current[12]_i_2_n_0\
    );
\addr_current[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(13),
      I1 => \^state\,
      I2 => Q(13),
      O => \addr_current[12]_i_3_n_0\
    );
\addr_current[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(12),
      I1 => \^state\,
      I2 => Q(12),
      O => \addr_current[12]_i_4_n_0\
    );
\addr_current[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(7),
      I1 => \^state\,
      I2 => Q(7),
      O => \addr_current[4]_i_2_n_0\
    );
\addr_current[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(6),
      I1 => \^state\,
      I2 => Q(6),
      O => \addr_current[4]_i_3_n_0\
    );
\addr_current[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(5),
      I1 => \^state\,
      I2 => Q(5),
      O => \addr_current[4]_i_4_n_0\
    );
\addr_current[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(4),
      I1 => \^state\,
      I2 => Q(4),
      O => \addr_current[4]_i_5_n_0\
    );
\addr_current[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(11),
      I1 => \^state\,
      I2 => Q(11),
      O => \addr_current[8]_i_2_n_0\
    );
\addr_current[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(10),
      I1 => \^state\,
      I2 => Q(10),
      O => \addr_current[8]_i_3_n_0\
    );
\addr_current[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(9),
      I1 => \^state\,
      I2 => Q(9),
      O => \addr_current[8]_i_4_n_0\
    );
\addr_current[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_current_reg(8),
      I1 => \^state\,
      I2 => Q(8),
      O => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_7\,
      Q => addr_current_reg(0)
    );
\addr_current_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_current_reg[0]_i_2_n_0\,
      CO(2) => \addr_current_reg[0]_i_2_n_1\,
      CO(1) => \addr_current_reg[0]_i_2_n_2\,
      CO(0) => \addr_current_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_current[0]_i_3_n_0\,
      O(3) => \addr_current_reg[0]_i_2_n_4\,
      O(2) => \addr_current_reg[0]_i_2_n_5\,
      O(1) => \addr_current_reg[0]_i_2_n_6\,
      O(0) => \addr_current_reg[0]_i_2_n_7\,
      S(3) => \addr_current[0]_i_4_n_0\,
      S(2) => \addr_current[0]_i_5_n_0\,
      S(1) => \addr_current[0]_i_6_n_0\,
      S(0) => \addr_current[0]_i_7_n_0\
    );
\addr_current_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_5\,
      Q => addr_current_reg(10)
    );
\addr_current_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_4\,
      Q => addr_current_reg(11)
    );
\addr_current_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_7\,
      Q => addr_current_reg(12)
    );
\addr_current_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_current_reg[12]_i_1_n_2\,
      CO(0) => \addr_current_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_current_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \addr_current_reg[12]_i_1_n_5\,
      O(1) => \addr_current_reg[12]_i_1_n_6\,
      O(0) => \addr_current_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \addr_current[12]_i_2_n_0\,
      S(1) => \addr_current[12]_i_3_n_0\,
      S(0) => \addr_current[12]_i_4_n_0\
    );
\addr_current_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_6\,
      Q => addr_current_reg(13)
    );
\addr_current_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[12]_i_1_n_5\,
      Q => addr_current_reg(14)
    );
\addr_current_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_6\,
      Q => addr_current_reg(1)
    );
\addr_current_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_5\,
      Q => addr_current_reg(2)
    );
\addr_current_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[0]_i_2_n_4\,
      Q => addr_current_reg(3)
    );
\addr_current_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_7\,
      Q => addr_current_reg(4)
    );
\addr_current_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[0]_i_2_n_0\,
      CO(3) => \addr_current_reg[4]_i_1_n_0\,
      CO(2) => \addr_current_reg[4]_i_1_n_1\,
      CO(1) => \addr_current_reg[4]_i_1_n_2\,
      CO(0) => \addr_current_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[4]_i_1_n_4\,
      O(2) => \addr_current_reg[4]_i_1_n_5\,
      O(1) => \addr_current_reg[4]_i_1_n_6\,
      O(0) => \addr_current_reg[4]_i_1_n_7\,
      S(3) => \addr_current[4]_i_2_n_0\,
      S(2) => \addr_current[4]_i_3_n_0\,
      S(1) => \addr_current[4]_i_4_n_0\,
      S(0) => \addr_current[4]_i_5_n_0\
    );
\addr_current_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_6\,
      Q => addr_current_reg(5)
    );
\addr_current_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_5\,
      Q => addr_current_reg(6)
    );
\addr_current_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[4]_i_1_n_4\,
      Q => addr_current_reg(7)
    );
\addr_current_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_7\,
      Q => addr_current_reg(8)
    );
\addr_current_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_current_reg[4]_i_1_n_0\,
      CO(3) => \addr_current_reg[8]_i_1_n_0\,
      CO(2) => \addr_current_reg[8]_i_1_n_1\,
      CO(1) => \addr_current_reg[8]_i_1_n_2\,
      CO(0) => \addr_current_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr_current_reg[8]_i_1_n_4\,
      O(2) => \addr_current_reg[8]_i_1_n_5\,
      O(1) => \addr_current_reg[8]_i_1_n_6\,
      O(0) => \addr_current_reg[8]_i_1_n_7\,
      S(3) => \addr_current[8]_i_2_n_0\,
      S(2) => \addr_current[8]_i_3_n_0\,
      S(1) => \addr_current[8]_i_4_n_0\,
      S(0) => \addr_current[8]_i_5_n_0\
    );
\addr_current_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => output_reg(0),
      CLR => rst0_out,
      D => \addr_current_reg[8]_i_1_n_6\,
      Q => addr_current_reg(9)
    );
\dram_wr_addr_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(0),
      O => dram_wr_addr_OBUF(0)
    );
\dram_wr_addr_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(10),
      O => dram_wr_addr_OBUF(10)
    );
\dram_wr_addr_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(11),
      O => dram_wr_addr_OBUF(11)
    );
\dram_wr_addr_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(12),
      O => dram_wr_addr_OBUF(12)
    );
\dram_wr_addr_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(13),
      O => dram_wr_addr_OBUF(13)
    );
\dram_wr_addr_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(14),
      O => dram_wr_addr_OBUF(14)
    );
\dram_wr_addr_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(1),
      O => dram_wr_addr_OBUF(1)
    );
\dram_wr_addr_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(2),
      O => dram_wr_addr_OBUF(2)
    );
\dram_wr_addr_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(3),
      O => dram_wr_addr_OBUF(3)
    );
\dram_wr_addr_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(4),
      O => dram_wr_addr_OBUF(4)
    );
\dram_wr_addr_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(5),
      O => dram_wr_addr_OBUF(5)
    );
\dram_wr_addr_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(6),
      O => dram_wr_addr_OBUF(6)
    );
\dram_wr_addr_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(7),
      O => dram_wr_addr_OBUF(7)
    );
\dram_wr_addr_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(8),
      O => dram_wr_addr_OBUF(8)
    );
\dram_wr_addr_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state\,
      I1 => addr_current_reg(9),
      O => dram_wr_addr_OBUF(9)
    );
state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => \output_reg[0]_0\,
      Q => \^state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_gen_custom is
  port (
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    fclk1 : in STD_LOGIC;
    \count_reg[16]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    prog_full : in STD_LOGIC;
    dram0_rd_flush : in STD_LOGIC;
    \start_addr_reg_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_gen_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_gen_custom is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \next_state0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_state0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_state0_carry__0_n_3\ : STD_LOGIC;
  signal next_state0_carry_i_1_n_0 : STD_LOGIC;
  signal next_state0_carry_i_2_n_0 : STD_LOGIC;
  signal next_state0_carry_i_3_n_0 : STD_LOGIC;
  signal next_state0_carry_i_4_n_0 : STD_LOGIC;
  signal next_state0_carry_n_0 : STD_LOGIC;
  signal next_state0_carry_n_1 : STD_LOGIC;
  signal next_state0_carry_n_2 : STD_LOGIC;
  signal next_state0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rd_addr_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_1\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__0_n_3\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_1\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__1_n_3\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rd_addr_carry__2_n_2\ : STD_LOGIC;
  signal \rd_addr_carry__2_n_3\ : STD_LOGIC;
  signal rd_addr_carry_i_1_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_2_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_3_n_0 : STD_LOGIC;
  signal rd_addr_carry_i_4_n_0 : STD_LOGIC;
  signal rd_addr_carry_n_0 : STD_LOGIC;
  signal rd_addr_carry_n_1 : STD_LOGIC;
  signal rd_addr_carry_n_2 : STD_LOGIC;
  signal rd_addr_carry_n_3 : STD_LOGIC;
  signal start_addr_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \start_addr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_next_state0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_state0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_next_state0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rd_addr_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rd_addr_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair16";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of rd_addr_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_addr_carry__2\ : label is 35;
begin
  \FSM_sequential_state_reg[0]_0\ <= \^fsm_sequential_state_reg[0]_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F02F0020"
    )
        port map (
      I0 => p_1_in,
      I1 => prog_full,
      I2 => state(1),
      I3 => state(0),
      I4 => dram0_rd_flush,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => dram0_rd_flush,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \count_reg[16]_0\,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => \count_reg[16]_0\,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => prog_full,
      O => \^fsm_sequential_state_reg[0]_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \count[0]_i_3_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => \count[0]_i_3_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => count_reg(16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \^fsm_sequential_state_reg[0]_0\,
      CLR => \count_reg[16]_0\,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
next_state0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_state0_carry_n_0,
      CO(2) => next_state0_carry_n_1,
      CO(1) => next_state0_carry_n_2,
      CO(0) => next_state0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_next_state0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => next_state0_carry_i_1_n_0,
      S(2) => next_state0_carry_i_2_n_0,
      S(1) => next_state0_carry_i_3_n_0,
      S(0) => next_state0_carry_i_4_n_0
    );
\next_state0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => next_state0_carry_n_0,
      CO(3 downto 2) => \NLW_next_state0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \next_state0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_state0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \next_state0_carry__0_i_1_n_0\,
      S(0) => \next_state0_carry__0_i_2_n_0\
    );
\next_state0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(16),
      I3 => Q(16),
      O => \next_state0_carry__0_i_1_n_0\
    );
\next_state0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => Q(14),
      I3 => count_reg(14),
      I4 => Q(13),
      I5 => count_reg(13),
      O => \next_state0_carry__0_i_2_n_0\
    );
next_state0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => count_reg(11),
      I4 => Q(10),
      I5 => count_reg(10),
      O => next_state0_carry_i_1_n_0
    );
next_state0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => count_reg(8),
      I4 => Q(7),
      I5 => count_reg(7),
      O => next_state0_carry_i_2_n_0
    );
next_state0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => count_reg(5),
      I4 => Q(4),
      I5 => count_reg(4),
      O => next_state0_carry_i_3_n_0
    );
next_state0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => count_reg(2),
      I4 => Q(1),
      I5 => count_reg(1),
      O => next_state0_carry_i_4_n_0
    );
rd_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_addr_carry_n_0,
      CO(2) => rd_addr_carry_n_1,
      CO(1) => rd_addr_carry_n_2,
      CO(0) => rd_addr_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(3 downto 0),
      O(3 downto 0) => rd_addr(3 downto 0),
      S(3) => rd_addr_carry_i_1_n_0,
      S(2) => rd_addr_carry_i_2_n_0,
      S(1) => rd_addr_carry_i_3_n_0,
      S(0) => rd_addr_carry_i_4_n_0
    );
\rd_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_addr_carry_n_0,
      CO(3) => \rd_addr_carry__0_n_0\,
      CO(2) => \rd_addr_carry__0_n_1\,
      CO(1) => \rd_addr_carry__0_n_2\,
      CO(0) => \rd_addr_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(7 downto 4),
      O(3 downto 0) => rd_addr(7 downto 4),
      S(3) => \rd_addr_carry__0_i_1_n_0\,
      S(2) => \rd_addr_carry__0_i_2_n_0\,
      S(1) => \rd_addr_carry__0_i_3_n_0\,
      S(0) => \rd_addr_carry__0_i_4_n_0\
    );
\rd_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(7),
      I1 => start_addr_reg(7),
      O => \rd_addr_carry__0_i_1_n_0\
    );
\rd_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(6),
      I1 => start_addr_reg(6),
      O => \rd_addr_carry__0_i_2_n_0\
    );
\rd_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(5),
      I1 => start_addr_reg(5),
      O => \rd_addr_carry__0_i_3_n_0\
    );
\rd_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(4),
      I1 => start_addr_reg(4),
      O => \rd_addr_carry__0_i_4_n_0\
    );
\rd_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_addr_carry__0_n_0\,
      CO(3) => \rd_addr_carry__1_n_0\,
      CO(2) => \rd_addr_carry__1_n_1\,
      CO(1) => \rd_addr_carry__1_n_2\,
      CO(0) => \rd_addr_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_reg(11 downto 8),
      O(3 downto 0) => rd_addr(11 downto 8),
      S(3) => \rd_addr_carry__1_i_1_n_0\,
      S(2) => \rd_addr_carry__1_i_2_n_0\,
      S(1) => \rd_addr_carry__1_i_3_n_0\,
      S(0) => \rd_addr_carry__1_i_4_n_0\
    );
\rd_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(11),
      I1 => start_addr_reg(11),
      O => \rd_addr_carry__1_i_1_n_0\
    );
\rd_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(10),
      I1 => start_addr_reg(10),
      O => \rd_addr_carry__1_i_2_n_0\
    );
\rd_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(9),
      I1 => start_addr_reg(9),
      O => \rd_addr_carry__1_i_3_n_0\
    );
\rd_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(8),
      I1 => start_addr_reg(8),
      O => \rd_addr_carry__1_i_4_n_0\
    );
\rd_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_addr_carry__1_n_0\,
      CO(3 downto 2) => \NLW_rd_addr_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rd_addr_carry__2_n_2\,
      CO(0) => \rd_addr_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => count_reg(13 downto 12),
      O(3) => \NLW_rd_addr_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => rd_addr(14 downto 12),
      S(3) => '0',
      S(2) => \rd_addr_carry__2_i_1_n_0\,
      S(1) => \rd_addr_carry__2_i_2_n_0\,
      S(0) => \rd_addr_carry__2_i_3_n_0\
    );
\rd_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(14),
      I1 => start_addr_reg(14),
      O => \rd_addr_carry__2_i_1_n_0\
    );
\rd_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(13),
      I1 => start_addr_reg(13),
      O => \rd_addr_carry__2_i_2_n_0\
    );
\rd_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(12),
      I1 => start_addr_reg(12),
      O => \rd_addr_carry__2_i_3_n_0\
    );
rd_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(3),
      I1 => start_addr_reg(3),
      O => rd_addr_carry_i_1_n_0
    );
rd_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(2),
      I1 => start_addr_reg(2),
      O => rd_addr_carry_i_2_n_0
    );
rd_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(1),
      I1 => start_addr_reg(1),
      O => rd_addr_carry_i_3_n_0
    );
rd_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(0),
      I1 => start_addr_reg(0),
      O => rd_addr_carry_i_4_n_0
    );
\start_addr_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \start_addr_reg[14]_i_1_n_0\
    );
\start_addr_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(0),
      Q => start_addr_reg(0)
    );
\start_addr_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(10),
      Q => start_addr_reg(10)
    );
\start_addr_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(11),
      Q => start_addr_reg(11)
    );
\start_addr_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(12),
      Q => start_addr_reg(12)
    );
\start_addr_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(13),
      Q => start_addr_reg(13)
    );
\start_addr_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(14),
      Q => start_addr_reg(14)
    );
\start_addr_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(1),
      Q => start_addr_reg(1)
    );
\start_addr_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(2),
      Q => start_addr_reg(2)
    );
\start_addr_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(3),
      Q => start_addr_reg(3)
    );
\start_addr_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(4),
      Q => start_addr_reg(4)
    );
\start_addr_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(5),
      Q => start_addr_reg(5)
    );
\start_addr_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(6),
      Q => start_addr_reg(6)
    );
\start_addr_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(7),
      Q => start_addr_reg(7)
    );
\start_addr_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(8),
      Q => start_addr_reg(8)
    );
\start_addr_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => \start_addr_reg[14]_i_1_n_0\,
      CLR => \count_reg[16]_0\,
      D => \start_addr_reg_reg[14]_0\(9),
      Q => start_addr_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ctrl is
  port (
    CLK : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    done_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    fclk0 : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    \output_reg[14]\ : in STD_LOGIC;
    done : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ctrl is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal done_s : STD_LOGIC;
  signal done_s_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair31";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "s_wait_0:001,s_wait_1:010,s_wait_done:100,";
begin
  \FSM_onehot_state_reg[0]_0\ <= \^fsm_onehot_state_reg[0]_0\;
  \FSM_onehot_state_reg[1]_0\ <= \^fsm_onehot_state_reg[1]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0EAE0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABF80AA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA3010"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => fclk0,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      PRE => \FSM_onehot_state_reg[0]_1\,
      Q => \^fsm_onehot_state_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[1]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
U_DRAM1_WR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]_0\,
      I1 => \output_reg[14]\,
      O => CLK
    );
done_s_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFFFA0A0A0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => \output_reg[14]\,
      I2 => \^fsm_onehot_state_reg[1]_0\,
      I3 => done,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => done_s,
      O => done_s_i_1_n_0
    );
done_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \FSM_onehot_state_reg[0]_1\,
      D => done_s_i_1_n_0,
      Q => done_s
    );
\rd_data[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8CCC8C8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\,
      I1 => done_s,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \output_reg[14]\,
      I4 => \^fsm_onehot_state_reg[1]_0\,
      O => done_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work is
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[16]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal done_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_20_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_21_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_22_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_done_OBUF_inst_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_done_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(16),
      I1 => clear_IBUF,
      O => \count[16]_i_2_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count[16]_i_2_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count_reg[0]_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
done_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => count_reg(8),
      I3 => Q(8),
      O => done_OBUF_inst_i_10_n_0
    );
done_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => count_reg(15),
      I2 => Q(14),
      I3 => count_reg(14),
      O => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => count_reg(13),
      I2 => Q(12),
      I3 => count_reg(12),
      O => done_OBUF_inst_i_12_n_0
    );
done_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => count_reg(11),
      I2 => Q(10),
      I3 => count_reg(10),
      O => done_OBUF_inst_i_13_n_0
    );
done_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => count_reg(9),
      I2 => Q(8),
      I3 => count_reg(8),
      O => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => done_OBUF_inst_i_15_n_0
    );
done_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(5),
      I1 => Q(5),
      I2 => count_reg(4),
      I3 => Q(4),
      O => done_OBUF_inst_i_16_n_0
    );
done_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => count_reg(2),
      I3 => Q(2),
      O => done_OBUF_inst_i_17_n_0
    );
done_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(1),
      I1 => Q(1),
      I2 => count_reg(0),
      I3 => Q(0),
      O => done_OBUF_inst_i_18_n_0
    );
done_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => count_reg(7),
      I2 => Q(6),
      I3 => count_reg(6),
      O => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_3_n_0,
      CO(3 downto 1) => NLW_done_OBUF_inst_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => done_OBUF_inst_i_4_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => count_reg(5),
      I2 => Q(4),
      I3 => count_reg(4),
      O => done_OBUF_inst_i_20_n_0
    );
done_OBUF_inst_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => count_reg(3),
      I2 => Q(2),
      I3 => count_reg(2),
      O => done_OBUF_inst_i_21_n_0
    );
done_OBUF_inst_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => count_reg(1),
      I2 => Q(0),
      I3 => count_reg(0),
      O => done_OBUF_inst_i_22_n_0
    );
done_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_6_n_0,
      CO(3) => done_OBUF_inst_i_3_n_0,
      CO(2) => done_OBUF_inst_i_3_n_1,
      CO(1) => done_OBUF_inst_i_3_n_2,
      CO(0) => done_OBUF_inst_i_3_n_3,
      CYINIT => '0',
      DI(3) => done_OBUF_inst_i_7_n_0,
      DI(2) => done_OBUF_inst_i_8_n_0,
      DI(1) => done_OBUF_inst_i_9_n_0,
      DI(0) => done_OBUF_inst_i_10_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_11_n_0,
      S(2) => done_OBUF_inst_i_12_n_0,
      S(1) => done_OBUF_inst_i_13_n_0,
      S(0) => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(16),
      I1 => Q(16),
      O => done_OBUF_inst_i_4_n_0
    );
done_OBUF_inst_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => count_reg(16),
      O => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => done_OBUF_inst_i_6_n_0,
      CO(2) => done_OBUF_inst_i_6_n_1,
      CO(1) => done_OBUF_inst_i_6_n_2,
      CO(0) => done_OBUF_inst_i_6_n_3,
      CYINIT => '1',
      DI(3) => done_OBUF_inst_i_15_n_0,
      DI(2) => done_OBUF_inst_i_16_n_0,
      DI(1) => done_OBUF_inst_i_17_n_0,
      DI(0) => done_OBUF_inst_i_18_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_19_n_0,
      S(2) => done_OBUF_inst_i_20_n_0,
      S(1) => done_OBUF_inst_i_21_n_0,
      S(0) => done_OBUF_inst_i_22_n_0
    );
done_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(14),
      I3 => Q(14),
      O => done_OBUF_inst_i_7_n_0
    );
done_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(13),
      I1 => Q(13),
      I2 => count_reg(12),
      I3 => Q(12),
      O => done_OBUF_inst_i_8_n_0
    );
done_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(11),
      I1 => Q(11),
      I2 => count_reg(10),
      I3 => Q(10),
      O => done_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_rd_ram1.edn\ is
  port (
    busy : in STD_LOGIC;
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go_reg : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    update_count0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_rd_ram1.edn\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal valid_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_1 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_2 : STD_LOGIC;
  signal valid_OBUF_inst_i_2_n_3 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal valid_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal valid_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal valid_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_valid_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_valid_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of done_OBUF_inst_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of handshake_go_i_1 : label is "soft_lutpair7";
begin
  CO(0) <= \^co\(0);
\count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCCC"
    )
        port map (
      I0 => \^co\(0),
      I1 => clear_IBUF,
      I2 => rd_en_IBUF,
      I3 => update_count0,
      O => \count[0]_i_1__0_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^co\(0),
      I1 => busy,
      I2 => go_IBUF,
      O => done_OBUF
    );
handshake_go_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => go_IBUF,
      I1 => state_reg(1),
      I2 => \^co\(0),
      I3 => state_reg(0),
      O => handshake_go_reg
    );
valid_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(10),
      I1 => Q(10),
      I2 => count_reg(11),
      I3 => Q(11),
      O => valid_OBUF_inst_i_10_n_0
    );
valid_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(8),
      I1 => Q(8),
      I2 => count_reg(9),
      I3 => Q(9),
      O => valid_OBUF_inst_i_11_n_0
    );
valid_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => valid_OBUF_inst_i_12_n_0
    );
valid_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => count_reg(5),
      O => valid_OBUF_inst_i_13_n_0
    );
valid_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => count_reg(3),
      O => valid_OBUF_inst_i_14_n_0
    );
valid_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => count_reg(1),
      O => valid_OBUF_inst_i_15_n_0
    );
valid_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(6),
      I1 => Q(6),
      I2 => count_reg(7),
      I3 => Q(7),
      O => valid_OBUF_inst_i_16_n_0
    );
valid_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(4),
      I1 => Q(4),
      I2 => count_reg(5),
      I3 => Q(5),
      O => valid_OBUF_inst_i_17_n_0
    );
valid_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(2),
      I1 => Q(2),
      I2 => count_reg(3),
      I3 => Q(3),
      O => valid_OBUF_inst_i_18_n_0
    );
valid_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(0),
      I1 => Q(0),
      I2 => count_reg(1),
      I3 => Q(1),
      O => valid_OBUF_inst_i_19_n_0
    );
valid_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => valid_OBUF_inst_i_3_n_0,
      CO(3) => \^co\(0),
      CO(2) => valid_OBUF_inst_i_2_n_1,
      CO(1) => valid_OBUF_inst_i_2_n_2,
      CO(0) => valid_OBUF_inst_i_2_n_3,
      CYINIT => '0',
      DI(3) => valid_OBUF_inst_i_4_n_0,
      DI(2) => valid_OBUF_inst_i_5_n_0,
      DI(1) => valid_OBUF_inst_i_6_n_0,
      DI(0) => valid_OBUF_inst_i_7_n_0,
      O(3 downto 0) => NLW_valid_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => valid_OBUF_inst_i_8_n_0,
      S(2) => valid_OBUF_inst_i_9_n_0,
      S(1) => valid_OBUF_inst_i_10_n_0,
      S(0) => valid_OBUF_inst_i_11_n_0
    );
valid_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => valid_OBUF_inst_i_3_n_0,
      CO(2) => valid_OBUF_inst_i_3_n_1,
      CO(1) => valid_OBUF_inst_i_3_n_2,
      CO(0) => valid_OBUF_inst_i_3_n_3,
      CYINIT => '1',
      DI(3) => valid_OBUF_inst_i_12_n_0,
      DI(2) => valid_OBUF_inst_i_13_n_0,
      DI(1) => valid_OBUF_inst_i_14_n_0,
      DI(0) => valid_OBUF_inst_i_15_n_0,
      O(3 downto 0) => NLW_valid_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => valid_OBUF_inst_i_16_n_0,
      S(2) => valid_OBUF_inst_i_17_n_0,
      S(1) => valid_OBUF_inst_i_18_n_0,
      S(0) => valid_OBUF_inst_i_19_n_0
    );
valid_OBUF_inst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(14),
      I1 => Q(14),
      I2 => Q(15),
      I3 => count_reg(15),
      O => valid_OBUF_inst_i_4_n_0
    );
valid_OBUF_inst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => count_reg(13),
      O => valid_OBUF_inst_i_5_n_0
    );
valid_OBUF_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => count_reg(11),
      O => valid_OBUF_inst_i_6_n_0
    );
valid_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_reg(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => count_reg(9),
      O => valid_OBUF_inst_i_7_n_0
    );
valid_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(14),
      I1 => Q(14),
      I2 => count_reg(15),
      I3 => Q(15),
      O => valid_OBUF_inst_i_8_n_0
    );
valid_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_reg(12),
      I1 => Q(12),
      I2 => count_reg(13),
      I3 => Q(13),
      O => valid_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    clear_IBUF : in STD_LOGIC;
    count : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    full : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_wr_ram0.edn\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal done_OBUF_inst_i_10_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_11_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_12_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_13_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_14_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_15_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_16_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_17_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_18_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_19_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_2_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_1 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_2 : STD_LOGIC;
  signal done_OBUF_inst_i_3_n_3 : STD_LOGIC;
  signal done_OBUF_inst_i_4_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_5_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_6_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_7_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_8_n_0 : STD_LOGIC;
  signal done_OBUF_inst_i_9_n_0 : STD_LOGIC;
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_done_OBUF_inst_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_done_OBUF_inst_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
\count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDDDCCCC"
    )
        port map (
      I0 => \^co\(0),
      I1 => clear_IBUF,
      I2 => count,
      I3 => full,
      I4 => wr_en_IBUF,
      O => \count[0]_i_1__0_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(3),
      I1 => clear_IBUF,
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(2),
      I1 => clear_IBUF,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(1),
      I1 => clear_IBUF,
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      I1 => clear_IBUF,
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(15),
      I1 => clear_IBUF,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(14),
      I1 => clear_IBUF,
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(13),
      I1 => clear_IBUF,
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(12),
      I1 => clear_IBUF,
      O => \count[12]_i_5_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(7),
      I1 => clear_IBUF,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(6),
      I1 => clear_IBUF,
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(5),
      I1 => clear_IBUF,
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(4),
      I1 => clear_IBUF,
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(11),
      I1 => clear_IBUF,
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(10),
      I1 => clear_IBUF,
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(9),
      I1 => clear_IBUF,
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_reg(8),
      I1 => clear_IBUF,
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count[0]_i_3_n_0\,
      O(3) => \count_reg[0]_i_2_n_4\,
      O(2) => \count_reg[0]_i_2_n_5\,
      O(1) => \count_reg[0]_i_2_n_6\,
      O(0) => \count_reg[0]_i_2_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_6\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_5\,
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[0]_i_2_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \count[0]_i_1__0_n_0\,
      CLR => rst,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
\data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1D0C"
    )
        port map (
      I0 => \^co\(0),
      I1 => count,
      I2 => full,
      I3 => wr_en_IBUF,
      O => E(0)
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^co\(0),
      I1 => actually_empty,
      I2 => busy,
      I3 => dram_wr_pending_IBUF,
      I4 => go_IBUF,
      O => done_OBUF
    );
done_OBUF_inst_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => count_reg(11),
      I2 => Q(10),
      I3 => count_reg(10),
      O => done_OBUF_inst_i_10_n_0
    );
done_OBUF_inst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => count_reg(9),
      I2 => Q(8),
      I3 => count_reg(8),
      O => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(7),
      I1 => Q(7),
      I2 => count_reg(6),
      I3 => Q(6),
      O => done_OBUF_inst_i_12_n_0
    );
done_OBUF_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(5),
      I1 => Q(5),
      I2 => count_reg(4),
      I3 => Q(4),
      O => done_OBUF_inst_i_13_n_0
    );
done_OBUF_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(3),
      I1 => Q(3),
      I2 => count_reg(2),
      I3 => Q(2),
      O => done_OBUF_inst_i_14_n_0
    );
done_OBUF_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(1),
      I1 => Q(1),
      I2 => count_reg(0),
      I3 => Q(0),
      O => done_OBUF_inst_i_15_n_0
    );
done_OBUF_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => count_reg(7),
      I2 => Q(6),
      I3 => count_reg(6),
      O => done_OBUF_inst_i_16_n_0
    );
done_OBUF_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => count_reg(5),
      I2 => Q(4),
      I3 => count_reg(4),
      O => done_OBUF_inst_i_17_n_0
    );
done_OBUF_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => count_reg(3),
      I2 => Q(2),
      I3 => count_reg(2),
      O => done_OBUF_inst_i_18_n_0
    );
done_OBUF_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => count_reg(1),
      I2 => Q(0),
      I3 => count_reg(0),
      O => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => done_OBUF_inst_i_3_n_0,
      CO(3) => \^co\(0),
      CO(2) => done_OBUF_inst_i_2_n_1,
      CO(1) => done_OBUF_inst_i_2_n_2,
      CO(0) => done_OBUF_inst_i_2_n_3,
      CYINIT => '0',
      DI(3) => done_OBUF_inst_i_4_n_0,
      DI(2) => done_OBUF_inst_i_5_n_0,
      DI(1) => done_OBUF_inst_i_6_n_0,
      DI(0) => done_OBUF_inst_i_7_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_8_n_0,
      S(2) => done_OBUF_inst_i_9_n_0,
      S(1) => done_OBUF_inst_i_10_n_0,
      S(0) => done_OBUF_inst_i_11_n_0
    );
done_OBUF_inst_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => done_OBUF_inst_i_3_n_0,
      CO(2) => done_OBUF_inst_i_3_n_1,
      CO(1) => done_OBUF_inst_i_3_n_2,
      CO(0) => done_OBUF_inst_i_3_n_3,
      CYINIT => '1',
      DI(3) => done_OBUF_inst_i_12_n_0,
      DI(2) => done_OBUF_inst_i_13_n_0,
      DI(1) => done_OBUF_inst_i_14_n_0,
      DI(0) => done_OBUF_inst_i_15_n_0,
      O(3 downto 0) => NLW_done_OBUF_inst_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => done_OBUF_inst_i_16_n_0,
      S(2) => done_OBUF_inst_i_17_n_0,
      S(1) => done_OBUF_inst_i_18_n_0,
      S(0) => done_OBUF_inst_i_19_n_0
    );
done_OBUF_inst_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(15),
      I1 => Q(15),
      I2 => count_reg(14),
      I3 => Q(14),
      O => done_OBUF_inst_i_4_n_0
    );
done_OBUF_inst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(13),
      I1 => Q(13),
      I2 => count_reg(12),
      I3 => Q(12),
      O => done_OBUF_inst_i_5_n_0
    );
done_OBUF_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(11),
      I1 => Q(11),
      I2 => count_reg(10),
      I3 => Q(10),
      O => done_OBUF_inst_i_6_n_0
    );
done_OBUF_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => count_reg(9),
      I1 => Q(9),
      I2 => count_reg(8),
      I3 => Q(8),
      O => done_OBUF_inst_i_7_n_0
    );
done_OBUF_inst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => count_reg(15),
      I2 => Q(14),
      I3 => count_reg(14),
      O => done_OBUF_inst_i_8_n_0
    );
done_OBUF_inst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => count_reg(13),
      I2 => Q(12),
      I3 => count_reg(12),
      O => done_OBUF_inst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_expander_fifo is
  port (
    clear_IBUF : in STD_LOGIC;
    count_reg : out STD_LOGIC_VECTOR ( 16 to 16 );
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_expander_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_expander_fifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal count_v11_out : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ready_OBUF_inst_i_1 : label is "soft_lutpair11";
begin
  AR(0) <= \^ar\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  din(31 downto 0) <= \^din\(31 downto 0);
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clear_IBUF,
      I1 => rst,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => full,
      O => wr_en2_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F104F144"
    )
        port map (
      I0 => CO(0),
      I1 => wr_en_IBUF,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => full,
      O => \count[0]_i_1_n_0\
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCDDDDDCCCCCCCC"
    )
        port map (
      I0 => CO(0),
      I1 => clear_IBUF,
      I2 => full,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => wr_en_IBUF,
      O => count_reg(16)
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0FE00"
    )
        port map (
      I0 => CO(0),
      I1 => wr_en_IBUF,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => full,
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\data[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FC0C"
    )
        port map (
      I0 => full,
      I1 => wr_en_IBUF,
      I2 => CO(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => count_v11_out
    );
\data_reg[0][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(0),
      Q => \^din\(16)
    );
\data_reg[0][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(10),
      Q => \^din\(26)
    );
\data_reg[0][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(11),
      Q => \^din\(27)
    );
\data_reg[0][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(12),
      Q => \^din\(28)
    );
\data_reg[0][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(13),
      Q => \^din\(29)
    );
\data_reg[0][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(14),
      Q => \^din\(30)
    );
\data_reg[0][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(15),
      Q => \^din\(31)
    );
\data_reg[0][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(1),
      Q => \^din\(17)
    );
\data_reg[0][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(2),
      Q => \^din\(18)
    );
\data_reg[0][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(3),
      Q => \^din\(19)
    );
\data_reg[0][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(4),
      Q => \^din\(20)
    );
\data_reg[0][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(5),
      Q => \^din\(21)
    );
\data_reg[0][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(6),
      Q => \^din\(22)
    );
\data_reg[0][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(7),
      Q => \^din\(23)
    );
\data_reg[0][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(8),
      Q => \^din\(24)
    );
\data_reg[0][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => D(9),
      Q => \^din\(25)
    );
\data_reg[1][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(16),
      Q => \^din\(0)
    );
\data_reg[1][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(26),
      Q => \^din\(10)
    );
\data_reg[1][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(27),
      Q => \^din\(11)
    );
\data_reg[1][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(28),
      Q => \^din\(12)
    );
\data_reg[1][13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(29),
      Q => \^din\(13)
    );
\data_reg[1][14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(30),
      Q => \^din\(14)
    );
\data_reg[1][15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(31),
      Q => \^din\(15)
    );
\data_reg[1][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(17),
      Q => \^din\(1)
    );
\data_reg[1][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(18),
      Q => \^din\(2)
    );
\data_reg[1][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(19),
      Q => \^din\(3)
    );
\data_reg[1][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(20),
      Q => \^din\(4)
    );
\data_reg[1][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(21),
      Q => \^din\(5)
    );
\data_reg[1][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(22),
      Q => \^din\(6)
    );
\data_reg[1][7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(23),
      Q => \^din\(7)
    );
\data_reg[1][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(24),
      Q => \^din\(8)
    );
\data_reg[1][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => count_v11_out,
      CLR => \^ar\(0),
      D => \^din\(25),
      Q => \^din\(9)
    );
ready_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => full,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => ready_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work : entity is "blk_mem_gen_prim_wrapper";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 5) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 5) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 5) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 5) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr is
  port (
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair7";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(3),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \plusOp__0\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(1)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__0\(5),
      Q => \^q\(2)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \wr_pntr_bin_reg[3]\(0),
      I2 => ram_empty_fb_i_i_2_n_0,
      I3 => \gc0.count_d1_reg[4]_0\,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \wr_pntr_bin_reg[3]\(2),
      I2 => rd_pntr_plus1(1),
      I3 => \wr_pntr_bin_reg[3]\(1),
      I4 => \gpregsm1.curr_fwft_state_reg\(1),
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_i_2_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFBF"
    )
        port map (
      I0 => Q(0),
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      I4 => p_18_out,
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => p_18_out,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => \goreg_bm.dout_i_reg[31]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I3 => p_18_out,
      O => \gpregsm1.curr_fwft_state[1]_i_1_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => \gpregsm1.curr_fwft_state[1]_i_1_n_0\,
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F70000000000F7"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => p_18_out,
      I4 => \wr_pntr_bin_reg[5]\(0),
      I5 => \gc0.count_reg[5]\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as is
  port (
    \gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as : entity is "rd_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gc0.count_reg\(0),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= Q_reg(5 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0 is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  D(5 downto 0) <= Q_reg(5 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1 is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  \out\(0) <= Q_reg(5);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(5),
      I4 => Q_reg(3),
      I5 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(1),
      I2 => Q_reg(2),
      I3 => Q_reg(5),
      I4 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(5),
      I3 => Q_reg(4),
      O => \wr_pntr_bin_reg[4]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \wr_pntr_bin_reg[4]\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \wr_pntr_bin_reg[4]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2 is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2 is
  signal Q_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
begin
  \out\(0) <= Q_reg(5);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(5),
      I4 => Q_reg(3),
      I5 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(1),
      I2 => Q_reg(2),
      I3 => Q_reg(5),
      I4 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(5),
      I3 => Q_reg(4),
      O => \rd_pntr_bin_reg[4]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \rd_pntr_bin_reg[4]\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \rd_pntr_bin_reg[4]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr is
  port (
    \gic0.gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.diff_pntr_pad_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_3_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\gdiff.diff_pntr_pad[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \rd_pntr_bin_reg[5]\(5),
      O => \gdiff.diff_pntr_pad_reg[6]\(2)
    );
\gdiff.diff_pntr_pad[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \rd_pntr_bin_reg[5]\(4),
      O => \gdiff.diff_pntr_pad_reg[6]\(1)
    );
\gdiff.diff_pntr_pad[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rd_pntr_bin_reg[5]\(3),
      O => \gdiff.diff_pntr_pad_reg[6]\(0)
    );
\gdiff.diff_pntr_pad[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rd_pntr_bin_reg[5]\(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rd_pntr_bin_reg[5]\(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rd_pntr_bin_reg[5]\(0),
      O => S(0)
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(2),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => wr_pntr_plus2(2),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(1),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(2),
      Q => wr_pntr_plus2(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(4),
      Q => wr_pntr_plus2(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__1\(5),
      Q => wr_pntr_plus2(5)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000004055555555"
    )
        port map (
      I0 => rst_full_gen_i,
      I1 => ram_full_i_i_2_n_0,
      I2 => ram_full_i_i_3_n_0,
      I3 => \rd_pntr_bin_reg[5]\(0),
      I4 => wr_pntr_plus2(0),
      I5 => \gic0.gc0.count_d1_reg[4]_0\,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000090"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => \rd_pntr_bin_reg[5]\(5),
      I2 => wr_en,
      I3 => p_1_out,
      I4 => \rd_pntr_bin_reg[5]\(4),
      I5 => wr_pntr_plus2(4),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \rd_pntr_bin_reg[5]\(2),
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[5]\(3),
      I4 => \rd_pntr_bin_reg[5]\(1),
      I5 => wr_pntr_plus2(1),
      O => ram_full_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as is
  port (
    p_1_out : in STD_LOGIC;
    prog_full : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as : entity is "wr_pf_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as is
  signal diff_pntr : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \gdiff.diff_pntr_pad_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => plusOp(5),
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => plusOp(6),
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gdiff.diff_pntr_pad_reg[6]_i_1_n_2\,
      CO(0) => \gdiff.diff_pntr_pad_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => wr_pntr_plus1_pad(5 downto 4),
      O(3) => \NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => \gic0.gc0.count_d1_reg[5]\(2 downto 0)
    );
\gdiff.diff_pntr_pad_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_0\,
      CO(2) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_1\,
      CO(1) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_2\,
      CO(0) => \gdiff.diff_pntr_pad_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F080008"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => rst_full_gen_i,
      I3 => p_1_out,
      I4 => \^prog_full\,
      O => \gpf1.prog_full_i_i_1_n_0\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gpf1.prog_full_i_i_1_n_0\,
      PRE => rst_full_ff_i,
      Q => \^prog_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ : in STD_LOGIC;
    p_1_out : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as : entity is "wr_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as is
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => E(0)
    );
\gdiff.diff_pntr_pad[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => wr_pntr_plus1_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\,
      PRE => rst_full_ff_i,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work is
  port (
    \gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_4 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair5";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4 downto 0);
  Q(0) <= \^q\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800880088008"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gc0.count_reg[0]_0\,
      I2 => \wr_pntr_bin_reg[4]\(3),
      I3 => rd_pntr_plus1(4),
      I4 => ram_empty_fb_i_i_4_n_0,
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \wr_pntr_bin_reg[4]\(1),
      I2 => \wr_pntr_bin_reg[4]\(0),
      I3 => rd_pntr_plus1(1),
      I4 => \wr_pntr_bin_reg[4]\(2),
      I5 => rd_pntr_plus1(3),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \wr_pntr_bin_reg[4]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I3 => \wr_pntr_bin_reg[4]\(3),
      O => ram_empty_fb_i_i_4_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    \gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_4 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair5";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4 downto 0);
  Q(0) <= \^q\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800880088008"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gc0.count_reg[0]_0\,
      I2 => \wr_pntr_bin_reg[4]\(3),
      I3 => rd_pntr_plus1(4),
      I4 => ram_empty_fb_i_i_4_n_0,
      I5 => wr_pntr_bin_reg(2),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \wr_pntr_bin_reg[4]\(1),
      I2 => \wr_pntr_bin_reg[4]\(0),
      I3 => rd_pntr_plus1(1),
      I4 => \wr_pntr_bin_reg[4]\(2),
      I5 => rd_pntr_plus1(3),
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \wr_pntr_bin_reg[4]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I3 => \wr_pntr_bin_reg[4]\(3),
      O => ram_empty_fb_i_i_4_n_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5155"
    )
        port map (
      I0 => p_18_out,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I4 => Q(0),
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F540"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => \gc0.count_d1_reg[4]\(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909000909090909"
    )
        port map (
      I0 => \gc0.count_reg[0]\(0),
      I1 => \wr_pntr_bin_reg[0]\(0),
      I2 => p_18_out,
      I3 => curr_fwft_state(0),
      I4 => rd_en,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_fwft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\ is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5155"
    )
        port map (
      I0 => p_18_out,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I4 => Q(0),
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F540"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => \gc0.count_d1_reg[4]\(0)
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_\(1)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909000909090909"
    )
        port map (
      I0 => \gc0.count_reg[0]\(0),
      I1 => \wr_pntr_bin_reg[0]\(0),
      I2 => p_18_out,
      I3 => curr_fwft_state(0),
      I4 => rd_en,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_\(1),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work is
  port (
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 4 to 4 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work : entity is "rd_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_pntr_bin_reg(4),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  port (
    p_18_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 4 to 4 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_pntr_bin_reg(4),
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d2 : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal rst_rd_reg1 : STD_LOGIC;
  signal rst_rd_reg2 : STD_LOGIC;
  signal rst_wr_reg1 : STD_LOGIC;
  signal rst_wr_reg2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_full_ff_i <= rst_d2;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  D(4 downto 0) <= Q_reg(4 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \wr_pntr_bin_reg[3]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \wr_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ is
  port (
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
begin
  \out\(0) <= Q_reg(4);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => Q_reg(4),
      I4 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(1),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      O => \rd_pntr_bin_reg[3]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(2),
      I2 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      O => \rd_pntr_bin_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work is
  port (
    \gic0.gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => p_8_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => p_8_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => p_8_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => p_8_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => p_8_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1001"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => \gic0.gc0.count_reg[0]_0\,
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_4_n_0,
      I5 => rst_full_gen_i,
      O => ram_full_i
    );
ram_full_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => p_8_out(4),
      I1 => \rd_pntr_bin_reg[4]\(4),
      I2 => p_8_out(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_6_n_0,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_8_out(1),
      I1 => \rd_pntr_bin_reg[4]\(1),
      I2 => p_8_out(0),
      I3 => \rd_pntr_bin_reg[4]\(0),
      I4 => \rd_pntr_bin_reg[4]\(2),
      I5 => p_8_out(2),
      O => ram_full_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    \gic0.gc0.count_reg[0]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => wr_pntr_plus2(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => p_8_out(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(1),
      Q => p_8_out(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(2),
      Q => p_8_out(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => wr_pntr_plus2(3),
      Q => p_8_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \^q\(3),
      Q => p_8_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => p_8_out(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus2(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => \plusOp__0\(4),
      Q => \^q\(3)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1001"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => \gic0.gc0.count_reg[0]_0\,
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_4_n_0,
      I5 => rst_full_gen_i,
      O => ram_full_i
    );
ram_full_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => p_8_out(4),
      I1 => \rd_pntr_bin_reg[4]\(4),
      I2 => p_8_out(3),
      I3 => \rd_pntr_bin_reg[4]\(3),
      I4 => ram_full_i_i_6_n_0,
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_8_out(1),
      I1 => \rd_pntr_bin_reg[4]\(1),
      I2 => p_8_out(0),
      I3 => \rd_pntr_bin_reg[4]\(0),
      I4 => \rd_pntr_bin_reg[4]\(2),
      I5 => p_8_out(2),
      O => ram_full_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work is
  port (
    full : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work : entity is "wr_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work is
  signal p_0_out : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => p_0_out,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => p_0_out
    );
ram_full_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_out,
      I1 => wr_en,
      O => ram_full_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  port (
    full : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\ is
  signal p_0_out : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => p_0_out,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => p_0_out
    );
ram_full_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_out,
      I1 => wr_en,
      O => ram_full_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_full_ff_i,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_custom is
  port (
    dram0_rd_flush : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    rcv_reg_0 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    go : in STD_LOGIC;
    temp_signal_go_side_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_custom is
  signal \FSM_sequential_state_dest[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_dest[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_src[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_src[1]_i_1_n_0\ : STD_LOGIC;
  signal ack_s_i_1_n_0 : STD_LOGIC;
  signal ack_s_reg_n_0 : STD_LOGIC;
  signal rcv_n_0 : STD_LOGIC;
  signal send_s_i_1_n_0 : STD_LOGIC;
  signal send_s_reg_n_0 : STD_LOGIC;
  signal state_dest : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_src : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal temp_signal_ack_side : STD_LOGIC;
  signal temp_signal_ack_side_i_1_n_0 : STD_LOGIC;
  signal temp_signal_go_side : STD_LOGIC;
  signal temp_signal_go_side_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_dest[1]_i_1\ : label is "soft_lutpair30";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_dest_reg[0]\ : label is "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_dest_reg[1]\ : label is "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute SOFT_HLUTNM of \FSM_sequential_state_src[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_sequential_state_src[1]_i_1\ : label is "soft_lutpair28";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_src_reg[0]\ : label is "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_src_reg[1]\ : label is "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11";
  attribute SOFT_HLUTNM of ack_s_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of rcv : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of temp_signal_ack_side_i_1 : label is "soft_lutpair29";
begin
\FSM_sequential_state_dest[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s_reg_n_0,
      O => \FSM_sequential_state_dest[0]_i_1_n_0\
    );
\FSM_sequential_state_dest[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s_reg_n_0,
      O => \FSM_sequential_state_dest[1]_i_1_n_0\
    );
\FSM_sequential_state_dest_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_dest[0]_i_1_n_0\,
      Q => state_dest(0)
    );
\FSM_sequential_state_dest_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_dest[1]_i_1_n_0\,
      Q => state_dest(1)
    );
\FSM_sequential_state_src[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A7A2A2A2"
    )
        port map (
      I0 => state_src(0),
      I1 => ack_s_reg_n_0,
      I2 => state_src(1),
      I3 => temp_signal_go_side_reg_0,
      I4 => go,
      O => \FSM_sequential_state_src[0]_i_1_n_0\
    );
\FSM_sequential_state_src[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => state_src(0),
      I1 => ack_s_reg_n_0,
      I2 => state_src(1),
      O => \FSM_sequential_state_src[1]_i_1_n_0\
    );
\FSM_sequential_state_src_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_src[0]_i_1_n_0\,
      Q => state_src(0)
    );
\FSM_sequential_state_src_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => \FSM_sequential_state_src[1]_i_1_n_0\,
      Q => state_src(1)
    );
ack_s_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ack_s_reg_n_0,
      I1 => state_dest(0),
      I2 => temp_signal_ack_side,
      O => ack_s_i_1_n_0
    );
ack_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => ack_s_i_1_n_0,
      Q => ack_s_reg_n_0
    );
rcv: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => send_s_reg_n_0,
      I1 => state_dest(0),
      I2 => state_dest(1),
      O => rcv_n_0
    );
rcv_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => rcv_n_0,
      Q => dram0_rd_flush
    );
send_s_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => temp_signal_go_side,
      I1 => state_src(0),
      I2 => state_src(1),
      I3 => send_s_reg_n_0,
      O => send_s_i_1_n_0
    );
send_s_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => send_s_i_1_n_0,
      Q => send_s_reg_n_0
    );
temp_signal_ack_side_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB22"
    )
        port map (
      I0 => state_dest(0),
      I1 => state_dest(1),
      I2 => send_s_reg_n_0,
      I3 => temp_signal_ack_side,
      O => temp_signal_ack_side_i_1_n_0
    );
temp_signal_ack_side_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => rcv_reg_0,
      D => temp_signal_ack_side_i_1_n_0,
      Q => temp_signal_ack_side
    );
temp_signal_go_side_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF00000808"
    )
        port map (
      I0 => go,
      I1 => temp_signal_go_side_reg_0,
      I2 => state_src(0),
      I3 => ack_s_reg_n_0,
      I4 => state_src(1),
      I5 => temp_signal_go_side,
      O => temp_signal_go_side_i_1_n_0
    );
temp_signal_go_side_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => rcv_reg_0,
      D => temp_signal_go_side_i_1_n_0,
      Q => temp_signal_go_side
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_map is
  port (
    go_0 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    go : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    ram1_rd_clear_reg_0 : out STD_LOGIC;
    ram1_rd_go_reg_0 : out STD_LOGIC;
    reg_rst_reg_0 : out STD_LOGIC;
    \reg_size_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_ram1_wr_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_ram0_rd_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    flush_s : out STD_LOGIC;
    flush_s_1 : out STD_LOGIC;
    \ram0_wr_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram0_wr_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram0_wr_size_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram1_rd_addr_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram1_rd_size_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rd_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    \prev_addr_reg[15]_1\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    done_0 : in STD_LOGIC;
    dram0_rd_flush : in STD_LOGIC;
    dram_rd_flush : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_map;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_map is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clear\ : STD_LOGIC;
  signal \^go_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prev_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prev_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_5_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_6_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_7_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_8_n_0\ : STD_LOGIC;
  signal \prev_addr[15]_i_9_n_0\ : STD_LOGIC;
  signal ram0_wr_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram0_wr_addr_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_addr_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_clear_i_1_n_0 : STD_LOGIC;
  signal \ram0_wr_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_data[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram0_wr_size_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram0_wr_size_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram0_wr_valid_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram1_rd_addr_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_addr_s[9]_i_1_n_0\ : STD_LOGIC;
  signal ram1_rd_clear_i_1_n_0 : STD_LOGIC;
  signal \^ram1_rd_clear_reg_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en0__2\ : STD_LOGIC;
  signal ram1_rd_rd_en1 : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ram1_rd_rd_en1_carry__0_n_3\ : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_2_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_3_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_i_4_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_0 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_1 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_2 : STD_LOGIC;
  signal ram1_rd_rd_en1_carry_n_3 : STD_LOGIC;
  signal ram1_rd_rd_en_i_1_n_0 : STD_LOGIC;
  signal ram1_rd_size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram1_rd_size_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \ram1_rd_size_s[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_2_n_0\ : STD_LOGIC;
  signal reg_go2_out : STD_LOGIC;
  signal reg_ram0_rd_addr : STD_LOGIC;
  signal \^reg_ram0_rd_addr_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal reg_ram1_wr_addr : STD_LOGIC;
  signal \^reg_ram1_wr_addr_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal reg_rst0_out : STD_LOGIC;
  signal reg_size : STD_LOGIC;
  signal \^reg_size_reg[16]_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal sw_rst : STD_LOGIC;
  signal NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_c_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \prev_addr[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prev_addr[10]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prev_addr[11]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prev_addr[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prev_addr[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prev_addr[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prev_addr[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prev_addr[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prev_addr[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prev_addr[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prev_addr[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prev_addr[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prev_addr[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \prev_addr[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of ram0_wr_clear_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ram0_wr_data[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ram0_wr_valid_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ram1_rd_clear_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rd_data[14]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rd_data[14]_i_4\ : label is "soft_lutpair41";
begin
  AR(0) <= \^ar\(0);
  clear <= \^clear\;
  go_0 <= \^go_0\;
  ram1_rd_clear_reg_0 <= \^ram1_rd_clear_reg_0\;
  \reg_ram0_rd_addr_reg[14]_0\(14 downto 0) <= \^reg_ram0_rd_addr_reg[14]_0\(14 downto 0);
  \reg_ram1_wr_addr_reg[14]_0\(14 downto 0) <= \^reg_ram1_wr_addr_reg[14]_0\(14 downto 0);
  \reg_size_reg[16]_0\(16 downto 0) <= \^reg_size_reg[16]_0\(16 downto 0);
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sw_rst,
      I1 => s00_axi_aresetn,
      O => reg_rst_reg_0
    );
\U_CYCLES_GT_0.regs[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => sw_rst,
      I2 => dram_rd_flush,
      O => flush_s_1
    );
\U_CYCLES_GT_0.regs_c_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => sw_rst,
      I2 => dram0_rd_flush,
      O => flush_s
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^ar\(0)
    );
\prev_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(0)
    );
\prev_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(10),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(10)
    );
\prev_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(11),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(11)
    );
\prev_addr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(12),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(12)
    );
\prev_addr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(13),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(13)
    );
\prev_addr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(14),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(14)
    );
\prev_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \ram1_rd_rd_en0__2\,
      I1 => s00_axi_arvalid,
      I2 => \slv_reg_wren__0\,
      I3 => \prev_addr[15]_i_5_n_0\,
      I4 => Q(1),
      I5 => \prev_addr[15]_i_6_n_0\,
      O => \prev_addr[15]_i_1_n_0\
    );
\prev_addr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF00000000"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => s00_axi_araddr(16),
      I2 => s00_axi_araddr(17),
      I3 => ram1_rd_rd_en1,
      I4 => s00_axi_arvalid,
      I5 => \slv_reg_wren__0\,
      O => p_1_in(15)
    );
\prev_addr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => s00_axi_araddr(16),
      I2 => s00_axi_araddr(17),
      I3 => ram1_rd_rd_en1,
      O => \ram1_rd_rd_en0__2\
    );
\prev_addr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \prev_addr_reg[15]_0\,
      I1 => \prev_addr_reg[15]_1\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      O => \slv_reg_wren__0\
    );
\prev_addr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \prev_addr[15]_i_7_n_0\,
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      I4 => \prev_addr[15]_i_8_n_0\,
      I5 => \prev_addr[15]_i_9_n_0\,
      O => \prev_addr[15]_i_5_n_0\
    );
\prev_addr[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \prev_addr[15]_i_6_n_0\
    );
\prev_addr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(12),
      O => \prev_addr[15]_i_7_n_0\
    );
\prev_addr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(4),
      O => \prev_addr[15]_i_8_n_0\
    );
\prev_addr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(10),
      I2 => Q(7),
      I3 => Q(8),
      O => \prev_addr[15]_i_9_n_0\
    );
\prev_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(1)
    );
\prev_addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(2)
    );
\prev_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(3)
    );
\prev_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(4),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(4)
    );
\prev_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(5),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(5)
    );
\prev_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(6),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(6)
    );
\prev_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(7),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(7)
    );
\prev_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(8),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(8)
    );
\prev_addr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_arvalid,
      I3 => \slv_reg_wren__0\,
      O => p_1_in(9)
    );
\prev_addr_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(0),
      PRE => \^ar\(0),
      Q => prev_addr(0)
    );
\prev_addr_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(10),
      PRE => \^ar\(0),
      Q => prev_addr(10)
    );
\prev_addr_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(11),
      PRE => \^ar\(0),
      Q => prev_addr(11)
    );
\prev_addr_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(12),
      PRE => \^ar\(0),
      Q => prev_addr(12)
    );
\prev_addr_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(13),
      PRE => \^ar\(0),
      Q => prev_addr(13)
    );
\prev_addr_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(14),
      PRE => \^ar\(0),
      Q => prev_addr(14)
    );
\prev_addr_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(15),
      PRE => \^ar\(0),
      Q => prev_addr(15)
    );
\prev_addr_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(1),
      PRE => \^ar\(0),
      Q => prev_addr(1)
    );
\prev_addr_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(2),
      PRE => \^ar\(0),
      Q => prev_addr(2)
    );
\prev_addr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(3),
      PRE => \^ar\(0),
      Q => prev_addr(3)
    );
\prev_addr_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(4),
      PRE => \^ar\(0),
      Q => prev_addr(4)
    );
\prev_addr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(5),
      PRE => \^ar\(0),
      Q => prev_addr(5)
    );
\prev_addr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(6),
      PRE => \^ar\(0),
      Q => prev_addr(6)
    );
\prev_addr_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(7),
      PRE => \^ar\(0),
      Q => prev_addr(7)
    );
\prev_addr_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(8),
      PRE => \^ar\(0),
      Q => prev_addr(8)
    );
\prev_addr_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => fclk0,
      CE => \prev_addr[15]_i_1_n_0\,
      D => p_1_in(9),
      PRE => \^ar\(0),
      Q => prev_addr(9)
    );
\ram0_wr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(0),
      Q => \ram0_wr_addr_reg[14]_0\(0)
    );
\ram0_wr_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(10),
      Q => \ram0_wr_addr_reg[14]_0\(10)
    );
\ram0_wr_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(11),
      Q => \ram0_wr_addr_reg[14]_0\(11)
    );
\ram0_wr_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(12),
      Q => \ram0_wr_addr_reg[14]_0\(12)
    );
\ram0_wr_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(13),
      Q => \ram0_wr_addr_reg[14]_0\(13)
    );
\ram0_wr_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(14),
      Q => \ram0_wr_addr_reg[14]_0\(14)
    );
\ram0_wr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(1),
      Q => \ram0_wr_addr_reg[14]_0\(1)
    );
\ram0_wr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(2),
      Q => \ram0_wr_addr_reg[14]_0\(2)
    );
\ram0_wr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(3),
      Q => \ram0_wr_addr_reg[14]_0\(3)
    );
\ram0_wr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(4),
      Q => \ram0_wr_addr_reg[14]_0\(4)
    );
\ram0_wr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(5),
      Q => \ram0_wr_addr_reg[14]_0\(5)
    );
\ram0_wr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(6),
      Q => \ram0_wr_addr_reg[14]_0\(6)
    );
\ram0_wr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(7),
      Q => \ram0_wr_addr_reg[14]_0\(7)
    );
\ram0_wr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(8),
      Q => \ram0_wr_addr_reg[14]_0\(8)
    );
\ram0_wr_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_addr_s(9),
      Q => \ram0_wr_addr_reg[14]_0\(9)
    );
\ram0_wr_addr_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(0),
      O => \ram0_wr_addr_s[0]_i_1_n_0\
    );
\ram0_wr_addr_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(10),
      O => \ram0_wr_addr_s[10]_i_1_n_0\
    );
\ram0_wr_addr_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(11),
      O => \ram0_wr_addr_s[11]_i_1_n_0\
    );
\ram0_wr_addr_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(12),
      O => \ram0_wr_addr_s[12]_i_1_n_0\
    );
\ram0_wr_addr_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(13),
      O => \ram0_wr_addr_s[13]_i_1_n_0\
    );
\ram0_wr_addr_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(14),
      O => \ram0_wr_addr_s[14]_i_1_n_0\
    );
\ram0_wr_addr_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(1),
      O => \ram0_wr_addr_s[1]_i_1_n_0\
    );
\ram0_wr_addr_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(2),
      O => \ram0_wr_addr_s[2]_i_1_n_0\
    );
\ram0_wr_addr_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(3),
      O => \ram0_wr_addr_s[3]_i_1_n_0\
    );
\ram0_wr_addr_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(4),
      O => \ram0_wr_addr_s[4]_i_1_n_0\
    );
\ram0_wr_addr_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(5),
      O => \ram0_wr_addr_s[5]_i_1_n_0\
    );
\ram0_wr_addr_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(6),
      O => \ram0_wr_addr_s[6]_i_1_n_0\
    );
\ram0_wr_addr_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(7),
      O => \ram0_wr_addr_s[7]_i_1_n_0\
    );
\ram0_wr_addr_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(8),
      O => \ram0_wr_addr_s[8]_i_1_n_0\
    );
\ram0_wr_addr_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(9),
      O => \ram0_wr_addr_s[9]_i_1_n_0\
    );
\ram0_wr_addr_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[0]_i_1_n_0\,
      Q => ram0_wr_addr_s(0)
    );
\ram0_wr_addr_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[10]_i_1_n_0\,
      Q => ram0_wr_addr_s(10)
    );
\ram0_wr_addr_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[11]_i_1_n_0\,
      Q => ram0_wr_addr_s(11)
    );
\ram0_wr_addr_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[12]_i_1_n_0\,
      Q => ram0_wr_addr_s(12)
    );
\ram0_wr_addr_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[13]_i_1_n_0\,
      Q => ram0_wr_addr_s(13)
    );
\ram0_wr_addr_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[14]_i_1_n_0\,
      Q => ram0_wr_addr_s(14)
    );
\ram0_wr_addr_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[1]_i_1_n_0\,
      Q => ram0_wr_addr_s(1)
    );
\ram0_wr_addr_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[2]_i_1_n_0\,
      Q => ram0_wr_addr_s(2)
    );
\ram0_wr_addr_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[3]_i_1_n_0\,
      Q => ram0_wr_addr_s(3)
    );
\ram0_wr_addr_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[4]_i_1_n_0\,
      Q => ram0_wr_addr_s(4)
    );
\ram0_wr_addr_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[5]_i_1_n_0\,
      Q => ram0_wr_addr_s(5)
    );
\ram0_wr_addr_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[6]_i_1_n_0\,
      Q => ram0_wr_addr_s(6)
    );
\ram0_wr_addr_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[7]_i_1_n_0\,
      Q => ram0_wr_addr_s(7)
    );
\ram0_wr_addr_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[8]_i_1_n_0\,
      Q => ram0_wr_addr_s(8)
    );
\ram0_wr_addr_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_addr_s[9]_i_1_n_0\,
      Q => ram0_wr_addr_s(9)
    );
ram0_wr_clear_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => ram0_wr_clear_i_1_n_0
    );
ram0_wr_clear_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_clear_i_1_n_0,
      Q => \^clear\
    );
\ram0_wr_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(0),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[0]_i_1_n_0\
    );
\ram0_wr_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(10),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[10]_i_1_n_0\
    );
\ram0_wr_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(11),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[11]_i_1_n_0\
    );
\ram0_wr_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(12),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[12]_i_1_n_0\
    );
\ram0_wr_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(13),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[13]_i_1_n_0\
    );
\ram0_wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(14),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[14]_i_1_n_0\
    );
\ram0_wr_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(15),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[15]_i_1_n_0\
    );
\ram0_wr_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(16),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[16]_i_1_n_0\
    );
\ram0_wr_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(17),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[17]_i_1_n_0\
    );
\ram0_wr_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(18),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[18]_i_1_n_0\
    );
\ram0_wr_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(19),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[19]_i_1_n_0\
    );
\ram0_wr_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(1),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[1]_i_1_n_0\
    );
\ram0_wr_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(20),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[20]_i_1_n_0\
    );
\ram0_wr_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(21),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[21]_i_1_n_0\
    );
\ram0_wr_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(22),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[22]_i_1_n_0\
    );
\ram0_wr_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(23),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[23]_i_1_n_0\
    );
\ram0_wr_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(24),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[24]_i_1_n_0\
    );
\ram0_wr_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(25),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[25]_i_1_n_0\
    );
\ram0_wr_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(26),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[26]_i_1_n_0\
    );
\ram0_wr_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(27),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[27]_i_1_n_0\
    );
\ram0_wr_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(28),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[28]_i_1_n_0\
    );
\ram0_wr_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(29),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[29]_i_1_n_0\
    );
\ram0_wr_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(2),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[2]_i_1_n_0\
    );
\ram0_wr_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(30),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[30]_i_1_n_0\
    );
\ram0_wr_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(31),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[31]_i_1_n_0\
    );
\ram0_wr_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(3),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[3]_i_1_n_0\
    );
\ram0_wr_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(4),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[4]_i_1_n_0\
    );
\ram0_wr_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(5),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[5]_i_1_n_0\
    );
\ram0_wr_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(6),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[6]_i_1_n_0\
    );
\ram0_wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(7),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[7]_i_1_n_0\
    );
\ram0_wr_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(8),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[8]_i_1_n_0\
    );
\ram0_wr_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wdata(9),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(15),
      O => \ram0_wr_data[9]_i_1_n_0\
    );
\ram0_wr_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[0]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(0)
    );
\ram0_wr_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[10]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(10)
    );
\ram0_wr_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[11]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(11)
    );
\ram0_wr_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[12]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(12)
    );
\ram0_wr_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[13]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(13)
    );
\ram0_wr_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[14]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(14)
    );
\ram0_wr_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[15]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(15)
    );
\ram0_wr_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[16]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(16)
    );
\ram0_wr_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[17]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(17)
    );
\ram0_wr_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[18]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(18)
    );
\ram0_wr_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[19]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(19)
    );
\ram0_wr_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[1]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(1)
    );
\ram0_wr_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[20]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(20)
    );
\ram0_wr_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[21]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(21)
    );
\ram0_wr_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[22]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(22)
    );
\ram0_wr_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[23]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(23)
    );
\ram0_wr_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[24]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(24)
    );
\ram0_wr_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[25]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(25)
    );
\ram0_wr_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[26]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(26)
    );
\ram0_wr_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[27]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(27)
    );
\ram0_wr_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[28]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(28)
    );
\ram0_wr_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[29]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(29)
    );
\ram0_wr_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[2]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(2)
    );
\ram0_wr_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[30]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(30)
    );
\ram0_wr_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[31]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(31)
    );
\ram0_wr_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[3]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(3)
    );
\ram0_wr_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[4]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(4)
    );
\ram0_wr_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[5]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(5)
    );
\ram0_wr_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[6]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(6)
    );
\ram0_wr_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[7]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(7)
    );
\ram0_wr_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[8]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(8)
    );
\ram0_wr_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_data[9]_i_1_n_0\,
      Q => \ram0_wr_data_reg[31]_0\(9)
    );
ram0_wr_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \^clear\,
      Q => go
    );
\ram0_wr_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(0),
      Q => \ram0_wr_size_reg[15]_0\(0)
    );
\ram0_wr_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(10),
      Q => \ram0_wr_size_reg[15]_0\(10)
    );
\ram0_wr_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(11),
      Q => \ram0_wr_size_reg[15]_0\(11)
    );
\ram0_wr_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(12),
      Q => \ram0_wr_size_reg[15]_0\(12)
    );
\ram0_wr_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(13),
      Q => \ram0_wr_size_reg[15]_0\(13)
    );
\ram0_wr_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(14),
      Q => \ram0_wr_size_reg[15]_0\(14)
    );
\ram0_wr_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(15),
      Q => \ram0_wr_size_reg[15]_0\(15)
    );
\ram0_wr_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(1),
      Q => \ram0_wr_size_reg[15]_0\(1)
    );
\ram0_wr_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(2),
      Q => \ram0_wr_size_reg[15]_0\(2)
    );
\ram0_wr_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(3),
      Q => \ram0_wr_size_reg[15]_0\(3)
    );
\ram0_wr_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(4),
      Q => \ram0_wr_size_reg[15]_0\(4)
    );
\ram0_wr_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(5),
      Q => \ram0_wr_size_reg[15]_0\(5)
    );
\ram0_wr_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(6),
      Q => \ram0_wr_size_reg[15]_0\(6)
    );
\ram0_wr_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(7),
      Q => \ram0_wr_size_reg[15]_0\(7)
    );
\ram0_wr_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(8),
      Q => \ram0_wr_size_reg[15]_0\(8)
    );
\ram0_wr_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_size_s(9),
      Q => \ram0_wr_size_reg[15]_0\(9)
    );
\ram0_wr_size_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(15),
      O => \ram0_wr_size_s[0]_i_1_n_0\
    );
\ram0_wr_size_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(25),
      O => \ram0_wr_size_s[10]_i_1_n_0\
    );
\ram0_wr_size_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(26),
      O => \ram0_wr_size_s[11]_i_1_n_0\
    );
\ram0_wr_size_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(27),
      O => \ram0_wr_size_s[12]_i_1_n_0\
    );
\ram0_wr_size_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(28),
      O => \ram0_wr_size_s[13]_i_1_n_0\
    );
\ram0_wr_size_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(29),
      O => \ram0_wr_size_s[14]_i_1_n_0\
    );
\ram0_wr_size_s[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(30),
      O => \ram0_wr_size_s[15]_i_1_n_0\
    );
\ram0_wr_size_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(16),
      O => \ram0_wr_size_s[1]_i_1_n_0\
    );
\ram0_wr_size_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(17),
      O => \ram0_wr_size_s[2]_i_1_n_0\
    );
\ram0_wr_size_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(18),
      O => \ram0_wr_size_s[3]_i_1_n_0\
    );
\ram0_wr_size_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(19),
      O => \ram0_wr_size_s[4]_i_1_n_0\
    );
\ram0_wr_size_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(20),
      O => \ram0_wr_size_s[5]_i_1_n_0\
    );
\ram0_wr_size_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(21),
      O => \ram0_wr_size_s[6]_i_1_n_0\
    );
\ram0_wr_size_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(22),
      O => \ram0_wr_size_s[7]_i_1_n_0\
    );
\ram0_wr_size_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(23),
      O => \ram0_wr_size_s[8]_i_1_n_0\
    );
\ram0_wr_size_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s00_axi_wdata(24),
      O => \ram0_wr_size_s[9]_i_1_n_0\
    );
\ram0_wr_size_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[0]_i_1_n_0\,
      Q => ram0_wr_size_s(0)
    );
\ram0_wr_size_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[10]_i_1_n_0\,
      Q => ram0_wr_size_s(10)
    );
\ram0_wr_size_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[11]_i_1_n_0\,
      Q => ram0_wr_size_s(11)
    );
\ram0_wr_size_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[12]_i_1_n_0\,
      Q => ram0_wr_size_s(12)
    );
\ram0_wr_size_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[13]_i_1_n_0\,
      Q => ram0_wr_size_s(13)
    );
\ram0_wr_size_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[14]_i_1_n_0\,
      Q => ram0_wr_size_s(14)
    );
\ram0_wr_size_s_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[15]_i_1_n_0\,
      Q => ram0_wr_size_s(15)
    );
\ram0_wr_size_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[1]_i_1_n_0\,
      Q => ram0_wr_size_s(1)
    );
\ram0_wr_size_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[2]_i_1_n_0\,
      Q => ram0_wr_size_s(2)
    );
\ram0_wr_size_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[3]_i_1_n_0\,
      Q => ram0_wr_size_s(3)
    );
\ram0_wr_size_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[4]_i_1_n_0\,
      Q => ram0_wr_size_s(4)
    );
\ram0_wr_size_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[5]_i_1_n_0\,
      Q => ram0_wr_size_s(5)
    );
\ram0_wr_size_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[6]_i_1_n_0\,
      Q => ram0_wr_size_s(6)
    );
\ram0_wr_size_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[7]_i_1_n_0\,
      Q => ram0_wr_size_s(7)
    );
\ram0_wr_size_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[8]_i_1_n_0\,
      Q => ram0_wr_size_s(8)
    );
\ram0_wr_size_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram0_wr_size_s[9]_i_1_n_0\,
      Q => ram0_wr_size_s(9)
    );
ram0_wr_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      O => ram0_wr_valid_i_1_n_0
    );
ram0_wr_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram0_wr_valid_i_1_n_0,
      Q => wr_en
    );
\ram1_rd_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(0),
      Q => \ram1_rd_addr_reg[14]_0\(0)
    );
\ram1_rd_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(10),
      Q => \ram1_rd_addr_reg[14]_0\(10)
    );
\ram1_rd_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(11),
      Q => \ram1_rd_addr_reg[14]_0\(11)
    );
\ram1_rd_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(12),
      Q => \ram1_rd_addr_reg[14]_0\(12)
    );
\ram1_rd_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(13),
      Q => \ram1_rd_addr_reg[14]_0\(13)
    );
\ram1_rd_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(14),
      Q => \ram1_rd_addr_reg[14]_0\(14)
    );
\ram1_rd_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(1),
      Q => \ram1_rd_addr_reg[14]_0\(1)
    );
\ram1_rd_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(2),
      Q => \ram1_rd_addr_reg[14]_0\(2)
    );
\ram1_rd_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(3),
      Q => \ram1_rd_addr_reg[14]_0\(3)
    );
\ram1_rd_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(4),
      Q => \ram1_rd_addr_reg[14]_0\(4)
    );
\ram1_rd_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(5),
      Q => \ram1_rd_addr_reg[14]_0\(5)
    );
\ram1_rd_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(6),
      Q => \ram1_rd_addr_reg[14]_0\(6)
    );
\ram1_rd_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(7),
      Q => \ram1_rd_addr_reg[14]_0\(7)
    );
\ram1_rd_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(8),
      Q => \ram1_rd_addr_reg[14]_0\(8)
    );
\ram1_rd_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_addr_s(9),
      Q => \ram1_rd_addr_reg[14]_0\(9)
    );
\ram1_rd_addr_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(0),
      O => \ram1_rd_addr_s[0]_i_1_n_0\
    );
\ram1_rd_addr_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(10),
      O => \ram1_rd_addr_s[10]_i_1_n_0\
    );
\ram1_rd_addr_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(11),
      O => \ram1_rd_addr_s[11]_i_1_n_0\
    );
\ram1_rd_addr_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(12),
      O => \ram1_rd_addr_s[12]_i_1_n_0\
    );
\ram1_rd_addr_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(13),
      O => \ram1_rd_addr_s[13]_i_1_n_0\
    );
\ram1_rd_addr_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(14),
      O => \ram1_rd_addr_s[14]_i_1_n_0\
    );
\ram1_rd_addr_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(1),
      O => \ram1_rd_addr_s[1]_i_1_n_0\
    );
\ram1_rd_addr_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(2),
      O => \ram1_rd_addr_s[2]_i_1_n_0\
    );
\ram1_rd_addr_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(3),
      O => \ram1_rd_addr_s[3]_i_1_n_0\
    );
\ram1_rd_addr_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(4),
      O => \ram1_rd_addr_s[4]_i_1_n_0\
    );
\ram1_rd_addr_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(5),
      O => \ram1_rd_addr_s[5]_i_1_n_0\
    );
\ram1_rd_addr_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(6),
      O => \ram1_rd_addr_s[6]_i_1_n_0\
    );
\ram1_rd_addr_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(7),
      O => \ram1_rd_addr_s[7]_i_1_n_0\
    );
\ram1_rd_addr_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(8),
      O => \ram1_rd_addr_s[8]_i_1_n_0\
    );
\ram1_rd_addr_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(9),
      O => \ram1_rd_addr_s[9]_i_1_n_0\
    );
\ram1_rd_addr_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[0]_i_1_n_0\,
      Q => ram1_rd_addr_s(0)
    );
\ram1_rd_addr_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[10]_i_1_n_0\,
      Q => ram1_rd_addr_s(10)
    );
\ram1_rd_addr_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[11]_i_1_n_0\,
      Q => ram1_rd_addr_s(11)
    );
\ram1_rd_addr_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[12]_i_1_n_0\,
      Q => ram1_rd_addr_s(12)
    );
\ram1_rd_addr_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[13]_i_1_n_0\,
      Q => ram1_rd_addr_s(13)
    );
\ram1_rd_addr_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[14]_i_1_n_0\,
      Q => ram1_rd_addr_s(14)
    );
\ram1_rd_addr_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[1]_i_1_n_0\,
      Q => ram1_rd_addr_s(1)
    );
\ram1_rd_addr_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[2]_i_1_n_0\,
      Q => ram1_rd_addr_s(2)
    );
\ram1_rd_addr_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[3]_i_1_n_0\,
      Q => ram1_rd_addr_s(3)
    );
\ram1_rd_addr_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[4]_i_1_n_0\,
      Q => ram1_rd_addr_s(4)
    );
\ram1_rd_addr_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[5]_i_1_n_0\,
      Q => ram1_rd_addr_s(5)
    );
\ram1_rd_addr_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[6]_i_1_n_0\,
      Q => ram1_rd_addr_s(6)
    );
\ram1_rd_addr_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[7]_i_1_n_0\,
      Q => ram1_rd_addr_s(7)
    );
\ram1_rd_addr_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[8]_i_1_n_0\,
      Q => ram1_rd_addr_s(8)
    );
\ram1_rd_addr_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_addr_s[9]_i_1_n_0\,
      Q => ram1_rd_addr_s(9)
    );
ram1_rd_clear_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      O => ram1_rd_clear_i_1_n_0
    );
ram1_rd_clear_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_clear_i_1_n_0,
      Q => \^ram1_rd_clear_reg_0\
    );
ram1_rd_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \^ram1_rd_clear_reg_0\,
      Q => ram1_rd_go_reg_0
    );
ram1_rd_rd_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram1_rd_rd_en1_carry_n_0,
      CO(2) => ram1_rd_rd_en1_carry_n_1,
      CO(1) => ram1_rd_rd_en1_carry_n_2,
      CO(0) => ram1_rd_rd_en1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ram1_rd_rd_en1_carry_i_1_n_0,
      S(2) => ram1_rd_rd_en1_carry_i_2_n_0,
      S(1) => ram1_rd_rd_en1_carry_i_3_n_0,
      S(0) => ram1_rd_rd_en1_carry_i_4_n_0
    );
\ram1_rd_rd_en1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram1_rd_rd_en1_carry_n_0,
      CO(3 downto 2) => \NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ram1_rd_rd_en1,
      CO(0) => \ram1_rd_rd_en1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram1_rd_rd_en1_carry__0_i_1_n_0\,
      S(0) => \ram1_rd_rd_en1_carry__0_i_2_n_0\
    );
\ram1_rd_rd_en1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(15),
      I1 => prev_addr(15),
      I2 => prev_addr(15),
      I3 => s00_axi_araddr(17),
      I4 => prev_addr(15),
      I5 => s00_axi_araddr(16),
      O => \ram1_rd_rd_en1_carry__0_i_1_n_0\
    );
\ram1_rd_rd_en1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(12),
      I1 => prev_addr(12),
      I2 => prev_addr(14),
      I3 => s00_axi_araddr(14),
      I4 => prev_addr(13),
      I5 => s00_axi_araddr(13),
      O => \ram1_rd_rd_en1_carry__0_i_2_n_0\
    );
ram1_rd_rd_en1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => prev_addr(9),
      I2 => prev_addr(11),
      I3 => s00_axi_araddr(11),
      I4 => prev_addr(10),
      I5 => s00_axi_araddr(10),
      O => ram1_rd_rd_en1_carry_i_1_n_0
    );
ram1_rd_rd_en1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(6),
      I1 => prev_addr(6),
      I2 => prev_addr(8),
      I3 => s00_axi_araddr(8),
      I4 => prev_addr(7),
      I5 => s00_axi_araddr(7),
      O => ram1_rd_rd_en1_carry_i_2_n_0
    );
ram1_rd_rd_en1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => prev_addr(3),
      I2 => prev_addr(5),
      I3 => s00_axi_araddr(5),
      I4 => prev_addr(4),
      I5 => s00_axi_araddr(4),
      O => ram1_rd_rd_en1_carry_i_3_n_0
    );
ram1_rd_rd_en1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => prev_addr(0),
      I2 => prev_addr(2),
      I3 => s00_axi_araddr(2),
      I4 => prev_addr(1),
      I5 => s00_axi_araddr(1),
      O => ram1_rd_rd_en1_carry_i_4_n_0
    );
ram1_rd_rd_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => ram1_rd_rd_en1,
      I2 => s00_axi_araddr(17),
      I3 => s00_axi_araddr(16),
      I4 => s00_axi_araddr(15),
      O => ram1_rd_rd_en_i_1_n_0
    );
ram1_rd_rd_en_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_rd_en_i_1_n_0,
      Q => rd_en
    );
\ram1_rd_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(0),
      Q => \ram1_rd_size_reg[15]_0\(0)
    );
\ram1_rd_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(10),
      Q => \ram1_rd_size_reg[15]_0\(10)
    );
\ram1_rd_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(11),
      Q => \ram1_rd_size_reg[15]_0\(11)
    );
\ram1_rd_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(12),
      Q => \ram1_rd_size_reg[15]_0\(12)
    );
\ram1_rd_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(13),
      Q => \ram1_rd_size_reg[15]_0\(13)
    );
\ram1_rd_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(14),
      Q => \ram1_rd_size_reg[15]_0\(14)
    );
\ram1_rd_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(15),
      Q => \ram1_rd_size_reg[15]_0\(15)
    );
\ram1_rd_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(1),
      Q => \ram1_rd_size_reg[15]_0\(1)
    );
\ram1_rd_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(2),
      Q => \ram1_rd_size_reg[15]_0\(2)
    );
\ram1_rd_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(3),
      Q => \ram1_rd_size_reg[15]_0\(3)
    );
\ram1_rd_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(4),
      Q => \ram1_rd_size_reg[15]_0\(4)
    );
\ram1_rd_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(5),
      Q => \ram1_rd_size_reg[15]_0\(5)
    );
\ram1_rd_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(6),
      Q => \ram1_rd_size_reg[15]_0\(6)
    );
\ram1_rd_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(7),
      Q => \ram1_rd_size_reg[15]_0\(7)
    );
\ram1_rd_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(8),
      Q => \ram1_rd_size_reg[15]_0\(8)
    );
\ram1_rd_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => ram1_rd_size_s(9),
      Q => \ram1_rd_size_reg[15]_0\(9)
    );
\ram1_rd_size_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(15),
      O => \ram1_rd_size_s[0]_i_1_n_0\
    );
\ram1_rd_size_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(25),
      O => \ram1_rd_size_s[10]_i_1_n_0\
    );
\ram1_rd_size_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(26),
      O => \ram1_rd_size_s[11]_i_1_n_0\
    );
\ram1_rd_size_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(27),
      O => \ram1_rd_size_s[12]_i_1_n_0\
    );
\ram1_rd_size_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(28),
      O => \ram1_rd_size_s[13]_i_1_n_0\
    );
\ram1_rd_size_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(29),
      O => \ram1_rd_size_s[14]_i_1_n_0\
    );
\ram1_rd_size_s[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(30),
      O => \ram1_rd_size_s[15]_i_1_n_0\
    );
\ram1_rd_size_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(16),
      O => \ram1_rd_size_s[1]_i_1_n_0\
    );
\ram1_rd_size_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(17),
      O => \ram1_rd_size_s[2]_i_1_n_0\
    );
\ram1_rd_size_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(18),
      O => \ram1_rd_size_s[3]_i_1_n_0\
    );
\ram1_rd_size_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(19),
      O => \ram1_rd_size_s[4]_i_1_n_0\
    );
\ram1_rd_size_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(20),
      O => \ram1_rd_size_s[5]_i_1_n_0\
    );
\ram1_rd_size_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(21),
      O => \ram1_rd_size_s[6]_i_1_n_0\
    );
\ram1_rd_size_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(22),
      O => \ram1_rd_size_s[7]_i_1_n_0\
    );
\ram1_rd_size_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(23),
      O => \ram1_rd_size_s[8]_i_1_n_0\
    );
\ram1_rd_size_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_wdata(24),
      O => \ram1_rd_size_s[9]_i_1_n_0\
    );
\ram1_rd_size_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[0]_i_1_n_0\,
      Q => ram1_rd_size_s(0)
    );
\ram1_rd_size_s_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[10]_i_1_n_0\,
      Q => ram1_rd_size_s(10)
    );
\ram1_rd_size_s_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[11]_i_1_n_0\,
      Q => ram1_rd_size_s(11)
    );
\ram1_rd_size_s_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[12]_i_1_n_0\,
      Q => ram1_rd_size_s(12)
    );
\ram1_rd_size_s_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[13]_i_1_n_0\,
      Q => ram1_rd_size_s(13)
    );
\ram1_rd_size_s_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[14]_i_1_n_0\,
      Q => ram1_rd_size_s(14)
    );
\ram1_rd_size_s_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[15]_i_1_n_0\,
      Q => ram1_rd_size_s(15)
    );
\ram1_rd_size_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[1]_i_1_n_0\,
      Q => ram1_rd_size_s(1)
    );
\ram1_rd_size_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[2]_i_1_n_0\,
      Q => ram1_rd_size_s(2)
    );
\ram1_rd_size_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[3]_i_1_n_0\,
      Q => ram1_rd_size_s(3)
    );
\ram1_rd_size_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[4]_i_1_n_0\,
      Q => ram1_rd_size_s(4)
    );
\ram1_rd_size_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[5]_i_1_n_0\,
      Q => ram1_rd_size_s(5)
    );
\ram1_rd_size_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[6]_i_1_n_0\,
      Q => ram1_rd_size_s(6)
    );
\ram1_rd_size_s_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[7]_i_1_n_0\,
      Q => ram1_rd_size_s(7)
    );
\ram1_rd_size_s_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[8]_i_1_n_0\,
      Q => ram1_rd_size_s(8)
    );
\ram1_rd_size_s_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => \ram1_rd_size_s[9]_i_1_n_0\,
      Q => ram1_rd_size_s(9)
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B8FFB800"
    )
        port map (
      I0 => \rd_data[0]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => \^go_0\,
      I3 => \rd_data[14]_i_4_n_0\,
      I4 => \rd_data[0]_i_3_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[0]_i_1_n_0\
    );
\rd_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => done_0,
      I1 => \^reg_size_reg[16]_0\(0),
      I2 => s00_axi_araddr(1),
      I3 => \^reg_ram1_wr_addr_reg[14]_0\(0),
      I4 => s00_axi_araddr(0),
      I5 => \^reg_ram0_rd_addr_reg[14]_0\(0),
      O => \rd_data[0]_i_2_n_0\
    );
\rd_data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(0),
      O => \rd_data[0]_i_3_n_0\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[10]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(10),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[10]_i_1_n_0\
    );
\rd_data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(10),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(10),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(10),
      O => \rd_data[10]_i_2_n_0\
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[11]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(11),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[11]_i_1_n_0\
    );
\rd_data[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(11),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(11),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(11),
      O => \rd_data[11]_i_2_n_0\
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[12]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(12),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[12]_i_1_n_0\
    );
\rd_data[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(12),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(12),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(12),
      O => \rd_data[12]_i_2_n_0\
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[13]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(13),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[13]_i_1_n_0\
    );
\rd_data[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(13),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(13),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(13),
      O => \rd_data[13]_i_2_n_0\
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[14]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(14),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[14]_i_1_n_0\
    );
\rd_data[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(14),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(14),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(14),
      O => \rd_data[14]_i_2_n_0\
    );
\rd_data[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_araddr(1),
      O => \rd_data[14]_i_3_n_0\
    );
\rd_data[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_araddr(1),
      I2 => s00_axi_araddr(0),
      O => \rd_data[14]_i_4_n_0\
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000300B380"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(15),
      I1 => s00_axi_araddr(2),
      I2 => s00_axi_araddr(1),
      I3 => \rd_data[15]_i_2_n_0\,
      I4 => s00_axi_araddr(0),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[15]_i_1_n_0\
    );
\rd_data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(15),
      O => \rd_data[15]_i_2_n_0\
    );
\rd_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000300B380"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(16),
      I1 => s00_axi_araddr(2),
      I2 => s00_axi_araddr(1),
      I3 => \rd_data[16]_i_2_n_0\,
      I4 => s00_axi_araddr(0),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[16]_i_1_n_0\
    );
\rd_data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ram1_rd_rd_en1,
      I1 => s00_axi_araddr(17),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(15),
      I4 => data(16),
      O => \rd_data[16]_i_2_n_0\
    );
\rd_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(17),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[17]_i_1_n_0\
    );
\rd_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(18),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[18]_i_1_n_0\
    );
\rd_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(19),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[19]_i_1_n_0\
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[1]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(1),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[1]_i_1_n_0\
    );
\rd_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(1),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(1),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(1),
      O => \rd_data[1]_i_2_n_0\
    );
\rd_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(20),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[20]_i_1_n_0\
    );
\rd_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(21),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[21]_i_1_n_0\
    );
\rd_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(22),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[22]_i_1_n_0\
    );
\rd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(23),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[23]_i_1_n_0\
    );
\rd_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(24),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[24]_i_1_n_0\
    );
\rd_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(25),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[25]_i_1_n_0\
    );
\rd_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(26),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[26]_i_1_n_0\
    );
\rd_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(27),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[27]_i_1_n_0\
    );
\rd_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(28),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[28]_i_1_n_0\
    );
\rd_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(29),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[29]_i_1_n_0\
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[2]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(2),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[2]_i_1_n_0\
    );
\rd_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(2),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(2),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(2),
      O => \rd_data[2]_i_2_n_0\
    );
\rd_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(30),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[30]_i_1_n_0\
    );
\rd_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000888"
    )
        port map (
      I0 => data(31),
      I1 => \ram1_rd_rd_en0__2\,
      I2 => s00_axi_araddr(0),
      I3 => s00_axi_araddr(1),
      I4 => s00_axi_araddr(2),
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[31]_i_1_n_0\
    );
\rd_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \rd_data[31]_i_3_n_0\,
      I1 => s00_axi_araddr(15),
      I2 => s00_axi_araddr(16),
      I3 => s00_axi_araddr(17),
      I4 => \rd_data[31]_i_4_n_0\,
      I5 => \rd_data[31]_i_5_n_0\,
      O => \rd_data[31]_i_2_n_0\
    );
\rd_data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(13),
      I1 => s00_axi_araddr(14),
      I2 => s00_axi_araddr(11),
      I3 => s00_axi_araddr(12),
      O => \rd_data[31]_i_3_n_0\
    );
\rd_data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(5),
      I1 => s00_axi_araddr(6),
      I2 => s00_axi_araddr(3),
      I3 => s00_axi_araddr(4),
      O => \rd_data[31]_i_4_n_0\
    );
\rd_data[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_araddr(9),
      I1 => s00_axi_araddr(10),
      I2 => s00_axi_araddr(7),
      I3 => s00_axi_araddr(8),
      O => \rd_data[31]_i_5_n_0\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[3]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(3),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[3]_i_1_n_0\
    );
\rd_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(3),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(3),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(3),
      O => \rd_data[3]_i_2_n_0\
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[4]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(4),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[4]_i_1_n_0\
    );
\rd_data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(4),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(4),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(4),
      O => \rd_data[4]_i_2_n_0\
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[5]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(5),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[5]_i_1_n_0\
    );
\rd_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(5),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(5),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(5),
      O => \rd_data[5]_i_2_n_0\
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[6]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(6),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[6]_i_1_n_0\
    );
\rd_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(6),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(6),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(6),
      O => \rd_data[6]_i_2_n_0\
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[7]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(7),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[7]_i_1_n_0\
    );
\rd_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(7),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(7),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(7),
      O => \rd_data[7]_i_2_n_0\
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[8]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(8),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[8]_i_1_n_0\
    );
\rd_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(8),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(8),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(8),
      O => \rd_data[8]_i_2_n_0\
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0008888F000"
    )
        port map (
      I0 => \rd_data[9]_i_2_n_0\,
      I1 => \rd_data[14]_i_3_n_0\,
      I2 => data(9),
      I3 => \ram1_rd_rd_en0__2\,
      I4 => \rd_data[14]_i_4_n_0\,
      I5 => \rd_data[31]_i_2_n_0\,
      O => \rd_data[9]_i_1_n_0\
    );
\rd_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^reg_size_reg[16]_0\(9),
      I1 => s00_axi_araddr(1),
      I2 => \^reg_ram1_wr_addr_reg[14]_0\(9),
      I3 => s00_axi_araddr(0),
      I4 => \^reg_ram0_rd_addr_reg[14]_0\(9),
      O => \rd_data[9]_i_2_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[0]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(0)
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[10]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(10)
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[11]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(11)
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[12]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(12)
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[13]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(13)
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[14]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(14)
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[15]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(15)
    );
\rd_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[16]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(16)
    );
\rd_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[17]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(17)
    );
\rd_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[18]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(18)
    );
\rd_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[19]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(19)
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[1]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(1)
    );
\rd_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[20]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(20)
    );
\rd_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[21]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(21)
    );
\rd_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[22]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(22)
    );
\rd_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[23]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(23)
    );
\rd_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[24]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(24)
    );
\rd_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[25]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(25)
    );
\rd_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[26]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(26)
    );
\rd_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[27]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(27)
    );
\rd_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[28]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(28)
    );
\rd_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[29]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(29)
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[2]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(2)
    );
\rd_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[30]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(30)
    );
\rd_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[31]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(31)
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[3]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(3)
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[4]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(4)
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[5]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(5)
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[6]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(6)
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[7]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(7)
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[8]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(8)
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => s00_axi_arvalid,
      CLR => \^ar\(0),
      D => \rd_data[9]_i_1_n_0\,
      Q => \rd_data_reg[31]_0\(9)
    );
reg_go_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => s00_axi_wdata(0),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => reg_go2_out
    );
reg_go_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => reg_go2_out,
      Q => \^go_0\
    );
\reg_ram0_rd_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => reg_ram0_rd_addr
    );
\reg_ram0_rd_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(0)
    );
\reg_ram0_rd_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(10)
    );
\reg_ram0_rd_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(11)
    );
\reg_ram0_rd_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(12)
    );
\reg_ram0_rd_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(13)
    );
\reg_ram0_rd_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(14)
    );
\reg_ram0_rd_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(1)
    );
\reg_ram0_rd_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(2)
    );
\reg_ram0_rd_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(3)
    );
\reg_ram0_rd_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(4)
    );
\reg_ram0_rd_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(5)
    );
\reg_ram0_rd_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(6)
    );
\reg_ram0_rd_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(7)
    );
\reg_ram0_rd_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(8)
    );
\reg_ram0_rd_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram0_rd_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_ram0_rd_addr_reg[14]_0\(9)
    );
\reg_ram1_wr_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => reg_ram1_wr_addr
    );
\reg_ram1_wr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(0)
    );
\reg_ram1_wr_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(10)
    );
\reg_ram1_wr_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(11)
    );
\reg_ram1_wr_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(12)
    );
\reg_ram1_wr_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(13)
    );
\reg_ram1_wr_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(14)
    );
\reg_ram1_wr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(1)
    );
\reg_ram1_wr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(2)
    );
\reg_ram1_wr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(3)
    );
\reg_ram1_wr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(4)
    );
\reg_ram1_wr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(5)
    );
\reg_ram1_wr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(6)
    );
\reg_ram1_wr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(7)
    );
\reg_ram1_wr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(8)
    );
\reg_ram1_wr_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_ram1_wr_addr,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_ram1_wr_addr_reg[14]_0\(9)
    );
reg_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s00_axi_wdata(0),
      I5 => Q(1),
      O => reg_rst0_out
    );
reg_rst_reg: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => '1',
      CLR => \^ar\(0),
      D => reg_rst0_out,
      Q => sw_rst
    );
\reg_size[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => \prev_addr[15]_i_5_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => reg_size
    );
\reg_size_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(0),
      Q => \^reg_size_reg[16]_0\(0)
    );
\reg_size_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(10),
      Q => \^reg_size_reg[16]_0\(10)
    );
\reg_size_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(11),
      Q => \^reg_size_reg[16]_0\(11)
    );
\reg_size_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(12),
      Q => \^reg_size_reg[16]_0\(12)
    );
\reg_size_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(13),
      Q => \^reg_size_reg[16]_0\(13)
    );
\reg_size_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(14),
      Q => \^reg_size_reg[16]_0\(14)
    );
\reg_size_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(15),
      Q => \^reg_size_reg[16]_0\(15)
    );
\reg_size_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(16),
      Q => \^reg_size_reg[16]_0\(16)
    );
\reg_size_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(1),
      Q => \^reg_size_reg[16]_0\(1)
    );
\reg_size_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(2),
      Q => \^reg_size_reg[16]_0\(2)
    );
\reg_size_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(3),
      Q => \^reg_size_reg[16]_0\(3)
    );
\reg_size_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(4),
      Q => \^reg_size_reg[16]_0\(4)
    );
\reg_size_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(5),
      Q => \^reg_size_reg[16]_0\(5)
    );
\reg_size_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(6),
      Q => \^reg_size_reg[16]_0\(6)
    );
\reg_size_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(7),
      Q => \^reg_size_reg[16]_0\(7)
    );
\reg_size_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(8),
      Q => \^reg_size_reg[16]_0\(8)
    );
\reg_size_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk0,
      CE => reg_size,
      CLR => \^ar\(0),
      D => s00_axi_wdata(9),
      Q => \^reg_size_reg[16]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read is
  port (
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read is
  signal NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of memory_reg_0_0 : label is 1048576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of memory_reg_0_0 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of memory_reg_0_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of memory_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of memory_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of memory_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of memory_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of memory_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_1 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_1 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_1 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_1 : label is 0;
  attribute ram_addr_end of memory_reg_0_1 : label is 32767;
  attribute ram_offset of memory_reg_0_1 : label is 0;
  attribute ram_slice_begin of memory_reg_0_1 : label is 1;
  attribute ram_slice_end of memory_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_10 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_10 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_10 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_10 : label is 0;
  attribute ram_addr_end of memory_reg_0_10 : label is 32767;
  attribute ram_offset of memory_reg_0_10 : label is 0;
  attribute ram_slice_begin of memory_reg_0_10 : label is 10;
  attribute ram_slice_end of memory_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_11 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_11 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_11 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_11 : label is 0;
  attribute ram_addr_end of memory_reg_0_11 : label is 32767;
  attribute ram_offset of memory_reg_0_11 : label is 0;
  attribute ram_slice_begin of memory_reg_0_11 : label is 11;
  attribute ram_slice_end of memory_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_12 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_12 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_12 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_12 : label is 0;
  attribute ram_addr_end of memory_reg_0_12 : label is 32767;
  attribute ram_offset of memory_reg_0_12 : label is 0;
  attribute ram_slice_begin of memory_reg_0_12 : label is 12;
  attribute ram_slice_end of memory_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_13 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_13 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_13 : label is 0;
  attribute ram_addr_end of memory_reg_0_13 : label is 32767;
  attribute ram_offset of memory_reg_0_13 : label is 0;
  attribute ram_slice_begin of memory_reg_0_13 : label is 13;
  attribute ram_slice_end of memory_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_14 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_14 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_14 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_14 : label is 0;
  attribute ram_addr_end of memory_reg_0_14 : label is 32767;
  attribute ram_offset of memory_reg_0_14 : label is 0;
  attribute ram_slice_begin of memory_reg_0_14 : label is 14;
  attribute ram_slice_end of memory_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_15 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_15 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_15 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_15 : label is 0;
  attribute ram_addr_end of memory_reg_0_15 : label is 32767;
  attribute ram_offset of memory_reg_0_15 : label is 0;
  attribute ram_slice_begin of memory_reg_0_15 : label is 15;
  attribute ram_slice_end of memory_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_16 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_16 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_16 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_16 : label is 0;
  attribute ram_addr_end of memory_reg_0_16 : label is 32767;
  attribute ram_offset of memory_reg_0_16 : label is 0;
  attribute ram_slice_begin of memory_reg_0_16 : label is 16;
  attribute ram_slice_end of memory_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_17 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_17 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_17 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_17 : label is 0;
  attribute ram_addr_end of memory_reg_0_17 : label is 32767;
  attribute ram_offset of memory_reg_0_17 : label is 0;
  attribute ram_slice_begin of memory_reg_0_17 : label is 17;
  attribute ram_slice_end of memory_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_18 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_18 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_18 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_18 : label is 0;
  attribute ram_addr_end of memory_reg_0_18 : label is 32767;
  attribute ram_offset of memory_reg_0_18 : label is 0;
  attribute ram_slice_begin of memory_reg_0_18 : label is 18;
  attribute ram_slice_end of memory_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_19 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_19 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_19 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_19 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_19 : label is 0;
  attribute ram_addr_end of memory_reg_0_19 : label is 32767;
  attribute ram_offset of memory_reg_0_19 : label is 0;
  attribute ram_slice_begin of memory_reg_0_19 : label is 19;
  attribute ram_slice_end of memory_reg_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_2 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_2 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_2 : label is 0;
  attribute ram_addr_end of memory_reg_0_2 : label is 32767;
  attribute ram_offset of memory_reg_0_2 : label is 0;
  attribute ram_slice_begin of memory_reg_0_2 : label is 2;
  attribute ram_slice_end of memory_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_20 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_20 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_20 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_20 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_20 : label is 0;
  attribute ram_addr_end of memory_reg_0_20 : label is 32767;
  attribute ram_offset of memory_reg_0_20 : label is 0;
  attribute ram_slice_begin of memory_reg_0_20 : label is 20;
  attribute ram_slice_end of memory_reg_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_21 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_21 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_21 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_21 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_21 : label is 0;
  attribute ram_addr_end of memory_reg_0_21 : label is 32767;
  attribute ram_offset of memory_reg_0_21 : label is 0;
  attribute ram_slice_begin of memory_reg_0_21 : label is 21;
  attribute ram_slice_end of memory_reg_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_22 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_22 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_22 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_22 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_22 : label is 0;
  attribute ram_addr_end of memory_reg_0_22 : label is 32767;
  attribute ram_offset of memory_reg_0_22 : label is 0;
  attribute ram_slice_begin of memory_reg_0_22 : label is 22;
  attribute ram_slice_end of memory_reg_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_23 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_23 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_23 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_23 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_23 : label is 0;
  attribute ram_addr_end of memory_reg_0_23 : label is 32767;
  attribute ram_offset of memory_reg_0_23 : label is 0;
  attribute ram_slice_begin of memory_reg_0_23 : label is 23;
  attribute ram_slice_end of memory_reg_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_24 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_24 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_24 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_24 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_24 : label is 0;
  attribute ram_addr_end of memory_reg_0_24 : label is 32767;
  attribute ram_offset of memory_reg_0_24 : label is 0;
  attribute ram_slice_begin of memory_reg_0_24 : label is 24;
  attribute ram_slice_end of memory_reg_0_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_25 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_25 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_25 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_25 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_25 : label is 0;
  attribute ram_addr_end of memory_reg_0_25 : label is 32767;
  attribute ram_offset of memory_reg_0_25 : label is 0;
  attribute ram_slice_begin of memory_reg_0_25 : label is 25;
  attribute ram_slice_end of memory_reg_0_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_26 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_26 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_26 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_26 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_26 : label is 0;
  attribute ram_addr_end of memory_reg_0_26 : label is 32767;
  attribute ram_offset of memory_reg_0_26 : label is 0;
  attribute ram_slice_begin of memory_reg_0_26 : label is 26;
  attribute ram_slice_end of memory_reg_0_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_27 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_27 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_27 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_27 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_27 : label is 0;
  attribute ram_addr_end of memory_reg_0_27 : label is 32767;
  attribute ram_offset of memory_reg_0_27 : label is 0;
  attribute ram_slice_begin of memory_reg_0_27 : label is 27;
  attribute ram_slice_end of memory_reg_0_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_28 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_28 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_28 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_28 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_28 : label is 0;
  attribute ram_addr_end of memory_reg_0_28 : label is 32767;
  attribute ram_offset of memory_reg_0_28 : label is 0;
  attribute ram_slice_begin of memory_reg_0_28 : label is 28;
  attribute ram_slice_end of memory_reg_0_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_29 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_29 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_29 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_29 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_29 : label is 0;
  attribute ram_addr_end of memory_reg_0_29 : label is 32767;
  attribute ram_offset of memory_reg_0_29 : label is 0;
  attribute ram_slice_begin of memory_reg_0_29 : label is 29;
  attribute ram_slice_end of memory_reg_0_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_3 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_3 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_3 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_3 : label is 0;
  attribute ram_addr_end of memory_reg_0_3 : label is 32767;
  attribute ram_offset of memory_reg_0_3 : label is 0;
  attribute ram_slice_begin of memory_reg_0_3 : label is 3;
  attribute ram_slice_end of memory_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_30 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_30 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_30 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_30 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_30 : label is 0;
  attribute ram_addr_end of memory_reg_0_30 : label is 32767;
  attribute ram_offset of memory_reg_0_30 : label is 0;
  attribute ram_slice_begin of memory_reg_0_30 : label is 30;
  attribute ram_slice_end of memory_reg_0_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_31 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_31 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_31 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_31 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_31 : label is 0;
  attribute ram_addr_end of memory_reg_0_31 : label is 32767;
  attribute ram_offset of memory_reg_0_31 : label is 0;
  attribute ram_slice_begin of memory_reg_0_31 : label is 31;
  attribute ram_slice_end of memory_reg_0_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_4 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_4 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_4 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_4 : label is 0;
  attribute ram_addr_end of memory_reg_0_4 : label is 32767;
  attribute ram_offset of memory_reg_0_4 : label is 0;
  attribute ram_slice_begin of memory_reg_0_4 : label is 4;
  attribute ram_slice_end of memory_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_5 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_5 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_5 : label is 0;
  attribute ram_addr_end of memory_reg_0_5 : label is 32767;
  attribute ram_offset of memory_reg_0_5 : label is 0;
  attribute ram_slice_begin of memory_reg_0_5 : label is 5;
  attribute ram_slice_end of memory_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_6 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_6 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_6 : label is 0;
  attribute ram_addr_end of memory_reg_0_6 : label is 32767;
  attribute ram_offset of memory_reg_0_6 : label is 0;
  attribute ram_slice_begin of memory_reg_0_6 : label is 6;
  attribute ram_slice_end of memory_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_7 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_7 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_7 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_7 : label is 0;
  attribute ram_addr_end of memory_reg_0_7 : label is 32767;
  attribute ram_offset of memory_reg_0_7 : label is 0;
  attribute ram_slice_begin of memory_reg_0_7 : label is 7;
  attribute ram_slice_end of memory_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_8 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_8 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_8 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_8 : label is 0;
  attribute ram_addr_end of memory_reg_0_8 : label is 32767;
  attribute ram_offset of memory_reg_0_8 : label is 0;
  attribute ram_slice_begin of memory_reg_0_8 : label is 8;
  attribute ram_slice_end of memory_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_9 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_9 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_9 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_9 : label is 0;
  attribute ram_addr_end of memory_reg_0_9 : label is 32767;
  attribute ram_offset of memory_reg_0_9 : label is 0;
  attribute ram_slice_begin of memory_reg_0_9 : label is 9;
  attribute ram_slice_end of memory_reg_0_9 : label is 9;
begin
memory_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(0),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(1),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_10_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(10),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_11_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(11),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_12_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(12),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_13_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(13),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_14_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(14),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(15),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_15_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(15),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_16_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(16),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(17),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_17_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(17),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(18),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_18_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(18),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(19),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_19_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_19_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(19),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_19_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(2),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_20_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_20_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(20),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_20_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(21),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_21_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_21_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(21),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_21_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(22),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_22_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_22_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(22),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_22_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(23),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_23_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_23_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(23),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_23_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(24),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_24_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_24_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(24),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_24_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(25),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_25_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_25_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(25),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_25_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(26),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_26_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_26_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(26),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_26_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(27),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_27_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_27_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(27),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_27_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(28),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_28_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_28_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(28),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_28_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(29),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_29_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_29_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(29),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_29_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(3),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(30),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_30_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_30_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(30),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_30_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(31),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_31_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_31_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(31),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_31_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(4),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(5),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(6),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(7),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_8_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(8),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => dram_rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_9_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(9),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0 : entity is "ram_sync_read";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0 is
  signal NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_memory_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_memory_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_memory_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of memory_reg_0_0 : label is 1048576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of memory_reg_0_0 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of memory_reg_0_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of memory_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of memory_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of memory_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of memory_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of memory_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_1 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_1 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_1 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_1 : label is 0;
  attribute ram_addr_end of memory_reg_0_1 : label is 32767;
  attribute ram_offset of memory_reg_0_1 : label is 0;
  attribute ram_slice_begin of memory_reg_0_1 : label is 1;
  attribute ram_slice_end of memory_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_10 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_10 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_10 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_10 : label is 0;
  attribute ram_addr_end of memory_reg_0_10 : label is 32767;
  attribute ram_offset of memory_reg_0_10 : label is 0;
  attribute ram_slice_begin of memory_reg_0_10 : label is 10;
  attribute ram_slice_end of memory_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_11 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_11 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_11 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_11 : label is 0;
  attribute ram_addr_end of memory_reg_0_11 : label is 32767;
  attribute ram_offset of memory_reg_0_11 : label is 0;
  attribute ram_slice_begin of memory_reg_0_11 : label is 11;
  attribute ram_slice_end of memory_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_12 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_12 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_12 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_12 : label is 0;
  attribute ram_addr_end of memory_reg_0_12 : label is 32767;
  attribute ram_offset of memory_reg_0_12 : label is 0;
  attribute ram_slice_begin of memory_reg_0_12 : label is 12;
  attribute ram_slice_end of memory_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_13 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_13 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_13 : label is 0;
  attribute ram_addr_end of memory_reg_0_13 : label is 32767;
  attribute ram_offset of memory_reg_0_13 : label is 0;
  attribute ram_slice_begin of memory_reg_0_13 : label is 13;
  attribute ram_slice_end of memory_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_14 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_14 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_14 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_14 : label is 0;
  attribute ram_addr_end of memory_reg_0_14 : label is 32767;
  attribute ram_offset of memory_reg_0_14 : label is 0;
  attribute ram_slice_begin of memory_reg_0_14 : label is 14;
  attribute ram_slice_end of memory_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_15 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_15 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_15 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_15 : label is 0;
  attribute ram_addr_end of memory_reg_0_15 : label is 32767;
  attribute ram_offset of memory_reg_0_15 : label is 0;
  attribute ram_slice_begin of memory_reg_0_15 : label is 15;
  attribute ram_slice_end of memory_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_16 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_16 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_16 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_16 : label is 0;
  attribute ram_addr_end of memory_reg_0_16 : label is 32767;
  attribute ram_offset of memory_reg_0_16 : label is 0;
  attribute ram_slice_begin of memory_reg_0_16 : label is 16;
  attribute ram_slice_end of memory_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_17 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_17 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_17 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_17 : label is 0;
  attribute ram_addr_end of memory_reg_0_17 : label is 32767;
  attribute ram_offset of memory_reg_0_17 : label is 0;
  attribute ram_slice_begin of memory_reg_0_17 : label is 17;
  attribute ram_slice_end of memory_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_18 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_18 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_18 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_18 : label is 0;
  attribute ram_addr_end of memory_reg_0_18 : label is 32767;
  attribute ram_offset of memory_reg_0_18 : label is 0;
  attribute ram_slice_begin of memory_reg_0_18 : label is 18;
  attribute ram_slice_end of memory_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_19 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_19 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_19 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_19 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_19 : label is 0;
  attribute ram_addr_end of memory_reg_0_19 : label is 32767;
  attribute ram_offset of memory_reg_0_19 : label is 0;
  attribute ram_slice_begin of memory_reg_0_19 : label is 19;
  attribute ram_slice_end of memory_reg_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_2 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_2 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_2 : label is 0;
  attribute ram_addr_end of memory_reg_0_2 : label is 32767;
  attribute ram_offset of memory_reg_0_2 : label is 0;
  attribute ram_slice_begin of memory_reg_0_2 : label is 2;
  attribute ram_slice_end of memory_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_20 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_20 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_20 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_20 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_20 : label is 0;
  attribute ram_addr_end of memory_reg_0_20 : label is 32767;
  attribute ram_offset of memory_reg_0_20 : label is 0;
  attribute ram_slice_begin of memory_reg_0_20 : label is 20;
  attribute ram_slice_end of memory_reg_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_21 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_21 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_21 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_21 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_21 : label is 0;
  attribute ram_addr_end of memory_reg_0_21 : label is 32767;
  attribute ram_offset of memory_reg_0_21 : label is 0;
  attribute ram_slice_begin of memory_reg_0_21 : label is 21;
  attribute ram_slice_end of memory_reg_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_22 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_22 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_22 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_22 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_22 : label is 0;
  attribute ram_addr_end of memory_reg_0_22 : label is 32767;
  attribute ram_offset of memory_reg_0_22 : label is 0;
  attribute ram_slice_begin of memory_reg_0_22 : label is 22;
  attribute ram_slice_end of memory_reg_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_23 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_23 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_23 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_23 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_23 : label is 0;
  attribute ram_addr_end of memory_reg_0_23 : label is 32767;
  attribute ram_offset of memory_reg_0_23 : label is 0;
  attribute ram_slice_begin of memory_reg_0_23 : label is 23;
  attribute ram_slice_end of memory_reg_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_24 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_24 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_24 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_24 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_24 : label is 0;
  attribute ram_addr_end of memory_reg_0_24 : label is 32767;
  attribute ram_offset of memory_reg_0_24 : label is 0;
  attribute ram_slice_begin of memory_reg_0_24 : label is 24;
  attribute ram_slice_end of memory_reg_0_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_25 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_25 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_25 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_25 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_25 : label is 0;
  attribute ram_addr_end of memory_reg_0_25 : label is 32767;
  attribute ram_offset of memory_reg_0_25 : label is 0;
  attribute ram_slice_begin of memory_reg_0_25 : label is 25;
  attribute ram_slice_end of memory_reg_0_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_26 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_26 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_26 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_26 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_26 : label is 0;
  attribute ram_addr_end of memory_reg_0_26 : label is 32767;
  attribute ram_offset of memory_reg_0_26 : label is 0;
  attribute ram_slice_begin of memory_reg_0_26 : label is 26;
  attribute ram_slice_end of memory_reg_0_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_27 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_27 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_27 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_27 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_27 : label is 0;
  attribute ram_addr_end of memory_reg_0_27 : label is 32767;
  attribute ram_offset of memory_reg_0_27 : label is 0;
  attribute ram_slice_begin of memory_reg_0_27 : label is 27;
  attribute ram_slice_end of memory_reg_0_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_28 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_28 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_28 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_28 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_28 : label is 0;
  attribute ram_addr_end of memory_reg_0_28 : label is 32767;
  attribute ram_offset of memory_reg_0_28 : label is 0;
  attribute ram_slice_begin of memory_reg_0_28 : label is 28;
  attribute ram_slice_end of memory_reg_0_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_29 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_29 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_29 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_29 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_29 : label is 0;
  attribute ram_addr_end of memory_reg_0_29 : label is 32767;
  attribute ram_offset of memory_reg_0_29 : label is 0;
  attribute ram_slice_begin of memory_reg_0_29 : label is 29;
  attribute ram_slice_end of memory_reg_0_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_3 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_3 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_3 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_3 : label is 0;
  attribute ram_addr_end of memory_reg_0_3 : label is 32767;
  attribute ram_offset of memory_reg_0_3 : label is 0;
  attribute ram_slice_begin of memory_reg_0_3 : label is 3;
  attribute ram_slice_end of memory_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_30 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_30 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_30 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_30 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_30 : label is 0;
  attribute ram_addr_end of memory_reg_0_30 : label is 32767;
  attribute ram_offset of memory_reg_0_30 : label is 0;
  attribute ram_slice_begin of memory_reg_0_30 : label is 30;
  attribute ram_slice_end of memory_reg_0_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_31 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_31 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_31 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_31 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_31 : label is 0;
  attribute ram_addr_end of memory_reg_0_31 : label is 32767;
  attribute ram_offset of memory_reg_0_31 : label is 0;
  attribute ram_slice_begin of memory_reg_0_31 : label is 31;
  attribute ram_slice_end of memory_reg_0_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_4 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_4 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_4 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_4 : label is 0;
  attribute ram_addr_end of memory_reg_0_4 : label is 32767;
  attribute ram_offset of memory_reg_0_4 : label is 0;
  attribute ram_slice_begin of memory_reg_0_4 : label is 4;
  attribute ram_slice_end of memory_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_5 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_5 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_5 : label is 0;
  attribute ram_addr_end of memory_reg_0_5 : label is 32767;
  attribute ram_offset of memory_reg_0_5 : label is 0;
  attribute ram_slice_begin of memory_reg_0_5 : label is 5;
  attribute ram_slice_end of memory_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_6 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_6 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_6 : label is 0;
  attribute ram_addr_end of memory_reg_0_6 : label is 32767;
  attribute ram_offset of memory_reg_0_6 : label is 0;
  attribute ram_slice_begin of memory_reg_0_6 : label is 6;
  attribute ram_slice_end of memory_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_7 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_7 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_7 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_7 : label is 0;
  attribute ram_addr_end of memory_reg_0_7 : label is 32767;
  attribute ram_offset of memory_reg_0_7 : label is 0;
  attribute ram_slice_begin of memory_reg_0_7 : label is 7;
  attribute ram_slice_end of memory_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_8 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_8 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_8 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_8 : label is 0;
  attribute ram_addr_end of memory_reg_0_8 : label is 32767;
  attribute ram_offset of memory_reg_0_8 : label is 0;
  attribute ram_slice_begin of memory_reg_0_8 : label is 8;
  attribute ram_slice_end of memory_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of memory_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of memory_reg_0_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of memory_reg_0_9 : label is 1048576;
  attribute RTL_RAM_NAME of memory_reg_0_9 : label is "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory";
  attribute RTL_RAM_TYPE of memory_reg_0_9 : label is "RAM_SDP";
  attribute ram_addr_begin of memory_reg_0_9 : label is 0;
  attribute ram_addr_end of memory_reg_0_9 : label is 32767;
  attribute ram_offset of memory_reg_0_9 : label is 0;
  attribute ram_slice_begin of memory_reg_0_9 : label is 9;
  attribute ram_slice_end of memory_reg_0_9 : label is 9;
begin
memory_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(0),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(1),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_10_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(10),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(11),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_11_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(11),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_12_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(12),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(13),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_13_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(13),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_14_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(14),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(15),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_15_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(15),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(16),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_16_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(16),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(17),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_17_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(17),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(18),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_18_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(18),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(19),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_19_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_19_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(19),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_19_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(2),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(20),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_20_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_20_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(20),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_20_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(21),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_21_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_21_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(21),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_21_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(22),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_22_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_22_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(22),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_22_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(23),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_23_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_23_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(23),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_23_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(24),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_24_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_24_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(24),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_24_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(25),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_25_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_25_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(25),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_25_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(26),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_26_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_26_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(26),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_26_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(27),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_27_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_27_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(27),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_27_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(28),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_28_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_28_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(28),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_28_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(29),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_29_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_29_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(29),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_29_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(3),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(30),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_30_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_30_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(30),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_30_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(31),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_31_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_31_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(31),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_31_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(4),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(5),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(6),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(7),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_8_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(8),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
memory_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => dram_wr_addr(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => rd_addr(14 downto 0),
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => fclk1,
      CLKBWRCLK => fclk1,
      DBITERR => NLW_memory_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => wdata(9),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_memory_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 1) => NLW_memory_reg_0_9_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => rdata(9),
      DOPADOP(3 downto 0) => NLW_memory_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dram_wr_en,
      ENBWREN => '1',
      INJECTDBITERR => NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_memory_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => dram_wr_en,
      WEA(2) => dram_wr_en,
      WEA(1) => dram_wr_en,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom is
  port (
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \output_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    CLK : in STD_LOGIC;
    \output_reg[16]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom is
begin
\output_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(0),
      Q => Q(0)
    );
\output_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(10),
      Q => Q(10)
    );
\output_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(11),
      Q => Q(11)
    );
\output_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(12),
      Q => Q(12)
    );
\output_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(13),
      Q => Q(13)
    );
\output_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(14),
      Q => Q(14)
    );
\output_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(15),
      Q => Q(15)
    );
\output_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(16),
      Q => Q(16)
    );
\output_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(1),
      Q => Q(1)
    );
\output_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(2),
      Q => Q(2)
    );
\output_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(3),
      Q => Q(3)
    );
\output_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(4),
      Q => Q(4)
    );
\output_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(5),
      Q => Q(5)
    );
\output_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(6),
      Q => Q(6)
    );
\output_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(7),
      Q => Q(7)
    );
\output_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(8),
      Q => Q(8)
    );
\output_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[16]_1\,
      D => \output_reg[16]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \output_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    CLK : in STD_LOGIC;
    \output_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\ : entity is "reg_custom";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\ is
begin
\output_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(0),
      Q => Q(0)
    );
\output_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(10),
      Q => Q(10)
    );
\output_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(11),
      Q => Q(11)
    );
\output_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(12),
      Q => Q(12)
    );
\output_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(13),
      Q => Q(13)
    );
\output_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(14),
      Q => Q(14)
    );
\output_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(1),
      Q => Q(1)
    );
\output_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(2),
      Q => Q(2)
    );
\output_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(3),
      Q => Q(3)
    );
\output_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(4),
      Q => Q(4)
    );
\output_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(5),
      Q => Q(5)
    );
\output_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(6),
      Q => Q(6)
    );
\output_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(7),
      Q => Q(7)
    );
\output_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(8),
      Q => Q(8)
    );
\output_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \output_reg[0]_0\,
      D => \output_reg[14]_0\(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    \data_reg[0]_0\ : out STD_LOGIC;
    empty : in STD_LOGIC;
    rd_en0_in : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[22]_i_1_n_0\ : STD_LOGIC;
  signal \data[23]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[27]_i_1_n_0\ : STD_LOGIC;
  signal \data[28]_i_1_n_0\ : STD_LOGIC;
  signal \data[29]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[30]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_2_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg[0]_0\ : STD_LOGIC;
  signal next_count : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data[16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data[18]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data[19]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data[20]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data[22]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data[23]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data[24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data[25]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data[26]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data[27]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data[28]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data[29]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data[30]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \data[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data[9]_i_1\ : label is "soft_lutpair21";
begin
  AR(0) <= \^ar\(0);
  \data_reg[0]_0\ <= \^data_reg[0]_0\;
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => clear_IBUF,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_en_IBUF,
      I1 => \^data_reg[0]_0\,
      O => rd_en0_in
    );
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => empty,
      I1 => rd_en_IBUF,
      I2 => \^data_reg[0]_0\,
      O => next_count
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => next_count,
      Q => \^data_reg[0]_0\
    );
\data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(0),
      O => \data[0]_i_1_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(10),
      O => \data[10]_i_1_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(11),
      O => \data[11]_i_1_n_0\
    );
\data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(12),
      O => \data[12]_i_1_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(13),
      O => \data[13]_i_1_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(14),
      O => \data[14]_i_1_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(15),
      O => \data[15]_i_1_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(16),
      O => \data[16]_i_1_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(17),
      O => \data[17]_i_1_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(18),
      O => \data[18]_i_1_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(19),
      O => \data[19]_i_1_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(1),
      O => \data[1]_i_1_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(20),
      O => \data[20]_i_1_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(21),
      O => \data[21]_i_1_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(22),
      O => \data[22]_i_1_n_0\
    );
\data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(23),
      O => \data[23]_i_1_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(24),
      O => \data[24]_i_1_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(25),
      O => \data[25]_i_1_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(26),
      O => \data[26]_i_1_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(27),
      O => \data[27]_i_1_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(28),
      O => \data[28]_i_1_n_0\
    );
\data[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(29),
      O => \data[29]_i_1_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(2),
      O => \data[2]_i_1_n_0\
    );
\data[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(30),
      O => \data[30]_i_1_n_0\
    );
\data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => empty,
      I1 => \^data_reg[0]_0\,
      I2 => rd_en_IBUF,
      O => \data[31]_i_1_n_0\
    );
\data[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(31),
      O => \data[31]_i_2_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(3),
      O => \data[3]_i_1_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(4),
      O => \data[4]_i_1_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(5),
      O => \data[5]_i_1_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(6),
      O => \data[6]_i_1_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(7),
      O => \data[7]_i_1_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(8),
      O => \data[8]_i_1_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => rd_en_IBUF,
      I2 => empty,
      I3 => dout(9),
      O => \data[9]_i_1_n_0\
    );
\data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[0]_i_1_n_0\,
      Q => Q(0)
    );
\data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[10]_i_1_n_0\,
      Q => Q(10)
    );
\data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[11]_i_1_n_0\,
      Q => Q(11)
    );
\data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[12]_i_1_n_0\,
      Q => Q(12)
    );
\data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[13]_i_1_n_0\,
      Q => Q(13)
    );
\data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[14]_i_1_n_0\,
      Q => Q(14)
    );
\data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[15]_i_1_n_0\,
      Q => Q(15)
    );
\data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[16]_i_1_n_0\,
      Q => Q(16)
    );
\data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[17]_i_1_n_0\,
      Q => Q(17)
    );
\data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[18]_i_1_n_0\,
      Q => Q(18)
    );
\data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[19]_i_1_n_0\,
      Q => Q(19)
    );
\data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[1]_i_1_n_0\,
      Q => Q(1)
    );
\data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[20]_i_1_n_0\,
      Q => Q(20)
    );
\data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[21]_i_1_n_0\,
      Q => Q(21)
    );
\data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[22]_i_1_n_0\,
      Q => Q(22)
    );
\data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[23]_i_1_n_0\,
      Q => Q(23)
    );
\data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[24]_i_1_n_0\,
      Q => Q(24)
    );
\data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[25]_i_1_n_0\,
      Q => Q(25)
    );
\data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[26]_i_1_n_0\,
      Q => Q(26)
    );
\data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[27]_i_1_n_0\,
      Q => Q(27)
    );
\data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[28]_i_1_n_0\,
      Q => Q(28)
    );
\data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[29]_i_1_n_0\,
      Q => Q(29)
    );
\data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[2]_i_1_n_0\,
      Q => Q(2)
    );
\data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[30]_i_1_n_0\,
      Q => Q(30)
    );
\data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[31]_i_2_n_0\,
      Q => Q(31)
    );
\data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[3]_i_1_n_0\,
      Q => Q(3)
    );
\data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[4]_i_1_n_0\,
      Q => Q(4)
    );
\data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[5]_i_1_n_0\,
      Q => Q(5)
    );
\data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[6]_i_1_n_0\,
      Q => Q(6)
    );
\data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[7]_i_1_n_0\,
      Q => Q(7)
    );
\data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[8]_i_1_n_0\,
      Q => Q(8)
    );
\data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \data[31]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \data[9]_i_1_n_0\,
      Q => Q(9)
    );
valid_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_reg[0]_0\,
      I1 => CO(0),
      O => valid_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    \data_reg[31]_0\ : out STD_LOGIC;
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[22]_i_1_n_0\ : STD_LOGIC;
  signal \data[23]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[27]_i_1_n_0\ : STD_LOGIC;
  signal \data[28]_i_1_n_0\ : STD_LOGIC;
  signal \data[29]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[30]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_2_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg[31]_0\ : STD_LOGIC;
  signal next_count : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U_FIFO_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of ready_OBUF_inst_i_1 : label is "soft_lutpair11";
begin
  AR(0) <= \^ar\(0);
  \data_reg[31]_0\ <= \^data_reg[31]_0\;
U_FIFO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clear_IBUF,
      I1 => rst,
      O => \^ar\(0)
    );
U_FIFO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_reg[31]_0\,
      I1 => full,
      O => wr_en2_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => full,
      I1 => \^data_reg[31]_0\,
      I2 => wr_en_IBUF,
      I3 => CO(0),
      O => next_count
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => next_count,
      Q => \^data_reg[31]_0\
    );
\data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(0),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[0]_i_1_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(10),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[10]_i_1_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(11),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[11]_i_1_n_0\
    );
\data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(12),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[12]_i_1_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(13),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[13]_i_1_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(14),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[14]_i_1_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(15),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[15]_i_1_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(16),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[16]_i_1_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(17),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[17]_i_1_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(18),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[18]_i_1_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(19),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[19]_i_1_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(1),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[1]_i_1_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(20),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[20]_i_1_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(21),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[21]_i_1_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(22),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[22]_i_1_n_0\
    );
\data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(23),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[23]_i_1_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(24),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[24]_i_1_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(25),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[25]_i_1_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(26),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[26]_i_1_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(27),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[27]_i_1_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(28),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[28]_i_1_n_0\
    );
\data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(29),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[29]_i_1_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(2),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[2]_i_1_n_0\
    );
\data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(30),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[30]_i_1_n_0\
    );
\data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(31),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[31]_i_2_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(3),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[3]_i_1_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(4),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[4]_i_1_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(5),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[5]_i_1_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(6),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[6]_i_1_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(7),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[7]_i_1_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(8),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[8]_i_1_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => data_IBUF(9),
      I1 => wr_en_IBUF,
      I2 => full,
      I3 => \^data_reg[31]_0\,
      I4 => CO(0),
      O => \data[9]_i_1_n_0\
    );
\data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[0]_i_1_n_0\,
      Q => Q(0)
    );
\data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[10]_i_1_n_0\,
      Q => Q(10)
    );
\data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[11]_i_1_n_0\,
      Q => Q(11)
    );
\data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[12]_i_1_n_0\,
      Q => Q(12)
    );
\data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[13]_i_1_n_0\,
      Q => Q(13)
    );
\data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[14]_i_1_n_0\,
      Q => Q(14)
    );
\data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[15]_i_1_n_0\,
      Q => Q(15)
    );
\data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[16]_i_1_n_0\,
      Q => Q(16)
    );
\data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[17]_i_1_n_0\,
      Q => Q(17)
    );
\data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[18]_i_1_n_0\,
      Q => Q(18)
    );
\data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[19]_i_1_n_0\,
      Q => Q(19)
    );
\data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[1]_i_1_n_0\,
      Q => Q(1)
    );
\data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[20]_i_1_n_0\,
      Q => Q(20)
    );
\data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[21]_i_1_n_0\,
      Q => Q(21)
    );
\data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[22]_i_1_n_0\,
      Q => Q(22)
    );
\data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[23]_i_1_n_0\,
      Q => Q(23)
    );
\data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[24]_i_1_n_0\,
      Q => Q(24)
    );
\data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[25]_i_1_n_0\,
      Q => Q(25)
    );
\data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[26]_i_1_n_0\,
      Q => Q(26)
    );
\data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[27]_i_1_n_0\,
      Q => Q(27)
    );
\data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[28]_i_1_n_0\,
      Q => Q(28)
    );
\data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[29]_i_1_n_0\,
      Q => Q(29)
    );
\data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[2]_i_1_n_0\,
      Q => Q(2)
    );
\data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[30]_i_1_n_0\,
      Q => Q(30)
    );
\data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[31]_i_2_n_0\,
      Q => Q(31)
    );
\data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[3]_i_1_n_0\,
      Q => Q(3)
    );
\data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[4]_i_1_n_0\,
      Q => Q(4)
    );
\data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[5]_i_1_n_0\,
      Q => Q(5)
    );
\data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[6]_i_1_n_0\,
      Q => Q(6)
    );
\data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[7]_i_1_n_0\,
      Q => Q(7)
    );
\data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[8]_i_1_n_0\,
      Q => Q(8)
    );
\data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      CLR => \^ar\(0),
      D => \data[9]_i_1_n_0\,
      Q => Q(9)
    );
ready_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^data_reg[31]_0\,
      I1 => full,
      O => ready_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff : in STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_1 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair7";
begin
  got_it_tg_sync <= \^got_it_tg_sync\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => state(1),
      I4 => state(0),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_sync\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => go_IBUF,
      I4 => state(1),
      O => state_reg(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F9F60606060"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => CO(0),
      I4 => actually_empty,
      I5 => state(1),
      O => state_reg(1)
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state_1,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82FF7D00"
    )
        port map (
      I0 => state_1,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => handshake_go,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\ is
  port (
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff_reg : out STD_LOGIC;
    got_it_tg_ff_reg_0 : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\ is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_ff_reg\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair8";
begin
  got_it_tg_ff_reg <= \^got_it_tg_ff_reg\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => \^got_it_tg_ff_reg\,
      I2 => got_it_tg_ff_reg_0,
      I3 => state_reg(0),
      I4 => state_reg(1),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_ff_reg\
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => \^got_it_tg_ff_reg\,
      I1 => got_it_tg_ff_reg_0,
      I2 => state_0,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D55D2AA2"
    )
        port map (
      I0 => handshake_go,
      I1 => state_0,
      I2 => got_it_tg_ff_reg_0,
      I3 => \^got_it_tg_ff_reg\,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_ff : in STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_1 : in STD_LOGIC;
    \^state_reg\ : out STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    take_it_tg : in STD_LOGIC;
    take_it_tg_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\ is
  signal \cdc_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal \sync1_reg_n_0_\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of take_it_tg_i_1 : label is "soft_lutpair7";
begin
  got_it_tg_sync <= \^got_it_tg_sync\;
busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3FFFFAA000000AA"
    )
        port map (
      I0 => go_IBUF,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => state(1),
      I4 => state(0),
      I5 => busy,
      O => busy_reg
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg,
      Q => \cdc_reg_n_0_\(0)
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \sync1_reg_n_0_\(0),
      Q => \^got_it_tg_sync\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => go_IBUF,
      I4 => state(1),
      O => state_reg(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F9F60606060"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state(0),
      I3 => CO(0),
      I4 => actually_empty,
      I5 => state(1),
      O => state_reg(1)
    );
state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => \^got_it_tg_sync\,
      I2 => state_1,
      I3 => handshake_go,
      O => \^state_reg\
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => \cdc_reg_n_0_\(0),
      Q => \sync1_reg_n_0_\(0)
    );
take_it_tg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82FF7D00"
    )
        port map (
      I0 => state_1,
      I1 => got_it_tg_ff,
      I2 => \^got_it_tg_sync\,
      I3 => handshake_go,
      I4 => take_it_tg,
      O => take_it_tg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work : entity is "synchronizer_dual_flop";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_current[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of dram_wr_en_OBUF_inst_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of got_it_tg_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090FFFF"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg,
      Q => cdc
    );
dram_wr_en_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => dram_wr_en_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => state_0,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    prog_full : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    state : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ : entity is "synchronizer_dual_flop";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\ is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dram_rd_flush_OBUF_inst_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000002FFFFFFFF"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => stall_IBUF,
      I2 => prog_full,
      I3 => take_it_tg_ff,
      I4 => \^take_it_tg_sync\,
      I5 => state,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg,
      Q => cdc
    );
dram_rd_en_OBUF_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
        port map (
      I0 => state,
      I1 => dram_ready_IBUF,
      I2 => stall_IBUF,
      I3 => prog_full,
      I4 => take_it_tg_ff,
      I5 => \^take_it_tg_sync\,
      O => dram_rd_en_OBUF
    );
dram_rd_flush_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      O => dram_rd_flush_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => state,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    got_it_tg : in STD_LOGIC;
    got_it_tg_reg : out STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC;
    take_it_tg : in STD_LOGIC;
    take_it_tg_ff : in STD_LOGIC;
    take_it_tg_sync : out STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ : entity is "synchronizer_dual_flop";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\ is
  signal cdc : STD_LOGIC;
  signal sync1 : STD_LOGIC;
  signal \^take_it_tg_sync\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_current[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of dram_wr_en_OBUF_inst_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of got_it_tg_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state_i_1__0\ : label is "soft_lutpair9";
begin
  take_it_tg_sync <= \^take_it_tg_sync\;
\addr_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090FFFF"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => addr_current_reg(0)
    );
\cdc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg,
      Q => cdc
    );
dram_wr_en_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00900000"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => dram_ready_IBUF,
      I3 => empty,
      I4 => state_0,
      O => dram_wr_en_OBUF
    );
got_it_tg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => take_it_tg_ff,
      I1 => \^take_it_tg_sync\,
      I2 => got_it_tg,
      O => got_it_tg_reg
    );
\output_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => sync1,
      Q => \^take_it_tg_sync\
    );
\state_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^take_it_tg_sync\,
      I1 => take_it_tg_ff,
      I2 => state_0,
      O => state_reg
    );
\sync1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => cdc,
      Q => sync1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay is
  port (
    din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg[8][31]_0\ : in STD_LOGIC;
    flush_s : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay is
  signal \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__0_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__10_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__11_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__12_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__13_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__14_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__15_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__16_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__17_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__18_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__19_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__1_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__20_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__21_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__22_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__23_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__24_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__25_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__26_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__27_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__28_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__29_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__2_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__30_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__3_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__4_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__7_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__8_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate__9_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__11\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__13\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__14\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__15\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__17\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__18\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__19\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__20\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__21\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__22\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__23\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__24\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__25\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__26\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__27\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__28\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__29\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__30\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \U_CYCLES_GT_0.regs_reg_gate__9\ : label is "soft_lutpair5";
begin
\U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(0),
      Q => \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(10),
      Q => \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(11),
      Q => \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(12),
      Q => \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(13),
      Q => \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(14),
      Q => \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(15),
      Q => \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(16),
      Q => \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(17),
      Q => \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(18),
      Q => \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(19),
      Q => \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(1),
      Q => \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(20),
      Q => \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(21),
      Q => \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(22),
      Q => \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(23),
      Q => \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(24),
      Q => \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(25),
      Q => \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(26),
      Q => \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(27),
      Q => \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(28),
      Q => \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(29),
      Q => \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(2),
      Q => \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(30),
      Q => \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(31),
      Q => \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(3),
      Q => \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(4),
      Q => \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(5),
      Q => \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(6),
      Q => \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(7),
      Q => \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(8),
      Q => \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => rdata(9),
      Q => \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__30_n_0\,
      Q => din(16)
    );
\U_CYCLES_GT_0.regs_reg[8][10]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__20_n_0\,
      Q => din(26)
    );
\U_CYCLES_GT_0.regs_reg[8][11]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__19_n_0\,
      Q => din(27)
    );
\U_CYCLES_GT_0.regs_reg[8][12]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__18_n_0\,
      Q => din(28)
    );
\U_CYCLES_GT_0.regs_reg[8][13]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__17_n_0\,
      Q => din(29)
    );
\U_CYCLES_GT_0.regs_reg[8][14]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__16_n_0\,
      Q => din(30)
    );
\U_CYCLES_GT_0.regs_reg[8][15]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__15_n_0\,
      Q => din(31)
    );
\U_CYCLES_GT_0.regs_reg[8][16]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__14_n_0\,
      Q => din(0)
    );
\U_CYCLES_GT_0.regs_reg[8][17]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__13_n_0\,
      Q => din(1)
    );
\U_CYCLES_GT_0.regs_reg[8][18]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__12_n_0\,
      Q => din(2)
    );
\U_CYCLES_GT_0.regs_reg[8][19]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__11_n_0\,
      Q => din(3)
    );
\U_CYCLES_GT_0.regs_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__29_n_0\,
      Q => din(17)
    );
\U_CYCLES_GT_0.regs_reg[8][20]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__10_n_0\,
      Q => din(4)
    );
\U_CYCLES_GT_0.regs_reg[8][21]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__9_n_0\,
      Q => din(5)
    );
\U_CYCLES_GT_0.regs_reg[8][22]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__8_n_0\,
      Q => din(6)
    );
\U_CYCLES_GT_0.regs_reg[8][23]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__7_n_0\,
      Q => din(7)
    );
\U_CYCLES_GT_0.regs_reg[8][24]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__6_n_0\,
      Q => din(8)
    );
\U_CYCLES_GT_0.regs_reg[8][25]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__5_n_0\,
      Q => din(9)
    );
\U_CYCLES_GT_0.regs_reg[8][26]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__4_n_0\,
      Q => din(10)
    );
\U_CYCLES_GT_0.regs_reg[8][27]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__3_n_0\,
      Q => din(11)
    );
\U_CYCLES_GT_0.regs_reg[8][28]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__2_n_0\,
      Q => din(12)
    );
\U_CYCLES_GT_0.regs_reg[8][29]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__1_n_0\,
      Q => din(13)
    );
\U_CYCLES_GT_0.regs_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__28_n_0\,
      Q => din(18)
    );
\U_CYCLES_GT_0.regs_reg[8][30]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__0_n_0\,
      Q => din(14)
    );
\U_CYCLES_GT_0.regs_reg[8][31]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate_n_0\,
      Q => din(15)
    );
\U_CYCLES_GT_0.regs_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__27_n_0\,
      Q => din(19)
    );
\U_CYCLES_GT_0.regs_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__26_n_0\,
      Q => din(20)
    );
\U_CYCLES_GT_0.regs_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__25_n_0\,
      Q => din(21)
    );
\U_CYCLES_GT_0.regs_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__24_n_0\,
      Q => din(22)
    );
\U_CYCLES_GT_0.regs_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__23_n_0\,
      Q => din(23)
    );
\U_CYCLES_GT_0.regs_reg[8][8]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__22_n_0\,
      Q => din(24)
    );
\U_CYCLES_GT_0.regs_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate__21_n_0\,
      Q => din(25)
    );
\U_CYCLES_GT_0.regs_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__0_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__1_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__10_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__11_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__12_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__13_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__14_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__15_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__16_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__17_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__18_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__19_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__2_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__20_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__21_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__22_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__23_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__24_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__25_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__26_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__27_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__28_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__29_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__3_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__30_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__4_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__5_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__6_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__7_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__8_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg[8][31]_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\ is
  port (
    dram_rd_valid : out STD_LOGIC;
    dram_rd_en : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\ : entity is "xil_defaultlib_delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\ is
begin
\U_CYCLES_GT_0.regs_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => dram_rd_en,
      Q => dram_rd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\ is
  port (
    \U_CYCLES_GT_0.regs_reg_c_0\ : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\ : entity is "xil_defaultlib_delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\ is
begin
\U_CYCLES_GT_0.regs_reg_c\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => '1',
      Q => \U_CYCLES_GT_0.regs_reg_c_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\ is
  port (
    \U_CYCLES_GT_0.regs_reg_c_5_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \U_CYCLES_GT_0.regs_reg_c_7\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC;
    dram0_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\ : entity is "xil_defaultlib_delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\ is
  signal \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_0_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_1_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_2_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_3_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_4_n_0\ : STD_LOGIC;
  signal \^u_cycles_gt_0.regs_reg_c_5_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_6_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_c_n_0\ : STD_LOGIC;
  signal \U_CYCLES_GT_0.regs_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\ : label is "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 ";
begin
  \U_CYCLES_GT_0.regs_reg_c_5_0\ <= \^u_cycles_gt_0.regs_reg_c_5_0\;
\U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => fclk1,
      D => dram0_rd_en,
      Q => \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\
    );
\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6\: unisim.vcomponents.FDRE
     port map (
      C => fclk1,
      CE => '1',
      D => \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      R => '0'
    );
\U_CYCLES_GT_0.regs_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_gate_n_0\,
      Q => wr_en
    );
\U_CYCLES_GT_0.regs_reg_c\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_7\,
      Q => \U_CYCLES_GT_0.regs_reg_c_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_0\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_0_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_1\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_0_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_1_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_2\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_1_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_2_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_3\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_2_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_3_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_4\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_3_n_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_4_n_0\
    );
\U_CYCLES_GT_0.regs_reg_c_5\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \U_CYCLES_GT_0.regs_reg_c_4_n_0\,
      Q => \^u_cycles_gt_0.regs_reg_c_5_0\
    );
\U_CYCLES_GT_0.regs_reg_c_6\: unisim.vcomponents.FDCE
     port map (
      C => fclk1,
      CE => '1',
      CLR => flush_s,
      D => \^u_cycles_gt_0.regs_reg_c_5_0\,
      Q => \U_CYCLES_GT_0.regs_reg_c_6_n_0\
    );
\U_CYCLES_GT_0.regs_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      I1 => \U_CYCLES_GT_0.regs_reg_c_6_n_0\,
      O => \U_CYCLES_GT_0.regs_reg_gate_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair18";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair21";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(6),
      Q => async_path(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 43184)
`protect data_block
oUBB/pWaECEp3vFtZwVNw/VW2xptbLPv9YDITtJAqnGR1BQn2E5Hg8crJiOfQ+0Bdb+nRT3yf3XO
gJ/ny3LnL2y5/QVDZRS0489eA3Gx66o+qaHgMMby/A0otI9B2e9xeUh78IiEtHiBja7aElqxWVc9
7K3cZ5Lpsbyl7uLw1+r2UxynK2bH9seQl7Paf8rFxCh3KGTWbFZl9STB4+AarMpKGTq2KmrQ/Dee
wBFZMAUdyxvYKYGpmonED7TD1b8ipZ8r1Ha3ReJBKXYUi/x18pBWJ1UDzDNKCS0UjBArhUoGJKBS
rsDvVNiHBFduCbqIRwBl0IdD9xzCteFTkXHny8nqNNW9f30QgbLCp11ePhYWg0finDexraOmLOQk
V11Yk8hN81NyI0H5MXRkbR9v5n2yFazl6ZlrUqAEKwQNZqdQpJJ6tv6akzaF0Ks9ZQnD4+mv3eob
Dvx2+U5jzjmR8BhI4Quovh4nCLQYcNohIRiaDrky6rfTa1M+JD9wL93m6sjWNC8zS7lIeF/0OGlF
8vAzcgUSNe35Y3jfAy2DPVXE7ijwdpDaKthJjOHx5LHis33xy1kHb4EGSL8DIBh8ps2OBsh5c6oq
qlkPxqlM6nUOZn32JCSgRsYU62YUIAoP3PEuXuMJhI6ZXAXIBkTPNMDl6rCqM8hXQKbJ25TkNOZU
eZoaO6TiZuT4Ve8D+PRQsfbdZwv6dNNIZtqx1DfMVg9e0iSYc4r7E+K6jTgBfF9n6OBsRGyp/pOe
jPPGCjxbmq7BTr4/G2NU1yhKnYj6CN8Z8OswIn4Ut5hFVHDKf9PD926EgCuIuw6GOqsKuKaGQOFw
wxrDnnNx7/8JYl+k7xsD374kP0nbO6p2ZIJ8TWmBZcp6Ue1WehczmDtX1ANWD0C+PwasI24fpYK3
PJopAphkdsPyPER0ShTlfzFp6sm63vzkxFxO5BMHM99HmwNKJ1Mx/Lf8+LubXva5xxXcxn/RPXim
OMv+0fdiCnav89tdOgIKjSUTJcuB1ywcSZ5050JrUFbxO3n24tc8/trVc9hj+ARBUY9eSPORbN1X
5iO1tux1Je5yabgOqH82j6Q1MrTM3/T3bwJBmDhaEgMg0NSKykzBPtPx90+UtL1qZr+auzN+Tcf3
rS2/ULNi7NJI2W2VMQSa0lcc7YckWm1IfokKNBNHc4vvQiX3XtfKDhALsNz4N166ls9laGIQsGTW
Jo3Bj3/CONQcKL73GkbWzvLPe4RMJSiXBQhLsXFkUO0sI+WPnRczrc65PSNu6YWyeslKUiTdDdOd
U/aHlJeCZY4riXhNLY6/qQ3d8EdDCngIwIOKQVLoBUqw8nK/MZoAY5AVNlYPHNGKNzg8Qj1RtUpE
iQ6tRnC/A4eabPHyizgPnaYg+YLOXQ8RJt21KXF9MBQkyysKUCW+d2i44i3UBtCRlRF/9V5KBnkf
jhnMVu/zIqlmDdKgW7BLjW7TfIWqYjZZXP3CyurntAA+JGeRfwApPErmnUfWIFNcO0j+UV1gzkGj
j18W4zB5AnqZemvbt+WKWwzhGLGEbgKQsTuGZgAbMo7ZfcSd7r5i5aIthfQJ3PETylD8SSb2bTS3
j9bkxxUaXHEA9nUn1eCZy485JOyZJUtZXQcRzYbql+IHgKZYX4bouK/PVzwGFWAP3CBUxlXxhUNH
+bQgMsuqfazTSutyZFxSf3SLtcguJil6HikGks8oKq0POTg+jW/fKde13qGgL7Bw0mYLxL52/ZW1
OD8na7ZS+bvTRDpRoEvMmRtYmF8sT06l31vdhPRlGCmFhOEBUWcKvEt8LFZSdPVEXOSpVhNWLPdD
lXMc4gAGuASED+3dsmriaWcCPtzUQWvy6gcQUP/J3dio0wCcOml7vdoPfPg8s8qrnAqcBuFgRqc1
60iPRGD0mAHEeYFKGkbJyvVWvvF0MPge689xoYzzwOLy4OlO7CvApHP+kmEcj3NIlhZ3WROsjCzB
LM5IA+lkrrsqj408jjfCQxFwPqoebdgAWvRy2Q3uTP9S8D9p0gxFaOqrZ/fI/a/YtJBpHolEP5sP
9fNIjOXLSwB50GOLl+2Yo5DWsct2unr1QyS0Q86k91bvMoTENDDkT32uSySYWIPDzrJmJxPIRU4h
1iwhxhG7sw+uEkVJ4SG5N8IO7ZEIg3gpT9riNZQilN+4/ybpXJOSclBq8b2WnRRL0pYoR2pfyKvs
GI0Uzm1ZJgdO6ztKnxmjPTCcV1gn8EgnOeXZ4J06M8k3VvGJ2/MXCEXfo4IGNAA1pAeIRAJa9o12
I5Kdl+5lWJz7eU2FA7BYNpZSHtrPldMWpjp7QoYMHXwQC1ev/8JFk/m3Z21+3w4w5jJ23bnoS6YX
Ji0jl0LEg7qp1YnLUfqhsPc32kDTpDawpXyFyofuzYna5Puy4EGkbIlXscNUnlCP6M6RVePmcCYL
4OHYIEOChu6pWfm/6JVfo2PqN2fk2rNoLqhAPoF+sHvPMC2oGO1i/JFHilYhaVULqWr6Ejfw9Gka
dV+ttC0c34kI2s+Wk1FwWkoGbYiejJdKbvGB76q3G+0Ty3azzKKosYzl0i387/2zF6leKWHps2wx
4EZFD816zKqmNEXtxSLiq4fES6EDzKncwdY7doXg1bw2bFD9eiMx2AyPEBZZicmfZMrgEZClJ0Hi
wKevPZH027Qs/Sj+ZGDIwJw7sPbKSgc0TFawttwdaRiIcK3+wVSuX4rYtg80VzdDf9GItib4kBZt
67XMIYSlzjC/6IeDQLYgDRKDRfl6R4N/JbJiNw4CA2K+XKQx+jjRx0Edba1amBgPdmBjQqt/98cO
zlrMXVuXr+deszaTUrGtjFT/N5q1UZ7ducUItWXhhUCLI9W3tCuCvvp90dR1liDfesMpPVeXVDL7
d6ZorDsfstLVnJjCv8YQ9YcyXFBpbWwgyIWhTmSmneU7ipTAp9F8CbKOZew2q0uvJspTRwjW+gEt
5+DlV5L6Kik5ltwThSGXwJYqrwLnuGM65CciSbOPW08thXRaczTCtCnPM3ZxOJATflyZ948sxjS6
P7f97Ik/QqPa/Oflrv2g7qaaZldxa4ioP0UnTAysb4UxR84RJLPdIGUHA9FrOpHra9vWKCw3qOqI
0jJokpNJ2oyqDiv1JE8d3h8T2vy6Qs4K1Pp1jQtUE32hdhcCyUOhL/Ogo2JgmSg4XBhLq/dYO7RI
4XLByFbe/GLyQ6sIHFpdfoxlerXxnG7t6NWf61R83FuulTsquvVrt5aKpkXA2FO4EWn687HTGgDk
4udqF6gED3T2SgIFBBTTq/2+rLToBpVfrOVSJ5IjX1pmrjb3gzH1qJ06yPnY2DgAaRNgxF+5IWWv
YU3mTX2EdNwGFKjqiwh5LEwOkbo7H9410vXbwrinFykqAyjn2ETaDIMIryFq15q+zCo5JqA343WH
e8buETxfMMrkLnNhMqQqFCsRGu+kqQDj8dvFQIU/7y8Yqq2puIdzYxaEuS4YKRWPVMfKpLvDGqOa
0DKShazWyjDqcOECPxO8I7FuVB/c1t26fgVHd+bjcYFrer8bCVtbmQ/WknqcdOTVGzbyA4MVjStq
s8g1sMKZCaVyHu8ixgvN8qMekTMs3/iwx7tvJ7dhln7NdYiDu169kHfilkwgpnw/3eY9blX8OOYc
UxhuRKvOMUc05AD40PFvUD6RC42PrSwA/s18K9/Uk7Nn0naFkjaWyUgTq9u9lG/oZuan3bF0sn3G
HyW2C/vKkIii1GUcOJnovPTxmRgJLmpyZCqxZIxi5VfKRUVFJYbDUhThV0RfdaTn6xC1anGQT6By
8g0RId8slfFvAoPioafPaeb8UHYke5E/+XN5W9MibILFceQn4fu+O4+CG6p/03rY/G9SLH93ldSy
NG9/rPyEfYz+lq+YDei3V+59dqRBw55kQ24VLDhVOb8eOuUByI/AaXIjhyC+uUmM52UFU3SozG9Q
Bt8JmODCB3EwIyeD+XWxWoUcnXdHYlZb06x0Br9JfKB25yQuaCqBccMXDkvzrM6cPWAtAlNVX4Rm
JucmgUfs6rNTSDP/xg55H0cWzOC27bDOc61L+wVCllJT68I2BorPGLVUu48jDxXyVCeN7ThIs7Sr
pSIghgzVU0Pf1cmhbI7pfkgkYL9XnnDFfQPi+MNe2tvsyqizdwrP/U2Vb9Z02+CV3ibTVNxwfHhM
zscTP+Lt6EGnjSk+ilDu1+c8gZupRlsiP/2mEbQSgVQY8mhfwFuI/UZBt8P79fuiUR8ILzvKHbIB
MtPIhodaqZYMIkQRuYYWj8noZMYM/J0RS/iN30XJEHKp2no2Zp06Hx1/RDfGIKkcckm6KQj59v25
s284QWYVP5XPK8ycmAN0Rhc752QUVn9gEIFaPLTas1IyHQJOX0S+AcF3oyksP2BBuEryXSkVEUCP
WX9JZ8Dwr7zImcuWEDkfCT8BHYaRmMKg65C0w+r2TsVz7sWQF7NvbBh6fa18sqJzAkxHlds1Ph+E
XuZARQoA4ktSjJydzHPNTNtnYKWzQ8+kajP9jZiLp81yQjg7tqbaAlkcdnewlIq07WzwzZUe4dl5
6vo9iBk9l9k0l7Ac+9aCgChZpPBPqWYPf1JnhIvvW8ryd4MTnzSdXHfEGdvg7H7ctjMzpGNYRQOQ
bctU1YFDsUz3EdiwOUOi2D/0sd3dPYYUFWOZyNP9j7UyoyCLLHT2wk2Z9eDKXhcNqxfL7mGcsikf
WUb1W63a5RtJgbzLzV+33rh32d32VT3AdN5qBZdv2efq37y5oFD98OrIw6rUgBOYeyons1bqyQDv
YZkPMKXI5LcnK3Yb9hfBz75JHI7Ux/TWw2dNpgUrJXIzop4HpdnKB1nTaDypq0w9+l1P/CSfZVlo
uuZ2M4cP+h447eSmS+dKoWWhjzqyA/RPLFJ17fGQvbkMG+thyykOISb+FBxRJZu/Um4xHLMvxc5P
sY8h/GmkI/oqund34DKdHtDEyrZQOcZLpde8GCmiZ+4YTjijTvOEn90QFp/OT4UK1IaxOIuhDP5y
Fcqf2LjbREeseZrAKjGWLrUEIaDAdsNb5RNzol6WTbzD9tzGWXXA5rGJ4NF1cMrTwqDGvlfKfE2M
4jpJ0XdByiemsrUzRl6ACCYlkqUgYodCgJogZYHxYaYovsk+iSxOK/FR92qAEKqHx3JSKOE2w0Tb
Vr8UaRoo2Wo0OdmXdyKlioytpoI2IiWlkOmaZ53Hy9lI3aVjQJFGo37FUAWTMfedOTarJSngJ6gm
5A1h1tSNEdbL/L8p/4MK/eHRPSvRYjQ/6+6C1Dnsa5GhGOERLymYWxju209zOkBqXNLWYgrk29E2
poP5+j3SetbrchWqGBMXLokxMZB4QfgJqg2QCzKS/g4vz0StkPOSwKlTvlDNuXUKi2jzLlkKruUN
yJGrTuJ8m9bFkhqT4IjdjrZtbMEg5FmEP4n6MGpT8QDtELBZZ6yeeC71YqZRfqpFrcHe19MMWG8v
mQ80HLwWGbyjBkRQElCEARj49+zlt4nUo32fkRMTNx+ZakAkXJvnOAriHrr0hBuUVM+ofCPGkfdW
MKg0qnRmDpMlamu/G00gEEib+ILXi5DzcTW/Sk42BIADoMMNEAcJGURag/4JgodTJFb0fmkQisrG
G/poObiFcQzHIoHkrOQUgdlR9M/XgM+UE/B8taO/eBzK8rdH/q+tD3kYKL99X9mgnCwCPciV1fbv
7AqZ/RAXqKqmA6PTNRqv7o6eVHM2KM8CWnXI+jA655sSEI2ncqc6mbTGxhFyryFmud42UD5sdflU
b32cZOO6w0JrzKnWLeSW4Ex3X3D4wVb45ve2H1G7IbY2oBU14dsXw6ETgiHkzm3YMAXz88FU2BX6
S1z/tctvMjTIRkRn+qF34u3I2rKdIJKyWLNCKQCsCOpan76U2s8LtmSsS8o8C0Un8aqPmK9kHdp6
1jD2NXQ3+hSDWGoKK+LsjlRS1acV18mNzee+yFJFCJxr36f2ZVXsHpPqkjQ+uV9W2ThJkVO6cwtd
ipF/wZ4b18A3hLEGpbEdSsnX0cWCy7/OKnfzMJbsA2FbQA2SAkZNMtkadfSoj820ZGSJEfjHxUhV
IdJ8d6wm1yyftMzXF25qifeDFatUHfALdsokkTVi4D23j3MsSqaL+Y9Lu8EJabKx7vwP8gomwoPM
spuprVFvdGmL8bJB5YoA1Iievn0B9ovJ2/rOR7Hjkz4sztZrH2uOIMtPt2nqPHH+DWE5d3ChjlDz
qQxKbdWEKDUqAz1DQj036VQD/8s31vkJe6cI4qJCSQoZr8x1E2gaelsACLvtEyYSKMb8SEc1IWil
2FcyKL68NQHWbUvYtP98VMdczhSAF8kTuMXFpFAGlao1qy266MOToOdo17RWnsVTi0ngcRRC4ouE
B2b7IXaqoYnHyppYQ+LABRHmV8RxeV9SN5mYd/ywSjINXha+sJyVicppIAaTg/g3DGHnMyjEjK6Y
+q0wap3uJ2G9Wf4rHbwlvLbQHx5L6RncigRZeTejXFHDj1WBeK6TewUGIQSszXcKmVnkykvL9w/3
27UYw3PvFtP869rq4i7OqWkVcRGyzslZGCwrD680R8PbWxcbqP2VIniZnRqxYrs6SNPCnK4sPw9C
QpJJBubBZloQHTZ0MyzqMTWzFiIDJ8Q4qC7Qm6la3X443G6GC5hQxWVAf/EG4x1cKa6VP9mhmCKe
xoIQAkCK8I7iTF4gTvJDMsxPdjZAtjFX51yk3FFfkiZiM83S3dDlFDG7y+pMwjr2Nh+wmiRFK3rD
/Slr8zVvcZ7VbeLO1fgUg9HUxq6yagiHzX8uzcLiUZ9SYKrLZ/vKGB+HTXI1qn6N0V5COs4vzl03
Zv4FZK4gwK/T97QoViPNGxn6i9xltVRfIllno45U8qhiWdIiaRiBQBOSgms913rPKQYG18nolEqB
CPKlXZsxiOHZdX2ktPNn81cpQ4uQrw4O4JyFpRc8jaVAjoAxkMaZ7ZOJ05H97rfPuot6CSQLqWMp
SofyPFbfPqX0yPbPC/S311QLGDnRwMazetcYkHJ00txYLswH3CbYZcDJkZhayTlX8ZpKtP05dFr2
Kpzj4l9HskjOJiP/iq11WnBjnt09zZyWG9a7Qj2Lyp+f6lYSPERT+RMuKMLWq0kzx12vvYWUyCVX
HOB6y2ijOih+N7t36DtNGgOf/NjgLSghgfCqgGWcIDi4uZeRS+5wrslQUWpFIWHLEFpxhOuR+sv5
QoGbNvSGZE+YSaQf8iLokdZ3U9mb06d/WJQ5Oo8321oBip60qPX1FgKYXm0TNJ+2fJh6V2kMybAb
IManDcHTkgcW8bIhcEHJY7CGZ3a4kpORZWrRU5HjCK+N1zhzDXAbd37LR4tVDiVSQSjF+ACZT3pX
X2oTF8MZTkxXoE1p9mX3sJwB6/g/LlimoRcMp/sRfphUoD+qtluutzHeMvQ11EoMBEkJEFYrR42H
tBBL/rw7yvXvHcmvfVlPmTs12fLzs5cGtFLiuM6SErOul+oweI9eyqhPuMUpB5KZq1f6I80WYG0z
Gi68VH7wGjnsxMkUO3QASVY0jCO28RgUOWh4prfjtNVc1bgfCmq0L6eEB5xRQyKg4CFuO4jJTZRw
yQRoy2BnFnUhCgIuXCdvenZD4t9Aw7GLNvndUQcSLdHWwoU5jrzNAZGP/fPWvXeD+m3V4gGXuFIt
Qiv48abl4A45BS60M5NB2JMBa2j1Ow+cEkqz1/UXXY/XIfSZCXBNUriHNc70qQfwRqMyEa+VdlM6
vhmwpQX+J32/JIiXc56LZrrVznYtIjIl11ahhIXC8VFV3zXYPTiI1vmU72w4d3fgyDHPGTPMVL9B
tKN1X+pHrsliqOxCA44GO1uf5YfJ5/wYaCZaUj0wzS1b4oTvHwLg6sEMICgk52s6M0FIMftB9SxA
cT8LljRaHTIRJfpOPIfE0rMO2ZtqRfVK2sFDcohZE7cyqWNRZ9iaEFVN7q3xkkDWvz/zZjljOJci
sNqtQdtdvd0wTZHKpWqvgGriCdmbPFTv7EOHz9usLa6lITkkbdxi2EmecopL1quG5EKLux6IDhxS
KHVtyhWOgdiA7I3TtU7VWCPGGiwIglfAspf6RAujGgC9utsTvZ8PqHPR7Y6ShHrYXxupzPYrKadj
3DIzx55bddqPplwIHjZuUQQmdOORBv8GO5vwy6OsA5Y/Pa/ifpOTazOF/g+D1IdgSFGPtBntjYwo
aj90UCcvMGKKY7eeBwIAeFkcfxsqkcNSgmdOMu6s2RLWAtYRNee+M+Ik0ZWJ/qNLdBLcES15MIRM
poYsAlpV/LTJUB79i60N95TzXe7deeT4YkveDWBayopMwoyjxCYDkwNWmkBCNOTNHxa+Z48IN6EO
9hKH7SqZgF/zkqESQqe4JIWU6ZevhFmNUjbLzvDjuwa9fWW6jFX3oclhpGPZa5Xn5PcxTRobC1jy
OIwesFZthnEgFlwMGsIGuGlaOQ9q43n19xxV0poiH8WYeChEOJyP6o3zsQ/hTtDVKEbko4IIf4Oz
belRiLIsLhlzKACGU5TGTnC9WulGyEtG23ZJh/dzklQm/xand0nxK7yHANQkn17XeVzdQ/OMs4iD
WXQlofegLhGXIDwed+MGUJvpJPA2PXo6I8x6q2aRXyZzNBK23VJmeyOZXRA0D6ZPech3ujj6Ripj
mhdmZMpw8ZvUvWYPU8wxvrvfTyWw+tz/51XTwRWh8HJVMvFEEitVN/BB4LGSfXt5X87zBM5DiNim
NUnchNNr75uTHE0ye3u1JSTEWwLta0M+fGKK7Cx0hRaiIN67x/9W+nkHQP5H5e3D+4GGU9au+8T1
WyIrnnODyQZtGUAT1yu7cIWYOAUOlFAWx+Qy3dj/qKcPCsF2iBJhlhfDRVIUT2V4ZDfd1jefd2jd
Si4W6E56DTkn3vacZED3NL2u47fvYvT11lTxrD3478t8tXk+syjUy+vH1MUvxNjQQzSBw1dFB9MX
i87xxS0ddolA+wdFdtrh0eNX87RtsVU6MJ+0mQzD1HGsfxmjAIzZRWaE8OeWfJo7Ljmw4oRfrmHj
rijm5jj1vdrymED1VPKntqn4BUCwp/tb29CBK99wuONnY66VWHtHu2wVaTCziGneguxisyTwfBPz
LN6kDc8GaQ2pNKN/gbLz3OcaIEo/BiB/7oyAfvltmNW2BbzmmhJYr8QSyFwIFgaG+MSPc6zkxe65
R1Mll5v25vS0yW9tpcbPZPDNwc5BZaMFMD/fvJ/3Y/QBUzSpGouljxrC/IhoCNxDI4BReXAVI5mc
BzwciOTBKdv6TssJZNuwB8VchAlavLUGiAkFPvlsheW2D2J5oiC/RoN7qDGbXiDolu3lUS4LGoA5
Pm3mDaC5SS00AjWMYO2R7F3xOWntOzDzmnpXUaOzq56egnYp+5gu2p9jvM+59tRlRcWmwF8f3818
C5AgMmdpEYsOVt+i1/NcosyILum0z8oMJ0PnAXHhzzbFksGrUegoTcG5ryMDCedsF1VmPyYqqzCg
LftyZzj979yoYJrEgu6JtaoPRncr6YbKdMZvJtf0IV3I6tHL8ol0NMfq3VfbTNFqsWm/8i8T1O9K
AUTodJbmXcpX+ccwKfOgoc4fDSgLUq2l7AAw814fAD9Iaa6IFdL7NjD6W7xSuUvZptQr9GJGtwWO
HhZBrZm/v30KJTZlv+tZmwtPvWNXKuN537IhLPIVzVELOh++PkwGFWuPuEqV6FSdeW8HwRycSk1U
U3g6pcOQka+c+s43z8sRNbgX9YAoS1ZbC4hG2f6JcX1RSnZ1sCbgkw25MZv7aK8smqPuqsnL2P2t
vJkpCWPl/5daliFBMKHmLxtfkOUoiStuDgKgSH/VEyCmEiQBOd/UtF3fs+iPlFKkPTqktiC9qKLm
r8GyJB8yjYsX8sKebZe8PVgPYWWmUJXjJC4Y3gHAWZOHTEGbY+zgGajJn7tpGf+C+/u3t6YA/2lr
agzgZwfzceQNJVXu6rh7jf/9/YgxMZUgiweOtkCKj0rbAWTik1xJAHQ2l5CdI28ST3NC8Oih9u8d
tgI5I1Qad9mVV41avAYTDUIBMpxCq6ZX8FE5XJZkZJ+FuCZTIS++bZA3/3tuhmQqxfnfBJnVveH9
lHKeLuna4604disBDPpS/C7L2QovxGkwOy7yEjVvMSSUb1Drxja9Uq6Jj8qsW8tCOCeYC7uxRQDf
pKasMOqjmek/+ULW38w/WNWeJFGS7HSVmh2YIBMKTwFHFn368lsRW6rilqkeXxIdvrnBEzTUVeqt
Z4Mb2fiNNznT3VX3NWNkDXA9kJKYxflfgh66es0eDLOmqY7MBWIGzVqiP7jgn6ExQHTVQcxa5mve
KR13e/zLTgGEdqJtk8nQqB2GXevvNf6kciCM2a6uqTJDeKJpQNxSlNvKaU0uLJAdy6zJP5JYx4bk
K0FUS3rzEmeRKHkGUn0EcF17C6UrextGzyx5kO+zYGdxGfqJcglJRQLgEO+lJpFmFkLvdnBegXm5
ttoHksFzMa5yCtxulo8VeWw7BcdUxSAdcFgWqlBrrG7feUDzyl1CeX9sQU0Ozp/runAqPo7JGgA9
xjFuROqd88tuUmEwfViY0zgRdpQQt6rkixdGINgw8AqSyh+UbIblCTJT+MlYG5BYae6yNobX0H8l
0VE8jQvmspJry+FFV2u8klgfFAO3itFQmxJMdA9Y4EF78n4RqomKb4HiaJsvFrZcYNUFv2OFo3fo
82xi5jzPSwXF0kHzzdBQmesdtnq1yrozTpcL1gn04jVQ7/uUxa9EXi+E+pyR3bNCSv1dZZB+INWv
99AvEIT8OQh/imzBpfLkcELxORrG42kJNury5x0G7sH6LOUVLADRHTKFN90QiSy5WUxc22BJo/Fg
aZtLDJVdtrQKd4ujlZglzHdfTWzkJLYBSFvcLX2AzkVvb0AiPlF0a3QzT4hjVjmZ8KcHNFhQhAOd
Za9aLoLTZKLc7w0qGbY2wf9Jt89/upLk/90UO67Z4qbykVarlJwe3Qf4oIztfkv0hdV/QCrj5Bvk
w18bDqtIHiBLzfzadUNANIpFMwGedGlZZ1dmAZcIsova8/TvhcGG+hfexRCMwjV6aj7wjTOJAsq9
BXhIZpoe7Fbd+Q8/1+O+K5dsaFVrLRp/AFEQh7JEBZgoZRTRncJCi6tcjC4ODs4sZuKqen3D13dg
Yjv0dm7sdkKLvOo+zx/3XzVai/SGx3QO/sGYOmJARwW2SkJ0cPrPGWP8bSxeIf7O0j0VCq+9AOkR
3hebA2cuAB8S+a0gEG/Jcc1gdz1EKGnkcy5qU2fz89bZES454oLp6CbuxULgn2A4JM/3k1Rtaklx
1d6fMhCl4C0i934gDkMTIB25Gs1hynNxgAuAlg3yHoRT0kN6aFHhNxXIzaScc/czNecVaE92ufZW
jWZjFWtPkcTwR70Wagc6YO/UdhSecbqmduZ3fYEucGEQWfj0tJSQaaNdATXtY4liujTjR9XaRqEG
N4L8PplVi73PJn5neLZztucTDjZ9R4N0Bwtem7fscgABYnQwGLQa3ezfHlCga4nejCwl4BjSWuh+
E+LFwA/pl24WXqz7lwXNlpWKbYOaGr6JE35cW27AWrZ/UjvOnNhvhJK2HGApxiLWMqorACeRuwtG
7rRJlZaH9xmLkYNLXyMzzHXAGcAPMi3iRhWHEFQQRwJA9STPT9yA7NgoqfHW6kkXOSOty0I6IqTz
Rhk0VBuyAKYRw8TVApjhMviV7vwBYNIKVg4Ci0mvelklqGAyKMTyG/wuGm6g44kDE6NP/7em4jTF
F63kdEPeiFSsXPAg6sjj5nLh+D+p+xdJyyzOa5GBcJzjpasw6V32FG/vn93ZN/7L5Ii8kZad00vG
IzyOCYJqS7lZdbPwBy8p2wG+m8RZVQmhEqiJWXTGl66os/FmR9yxESrAfcjv+EGVCTNcJnsEWlOn
lXpfZ4rhUL4ITk1507ND1UimkQIncBaq94F6gZ2adrqEwpbUex/2Suqxq8+9P2P14hlm/CqYKeGM
RumR9KtGuDDtsJ3tyjqmXs74KglbXIDPPZEshFK1NR0onEgf3wYKqA2lYGf1SA6PP95Wz1y88X79
GjHNGRPXCMlTRkq7VFD/QJUGM/zNI1fUDwhhihllZvGG6DImuOE5P4xiTxplDbwq90nokFdNa7Sl
9fu1pIo8PogZHGz1LsrHLr3+ApcvVC5WWWoT2eP5Pc+7Vpr97aJEL1TuUSlo5GkOugimrR90f8Y1
wVOo0I6oJ7LeOQK5dYB2P+z0m9gH5qKmCnxMkN/XBYk33r5QeABwi7NTYd5zhp2nHP7R7IOJfTUj
W/9HV1r4h/brJpnt/uHwIaE22hEZ3Ofoyr9F6asGB3o1MLYC9pWFLeZ/QD8+CNhfu9BmK1hbsqPW
NF8aS3ITnHWDDCl759+KNegAsDRHEubduhF6xq0/ZPSIYLJ1yqP+mMfdudYA2QzzGK4YK1mRdBZq
IMc5YW145sPhN51T3EIfRtEWFN7Yr4wp4aMgp21usZzSgYA46oltd9pjBpGwAsxWIxIddeArcOJr
ep5mbledzGp0phsL/K++h5E4ebTwDtulbax1DJBLeNZyO7zYPo/dlJVLmVXSPTrIUpOLykEA65nU
vYnSpkiivTqbt/2XzBIoRRshqOLUBTyJQ/xp4MBR5D3UggXeKgfZKsZWzbmZYc3mNQlakN+XUXd8
67CIVugqR38IqcJLL++z6uRmcRA+DD9ZYIlU94H9bqJw8pVNDCXuHo0lkzi6RpyPjk/lq3fT8uTS
dMqvBC4M7ETn+WkoX3bUrydcaVU0GtNXEqysMGu9h7ByMEc8wzXz4WIu55vPInY2lLlM0E2lHegY
29ssUefpf0e6BrKy0M7ARPjIHP5cuokIlUVQ60hl0eljuKpa6fn25qtj/QR9ER26vXmQ4lBRUmsa
YQdjHPF3G0aon9txf6i1QNhSqgIlPz+NIpA60XNXK0ZjbEXMUgSbdIJZaQ0VX8VpvSAwRA5O0oy/
0L2pHtjVPL3zpt9EJDM5sejTFRUWCdEL032qW8+tetivdIXP8Yqj1gqzB28+gngS6uCUOaXnN6aO
C2Z8KunEvQ/6ZRsNDpknflEQ+KP1S80ghI92y2h+J7mscVeQ4se9dk1yABVI1O1aEEGMMsOI+gDE
cROZ1wIRuipoJE1pRZR8Ufy159/w/Xq8YSmZDD3b1jhe3uPoGrPHEhdnJKeOi4roArtPX5DmrZ8L
rIo/+fobg96RA0IfFhh0t4WxLRrEdeKT7HPpNeFG3/1SPvX7ztPvEcLaxuZ7H6O2CewTrgyooLrF
1a280Ve6/bruzi0nAU7SmvfGf74oAo/3WfHgwkfwbBF9OfuN8Q8p/W5XyZN0YFeDf0QWocFIh8Zv
zCjdfeAoGYI5956J8rW7WRZavSQdJbRZ8+yZAREP7AAcMITsNi693ep2bvm6HumTZOIz/MUvTmiA
SVVOOeS9NquQE0E0azIcMdXr9sZfpJVmDwzMmG98GyGyxdm2B1zoMtunEA1RIRIp1Wp9Gdh3R9Sl
sC0vzYFEKcKFREjmHUhIKIXsnh8AXQhzuWFP+pKiFA6gqW2O6Ul2FIJjSdeTWD2rHMkyuyUCssEO
1jEjBn1CbKQUv5wHS/IWjhXN41g7LNi3C+i+nMKxmFoOXRUJBMOfcAKvNNmPK5xzqLiNwOatW2ST
ajii3L6+Jx3ukrEPPjB3STwI73tFFNFAWf8I6ZE6IiatIr8maeIgP+UDE27b1uJYL76yk2JRgq19
EJVUtpmPUijqHep6qrBX4MwlMlC5AU+zhNLDcgZ1XP6JXNg1twjuNqUDZMikn7NTiA+I2H44ywhs
395d64F5wIdWkPLf0P26UoXrYBxuSHgzz1uRjG4aXe/KjHnRwTpJYN452z3I1IURUDM5nkLxmxb2
PkZeki9FT6t990c86dRdiXSISW/jUdalqeae9qry20GQA+IsTcBi8nuPuRAdCJGi8wjKoO6zmBvd
mHfK0rqlKjHlpdWPc2z+cgeQeLzVhXM/xsXHihuk9L8N7NO9JuT7nuEqkuPpTgtnvLthWfXOM/C/
VjqalSTW42jn2PXidhP6EnXqJDTE32uj1Q4T0KbhEIVCJ4aWp0EuIOgXb/LCjDvyMjWQ0ifn9KSM
Tsoh9EaElp0b3MbcJ6Uqwn/CvyofktFS1uZllkvDOoiLSx1iHuTCbdolOpSkunhaKSeBDASiOzj3
n9/Xf4itNLMI56hul2CiW96OwCSuNcROLHFQnNn1zvT+gXC1ukMrUvJyoMSZF8rTeLW/o09l8JXC
zoyLOUenf9Guq2dZ5ue9+LHibQ1Kq5BWdCvModEd34w2TGn4XBdJfiQg5RsSHyMwifV2SZhQqvXn
6J9EHmEzQ7a4J+/d5e+8PshT0DJz0oEWH1djHcacTPhQdrZpyuzC3WUqRFBl7XPycruu2A/gFuSK
lDh41qEuS6qIXZxOECz4THlxRzu5nPP5uqBBu0Vbjp9Vr8AriDZwd1eyB+F4+BVtgYtbEm3TVxcd
YtDzFXQpdBAsrl4OkBIjjBZesOs3b/zgSl5GrWabQXM2FFKvrH+gUv+vRxSK5Osrbkg7aS8dhvqL
vEAwtzIuGyNAx9oAw7UulAMkoItudNQcves70sVSRWZaI0Xv2kM9E39dtzxeTBUFc49HgyeCfAVL
PEtDObgdULa/vLVM/k/DV1qUsFmrQ0KRypxEoz8noR5tPqVz+fn6kTXG7J7WeFu0ajG38EzIV4ZP
u+NFGmWlLi/p6vil4A5k5vnwrDlPlWCWU5yectv0nCxhEhTWL4LNhGSnEfazEO1bdrEcgUv88Y9n
dah7oHQ1l+JAJwGFTHGkHrmDX2fyFngxQqd95s3wIJPW+5pz1qJnrqtiyGSHyXneLcPjtWJxyifP
wlZaDwUic/K+zv0mwKStaYO86PvcO+WQY7ZwePWEy72XzoD6P9/MdRY4SwVLJydfaJwBchoHfmdA
XveR6s/Jcz3ZYpGCfiW/aj9uLzaSCY8Mt2Cj7305gnO2dtA3nHTAbX/qp3LnEYqPLaO59kN3Vib+
r8KTK1yzzDPliYXH8a+DS1NGZJnqJa3bZ6ieMN1Ty1aHvNpQNkep+itMeiukufFIkDIe+ItXdj+g
ZxRdjQo670cxFwv58JoTHoWq3LA+1Pb/Qix+4+DeUgJq8OLDQRBHEurc5iQ5O3OK0dS8z0CSp9WS
vX6PoaqBhLzGNzpmyuUNSHKnlrGEYSP3UcNz5Ha4fKKfS41P6475LaQnzV1EObojNfWHpZNwW0Up
Miu9g3YV7TiOpqhEDAbrp0imIgreD3D+mizjEw/J5wEDYy0p9rDQXtUBXvSjtDZ7UBctr4gC8aPX
U4Pfkm98+ubzKk0Mo/njHKm0ikdsFhuDdczQj/KSJ/NsUk6MlWyNtMu+W6BkYMtPaAcBXKJn1BSi
lk4Z+o+LmpCcBz1NO0APMj77V1re0JTcv6bEIifS3+IspvdoPlTFlZf9F1ZXj0ZCGAoT13hcOPrG
wywaSmLE+jWeYnfaZMMxqYVErmAjh8VGdnklCJ/FydjfQ+Idip8kd6/B0EgV5VndqGY4jEu8MujU
MUcaN2Q5m/TqnXOfz6wu84KvloVYJEjCoLnlxjSEe12aesg36STHYkSc4jFvBxqwRzxTm+v+SbzC
ZqwEpV7QRMhzPwknlPcSQJhTRXFtCyihlgzzGCi1mdn7KmOhgl5M48LZvo4ONj4syu0BlTBgP5gl
/ygp1BDXkrv2mULFjEX5+5tpYg2iIQzNzQw3weF9TN1jMa9ySbabbTTri4atq2s7A6QumBKTFjig
famhCLf4Sm8p5JgtkLmlb7W0SN9Hodpy15ts0RkTLcZ9y4ZFWRHQ+f8oZEeBvtTV9hq49MN3f1qJ
qzi0sBEnZ6FNUWl1U2EBeBZE/elPIzkQmmnozD9X3hSrcEgnjgcPt7ZDX6rxTjzKInmx8MJDH12E
H/jh+8DxQQ5pcuLBWuHI9ZRF2nNJuQHB1e1BubM0mLz0+ANy5i9Vmb+d7KWDqpG3y+8r26ntArCg
GaQTMBQ7/HtY4/vhJRBj2wUN/lUGx1Z2OqceKpkxjfUb9YEE7/7qsNPpG708jSbjTn2CGsGTV+ij
Bjgr4PCjtu4a8PYJ+5MQKrZ/KFsx/Fnpn36fL7qqfOhr6GtumYFuALmy/n2iO2/5f5i5MzDQHr/s
81/4rrmdWXSk/wmojzv10Wdk5Nd2znlex5cGLcNwb9/h0icnxnORbpFwTqsQOb3CcmXEfa/O4cgv
xZR2r+dpG0huZBqt/qLQVvFHFjNvFd7aHouxww9w3EDup71SDy9caOiC2Ui4ZNCB/pa34cvXXVuw
XIFESFrZh39YWqcG/tULjQBtnSk96IjfWuuIFeu1nnjVSJ0LHawzoPrUappkUpmWES6gb83VT9n7
6Zo3ePTDquaeygJ/gk2t87Nexnmbtlj+TI0UNU4//iuSpbWpbzQC3rqh5YWP9qXplbqryUuSQ9n8
BGfkQ6EeiF0kOAKmUyyoSqmDkD3sAhImppZKLuyc3dLuTmBTyB5teaDZ71rLm30l85ACX1G9TK9B
owWvGJNx/JEG9tNXDwVvgakppsaMJbQfkpqY8TvF20/J5gxvRiWxwZxXtCHifEhUca9EDkSEOczG
grCrZGl6ihAqrtc6gkzQBBqNJ7/OMcPANvRa3xxtdS6Pi7Z70aIbIAOL1f4qKWhyfzIGEz5oA31l
wDX+Y/vDFLPLt4WhDoxvzBudRbpuarwXWDAGf9nDC5cdCF6bSShsqD90Fp5PfbAiWuTwBqGKTKnw
ileA2kagVi+BsiBBC/HgUdyZQXdCiMGGCTZzOHHKKnzpzamzpTkXKv64kFLuQV2l6WDzSKdK2pwJ
/CzC8MGYTmrxRP1bafctx4rCcJO4qk2Vc9yv4r/J5QLGgIKPAN3CtIcnMGJcQTOIEtOWAIyb+VL5
b4bnwcuXGuRfMvr/D5U1RIV4dK7aYEmDoOf+4xLRRccmrP3ZHR6A5FDRWTHsIkiVqFq3tZVz8f3l
k9/z6iy7Falk3LgOVJZRTNy0VeMtkpCug2kaPINVcKuPbelhURINGWp3FZtAMAE5Ry3y4dGQUSHl
wMMDwcADYlSWjk8mI+5xF4xT/rNro9OTWysIz1mXUdR99TWdfOQLPxAObctDSLBi7uWnr1BC0Csw
N/F+gOTOjCGy0nOePkNZkx+i5SvketvdyKFX9deuecWHZHn14TVOtxHBnhsSkWtJ524hmR3klzLy
JUL8QMjvQnes1DLhRNg4vRLBuU+Pv+PeR7k2vifhB5Ij4l93SdmNvpC7lKTTrO9WJlqxqUzSivvV
ww3ap8Pv/Q8Fg1+RhtnU75iCwSugV4bQYkqyYpUH+mqnqkdY1uUlEMVtnc93ErmEqxESWn1SimxT
lgUSEPqZQGpmYQSBy3EWNbIK2fGrN+Xe6tP3/UJLibeM+ob5ItZjAoR00bdAaFA36H+q6Z5kcNCg
Rr+9iOkTuCaRW6VaqoCg2pZvF6IsP5z1vq3uYyPMZFsi2Vn+JuOJI5h4pHQiL2C5kPivKBTD2/Yr
Dxo+lAmLSEzrtGwBMWhB1MW4pSZ8Hz1mkZcT54+L3Hlfdq63lSi9aBcURPC5/elrH8Q4h7nSLk0I
T0Ii5wbnZiCUftuvfiBSDiJGw3cIS1cYc4ZJN20GlVlMeO15rIp8LsGwj1VC/bUiWK20DAYdSt29
kbPMgS/DKRmBKNN+Yn8o3lSxp6Tip1YP0ZLRgoyk9CMvBITQdfOZrrHvQfcCdThPodeGtFCBeqas
4WpAKucrRNyu4IueyyXeO8vHFvUXNhBLzX6rr5QYzyCwWElMkcziJdejpq53UA1rucKm/M9U7wW5
Wc/1oSQNv0Web0ueMURdBGs5BcHZpSVsB4w4/hN/AAXCrexPOJgHoVMMRJC4uE9/dUv4Ya8lsz4z
bWIYVmyoY+4fm1f6eguJvoEDNzmT0FuYMEfm+4WdnjyznhLM0j+zA3j1tgIVgB3yqo6b7UjHI0Ps
gvGwK02FSYFIHPV4Uw291dMbmv2CeUFUZOxcaJ83R/0zDxJs+cHVgCot7MJu4ZNwld9P/QVDjayV
8eYfm+c+U+WexR+hpyFfHaocJ3epOHY/09ed7QnkfAlN/2NUJO0SDPbDPizbawIiE9SljFImjk7k
pPu0BTK/qZg5UEfKogYSh7gRbHVmCXoT2y/VmHhm0nXaBSulECZZsvTe/3qDCc7Gl1i7Om95/ZGM
vwmCpnEOhD45FDYOoPqk3iQeOxznQNUb57iANeeKBhql8Y2aPB4ptyWpOCIxbls3JLuXFKBuZwoj
se93+OoKMNrKY6f9XQfZVLx8aWc9MaQD9ijijAgv4LkrXJt7mQNkP2wOzlkBcZ7Yrme112he28Rf
zg2QNnel/4iekOXYSuwLLNp7pmkCyRSWI7RSlPMhnl/1LEFOBBeShqa73y0Zr+IOZzCvZLITq9a8
PVHo7fSetHq8/+bd+jH3WDDcuS4pjDlQtbdNnsAcpkytBXJG+m4/q92R5wvehZl/A17Pyi1uGll/
G+3N7lDFp9TFTTw4WD3en5P2I6NSmf52SOjMlvcHsKxQCMM8IIKaAU6+a53mB446vBxLBJdLOF3M
5pAN6VGpbto2KuWnWNT9Qnw4ivBeJHe6w6YoFMe8XwVwSVejQhevbuXiRWsWDoOKG2p3mbu+BB8k
xFdajOfNjGT+ESGIUXYt8qJ7UraNnk5mpg7/ML3abp6qA1YPQapYt5DSLdgL7xGgqmpLSbhz9/2G
Bj2G/4sNkwkJ3u7+PVX6tX1/MwGnGzTJJV3sGyAih4eTPaUFrltDeuAPKqqqGPr0QN4xv4D2Yh74
+mZg0tzmTf4DJd1daj+NWtFrmImmwha1S0QuHaxuicvasDHBLTNmAShluq10JBrVPGSvAuFoXQUN
JtEehVqJois3yp0QMVTg7HnIOREG2c6ZVNee5cScPq5LP40IOYyOHytmgZBdO+zelizjXKkI/Ik9
J4V8+tIiB/dZsXT6HBFYcXuffXBSNfWzPAIsWKteOWhT7cBoocEMvfa+L/5jVR5TCHiPwCV0wsUT
ay54xISMIKLcph6BkLTkmMV7uAG6ryjnTXsJaXJ0rBV2VMkHsP6xObTwGLpNvvDj8rkR9QKHuy/A
Fw9eObx0v2t8jxx+3i/hxC2AJIYDx7OyNNZUvDe3oJCW4MMx54vAK9vfri7hUqvwEEt2+aD+l5rQ
gccyDvjm+L20gyzg/ACenH64MxC6x0DmmpTcgWEWf50Egq8oloyBhHO36MbuDqlTaajeL+0aukjj
HBNrzeWMzQ20Yrz93XsvMft1kNdV6yqZkzSua0P05t6u9OX3HC0N8JjcJyEVY/SbWxbDkKmfesj3
XoVvqybh2NxVvVr0PSyJ3HQk8inax+9nhk31ar7R8T0We4ybzp/MCC0HTfWTokYj35UuDpNnweTY
deaJcnk9H3K7lCjHj7KuAmQv4ajboURo1Njbcmnw/Cy6Ofr9QvxkvE4kA9onNbMRgYtO06Iu/2hA
zb7icMD+Grsd+gLjYVF1RsPAeY8m07H9rp/WGJWbmgm0tLfqsV7KY/cZhn8LgyCAvOXriIolwSOW
ln9+IVZMXoN80MRut6KR7tOOhrYzQrXwrE0lV+o0Dtf8LnWoGc+vb111K/Tn65q7LO4HeP6vlg+k
30WcrVnH4SFYd6sWmbkueRuMiZkFvvrZ6mZ/Xs5bLdHMsn/qJm6bweiLI3ci3T6nVdrsVu4nsErM
XHWeDBsRR/etCKUXSum6wbrTmmo7qBPQMu0TaNV9Yj6HPADYDb2euOuRYvNHv4mSp4ppHV4wf0hY
zIJp+P2jQuQTVOZV43CnD0JAzQwZdpNkIRg+l7iuyl1Fi5wg/6BxjEzxJeZY1cnDz7D6qi8BW20U
WRVtjQwNErXLNNOR11GMXXSYydFS3BqbDG9tt3FFdhBc3HYrrF5jpVH1SQMcUr6vOGQit7PXdEyj
vDM/buWsnE1N7JnIFPzSb8INrLjDJQ+g6pyUD82b/hGPKLG73eMBabfSlXcWvWm/LLQi7tyILIvm
Oqm+GFD9yI1xwL7a2+P1jYOlfy2NXxPKsUJ6rj/ZAbW9nDK0x/1CiBCx9zjpZCw0Qm8J2eQDoIjH
JXI9ZENowWcuy2keojmbFkdVawdQ4/cS9/sO71yRj7azw2phe9tIyVj5W+urYm5bapxXXQtGneaO
Lp3KKHlUH7cfdkfyxk0XiAfKc47KpkRagfHAaDtANXmiwFEtoIgE2t/8+i7bC8GWnG7xNA9BqJCf
3+w2uEtva79a8+s8Nm61IwmeFvy2vXRU7P7o9WirWQgu7b49uaKtdCXDBIJ1ijS6qXx12OTAbWAZ
gN/Qz39I1v1qyMevXQevy7/cn8VuwfJ3sVOzn2jN8Y1Xzkx1viP8QRx+f1AjR+lDntk/AfOKSkes
AOj6HmruV7Kl64K9uL0Zo26Twx4coJ6+qdZu9dguSXeI69V9BhhoY5VGhCp050xd1ouJcSU1BwBq
6M6uNgORykBL65Uz1eFscwnEQn57DKG/XstQFow7tjCUC15KLWXUzq4GovA8HSU16gmCvqYfZQJ0
3+/adrn3VIcZs4WykmmClnZkYyop2vtbNqRO6qLZSuqU6W9lSOBUjix9Q7Kt5ES11ZjLauvT5Vsv
ywUONaTLpUDWvOe/+YnKmzCM7HUaSdxaAK8bDuRkYbEdUgeWxYQbDTPnMHbhlhi+YKfAqs6JoPTR
V4JIitHg4QIb71v9k+lMb3yDzA7Mug5DyNVqqqYP0pdZ3noc9g/UOKg51m5Pl/mzM5km1p7I/D2X
+8TMkIJzDoZlufe+O0tKrME4dKq0L+Y+OFppYpUCOkCvRKzLudpdCgQvKIeuNlJHfeeYJWHQfdI0
W6qLxEKz+Ti2hXvIMAD5rjRgjt3XnQasKeUsASz6PpBWjFMZxzTs3iZzrK+nJiERBNdo4ayDz6vY
kVla8wUX+9H9Z/U5kMjjJwDgGecFJwqywWO1PwDBZ3z/b0W6CdpRy3SQvlVUYX2zBRd5JB39RNxg
zRi05hqLaHHyGbTf5+7D58DRalQYiyCPbRBjYwYk48yfBlHalzaKIY5RJt0FMbQnDJWzoixU2F6B
8T/WatHrQo9NvVbKkf6rzHRqldQtWRaa4LFzoOaCiFOG/+yGhG4H4UDVIDqOKxsptR0NvHeZ2hQv
U88gUmkE20ojh0H9hxuqPTv6V+bGVZ9jZONSZvKx7G+Atg0RKD0Lb6vkJ/dY/I60myu8AlA1Bxnd
2Q7i+DH/6qlzbpUSo90KdQJGuVTyT1S8QkLs7F7MqbTV8LCPrfyZTNacVZhSl+hQ7ZoWPHC9ek9R
rSMk0gNAJu/BM/yhxt9WSJDFVj9WTUxzQ/Uz2XnWGfw5P6MfV/pnfKAUxRsqOLirboCLW8ECGTXm
uJgyXPn1IutilIdXrTHyB5kfe85T/Gqw/KJPmqhCGsXT8VnXFu3qm3pmw/IX3Z5JpIdJdhSInbx3
IV6Xls0sZ4nX7i4D0ndGTKsPpaRidLJPV64z7H219cdsJky0GEGl/H91o0pdrwZBNtQuskyQ6R5c
Rcwe0K87DzkL2aJiE4UvVDdfIo8HHOyyYUzjfiVDgkOO7mENndArwhRfAEKaWW6Iv4QFvXQ4U9c/
+Qi6EMGCEzu1u86Cau3JOHeSaFnpY3vivRVCRtIyhchJZ5RtxxqGSPCdnbJwUbYHMpKOTH+GWAEH
Frfet2MFjoilfpzhpyvMkWKjnWdnSIeO0/IKlx40gNCIdSBlg5U2OGPWbXnQ98zKwhvEzx3xnifX
lNrrSonaTUe+TnMfnhkGYx8vnVVgU1QnCH8DaWpGHZgQUwwBvt3H5qxFiehu2OJesy0bqG71VI86
G6j0a6xOrh/RoWgyny1vRaejSbtq92sH5GB8mEhRvm4RVG+6aDfhQrrIYj6l29V9HPnvw73Xob0r
1k1ezNdp8PiY13RNuiHZKYNZ2ib3zucNN8h10BWRGTutLfCGUicDKknoLCpPESXvACZOqFkx5R6V
mwTIPSx+8NsST4qtLYpqLiyYOpP7X5rcwx45QeHRUv7OhGtdMUpQqKA1gYfxJivaCS7VloZ/Knn1
YxnjZl7nG2Ewd+8SjakWggumBr+0f73hJf17prOi6z/+O0zQ/IiIx+QpLTGIrhuVxVfSHdf6TEaD
bYsvf1iI/ZqUc28ABes++djPbIUYNNRylkbX/du8rlWjp4q8+bR1+1NZM6ED1usU/z6Qx0twuSZj
RWi3lvoNGIeEA6LDXcXsxCi+yXAFyXEJScutiQJVNCy9aeOXNT9Wm0AvF+7+taNkpjgIXKurXlts
csQesM7W50DreYLIt8aPQvSVddNvLf4HHS1RTCpz9+M5KPnqPt4ByKRhqkg6EUDzsmuJ6sEGH7S0
Jcp3BpT14XfSgbZRV5HR5ev624o3jQNfw0ALTB6R88YkO3bhp/g9beWdj0LBakvP+9825YAt72Ur
6BChK1gKHzVmmh90PGiw0ttJZ8ABTl4ictmEiWGPmL1eR3wuxak5p7epUp8WVi+zVa/9AiyASGCc
FPecMVcfLczEXH2BIY5R4HmU2bZTHrnrBwkJubSrqh5VPzYe9ILI4BiVCLJ+eYCl75JclDNh+Js/
SpUIc8QbhGqFkVSAqjdVwbkYwcFN4iD8YqkcCdQ5RZJ/j61+l2fokg6p1F0+MVw0PtWRXpucsA8s
pFzwOORZ7LFAEJo+ePAIV5d442UHVQNWWdLkvLR30pyyE20SIDmtFrV8VB6D3gzCYoaH5Hfzmpg4
Eq3gVyM4u5Wn3jwoAD8jRgEgUP2LjtV87vXgnhyHqlQm9sqqkIOyU/SB9x1NmEbw6WtZVIRAuIzm
Ir+wX9BYSaV/JZ5ReMcfyk8GDNKHU/EzcFc1oSuubJpf8hh2OzaqSZGjIYTOENbXWvHr4wTwB+/c
3c6Kaq/VUO+FriXuv9NXzvjxIW1UFx8UA0VfODRjl+AaC/3ejISrE7QskZrKDr/4haC+2qh2pT8M
K4BNhDBdsv3cVF29e9scMOkAm0GMo27WDcNvFNPq7lJusHPwaMAN2RK+ddIaFTOY7DNhxBmslOv+
PlCTiHTpy+KrvHqdc3wnoiaJil1yfArHeroC+FJD/+zMcroWLfOBIretDlbGPpKbn9TAPfRAJexs
q0ITahm2x/lu4QXe4DLeG+ShCGFssNR1c67ydlksS8soeLHyaYYN20NAVon9YrGDxeBaBrhC8cMf
MPnj+p9XS0arGDTCFXdCcYL4e82fQN+n/uh5/jarZvzmk8lTlEArsRiTPvG1uaOzHOPuCBHAiRjb
N9Dnq34px8X0PFKVfELKC1XisLXiNFJZbL7e6hTOmVhn0XgasHyyZgWoM02ffydwniqdo5EBhUUi
Ab7rlZ2JFEmOGL9tSAPoFCqzItTUo+Kod4c26DxOqbnkFu7p9R2REwIUGEqxUIFvBV1d2ZRga0uX
RKp56ePICdj8rZqUufEyzRRgRx8NBT7g8nlbGEPtBNxG0q4E9HEpplWu0aG88YykhxgzUqeanECT
H0NfsjRg/IZnKxC0XD9H1In5MG+1jem3cL3gL8foMXHcNQRjK7WPAtzTC1uhU1k5gKyIFyVSVwwt
XjNogWjkMxtdisCAJSMD/BbMIn6DZpkUEd2i0eiSddRSDuYAJJFjVWDVX3l2KSnScXheznlsHGBn
UWP5DcO0GRuofFnT0yCeM7Y+Z/wWKx4RwFwHpR4OxNozGyFu3v218tS8RoZuW6Wp9tQoek6w1zIN
etgfsmkd3yN9NgPLJdXYdwgqydL99JjDK6iETEiro1QhEMNUi9C/6/HNUsx0dMW/f2YkcfOa52pC
YJWwK3JjDYMqKoze94EUKT6fYPr6IQnoY1DkVxu0sV3YkGfTB5JVIVXBbqqMECuoCaFPF5+ysx3C
g0cnHqI+R+5NF7mYMStmn+Z7B43bc+8RFg6wIU/x4YePnlFmx8gmHyZqVG+cIZARhmJHnF0RZ0mY
SMWxkm6f2vPN+Kdcgf1xN+9jWgvDwOl8bAeiC3Ms5JghcIvhMKcwhEMbiISpBzgFHL1YAhHyTeTq
ABWaXiXQ4BXuPnFsDjndT5z6Hp39rmn3WCnjo1cxj6K1600Y+U7qPeB9gC4N4EU2f/MaLP+N5vJ5
YnHt8g/FGYrWY55Vt7T3oFvO71Ce/L5QS7OTGhOAS2OdGHozVZfDDBG14cCX3jYp68oeKvDVjL9b
JYmJDCb2ZjMqoQJGqnaBDGoIXjUUIO211tc8EdJNHYLVXfoOahUM479TUbDUwE7qNg96nVUZ4Vnc
tBW+TBN3BVpa9FNw79wGFVpZimtL9Z/9D9UXtybQ/5A8CWJQBtPxdwJw+WP4V8h6GwKX8iv7+/TC
ISCr2/S+xZwr4zBUe8p7zbipVbNUyGUCjx5TN+l6I2Xe7EcovMlrJs9yenQfY/ApmNpz/shRfK8h
Y4Xl5wwSO5rKTaqiFXsC2g8Rj1fOUCFUdRMDOb6hhGia2HyLZf8Vxz5lGAWB1dsaX/VHamJ1f86C
I8P9cxTU94sHzM8Ec8qePi0+bQyBAlt3JnPXUduNa2C6T/lAib4UFs9umxm2JLEidf4FRogCdX8e
e0bToyK91LCZoFjC94LmzJtR+0QnLRNqPipnN1ZISxmMh9xwhplcOleHVhqvzHeJHS/hvcgESnfX
1jZ2rzLCLzcekGPeBHZg24YoDSdGDDwbEWZBwh2sNW+vnUUhq9WS/XyAjPtbliyc0leqnKrD9gi7
tE5DTwfqWFlMVZo0yBwiH398MKgy9T2GKcR2GNIZjkzwZt+9AOkPTS1Bu9/yXizELOT0LN3Ky5xk
LkJIdytjFbAL86eKGTNIr75zWZb0xFnH6p85sl1Sc6nXgT2ZD98ZBsqVA9ZXQ+8HgD7nboUAjTXB
PG9JpkypVxNGwypaYiPURJNLDhPYtyu9dz1Uwy5XpPG82HGqvz0wNmeekSEWebb4JQQeoF52rEw3
Y1fxEEIl4N15NLAMFXKqQzcE0iHQN5Wthq9BHRUIrXmyHY2PBgls/2WT00lNnXo/FFQjbRisRM3r
tFCH0VnWJHuvHrSnTwp77h4dnSiUHjMfhxg4Cc7If5Mfdwxacf1X46LmdZGzVTh1Ndu+eqf3WLCJ
b+lQ4RXSEgK3bbQ5CxhjfCCUpNcj4z4Q7rceaJaIkH81kkPb/1GaXDiPa10F0VgV60bu3PpwXJ5/
Bwm9XMGIVtLCnrxjeM4tXmusO8kUY1cTXUZRiGUbFAPKVzfeAqKMt1VDX3D/1w0ao6Xju5tNNpL7
VQmk/0MwbZoU1G63O1vYtJG+85r2mSbos8+e8hehAEI53u2JHImNBWcsbTCfxjULZO+rHqWv9VXn
SC1l/pO2myAvBbKaEdCR1mDz8NXASGs0ubYNuIV5H0VdNYoNM6y8U4yN2XVJdLJ/bP3zHVRty9/H
EzUsl2MpxAvRN6J4KJZ1S23PzPdzBT0j2ytJNBjK6Rl2ICzUrAXF+2MCY6czDR3Vja6CuFhvcw9x
HgQmTKy9wb2Wc+4RffAQbUaCi/STGag8/CvEOTUpaiZj84YN42FkZTOixVZG+BpHhv9pIT8EwnWo
vLBqdNxmlloGLF3veoGTOxpyv5d7b7kUXntFuR28hCd+Jp6+LapuXFp+R606D2z28J3hDypOvsgT
A4qPFf8JRbX2k9kTnp1IZQxx8kLPGSbfXiUnPI5Hra1zHv0lt8dCYbNljBjCJkDdIOM2hvwif6DB
HZgMnhsyJP0ls0zF4yQPv2L9xD0qnsACqxp/3VH9T0ZxIOcQsJmUzI9+BBC85P4TnFRau3IcdVt9
8ptvFHTs2BYBhkLmFiMDe6xxIBjU0tUVTqlRtnADHUu585uO6/iwS11HOUHB+Re45WU5MILNhlmg
B65rFiNgSv9fi3gBkCroeYkboI21GKA+e3/CQoj00hrVJ44hpGbc3XzGS+vWPpxUKSYpHR1Q2B+j
S758KkKqUIjve1Q3QXuiyTpz8bQ34fofUY0WGyT3+dRIzZ4B+j98g0feq5xjBUqNaDZuqg2GoiN6
y4fqKaXTm4rKqfoCnB0ZV9DZojyyR/IMFOlnFGUJ4OBtZT3KYnVST11lcz3bMTJ+nbYTAsBOnyPU
u2Yk9G477GIwWovTeWM1LUYvhcqkMt7XOxqhpsH3izEdtHvRUUYc67pyLa+jbJtRrk6JrIDK0w5+
ChQ0ZdOV7xH5Y4ljqluIarmj93hKvnnlQ3z9bcZ1NCHCQiZWEAKAgwSLCpOjAqt+0xRpWgeSI/qH
1dt08J8yKnInNzOSEzGTUGxxmx8zJHBgUj1YpjyerXNThsHPzjxz2L8lNxWCr49gv5NDy4nWp1t3
wpW2qri9EN6ZhbObkIojFPr87CxPF7YuojTTyszeC+fIbri5i0aejyS3w75fZ3Xqc2fRenVcegEt
m61xLNvIxSNhbu/mLQEa/4dFkT00Nj5yxxHO4DKuHXgyA6ibVVwnY7D1ngrqlyI9e6xy+p2fuy1B
l4xMf86D/bGakmR++QKuJ7YaE6GlJhKB709+RfzAvM0jOuItWXOCX8bE8GUgpJgNDtArn7CE3MdJ
Lrl0z9PAnppcmraHlH/Y64zbxLhTUhx8A8zkduyeXiDaQ2ukimAeUaSNcAcoohX/vLjQUkQ9wHRW
wdWpJQ6/xZFxXwDCL/KXbpMvPACbCyqB6JAncGi67m8s/USIcZN/iJWDT/Fqk2EPXowrLCc2Qbqn
Ksr8EPMtXJhVeEjL8uggvNRRm4UPKIRdl30GPpqWA0rKouNsS0CH7FIb9aq3sJBf0veWShxdt7kM
k5tq29Dnur1PSAb6kmTqlw0uLYcW+OedM4EMCSFknzVjw1CEu699kyPGMxbIqHkl9TekjKKflCnj
wkmRjYQ7dZtz5H7Xo3hQjQYIOCa+pC3HJqdCBg2uQwNKpmsf3oUZoJTS61cQhy7y7pyNaLGuz5dI
GVcziVT+0B/G1em/pyz4311c+6s0zwgWN6xxG4por5rkeFi/2XPEctahkHdhKhoERvXXZ41ng6F8
D2vKm4bzAF+tl0WVwyoVvdyfNsZhrZ9+uXsyX8N2fPf44AzQvIJNXNA2k91qyE6X6zXpcgiNjqS1
8ZneT75ENglBby6Iu1jAQvOk/S/Fj8dnXt8QAA3HiN82D260tejmzxxlb+XiyYS8xwQoP/Pff8Zv
jmHtnH2fhVvboeFxkBEzloS8JTUc9HJtwZJCV0mzbYr8KwifUoPODwRW2lu4hc/6NGyMfSBdl3DL
AYJFpmpqWDd/aU4aqLJ6TrKS10qA2Af2gixuTOPBA8UcQYJZCSPzNbXFIN7V5RsibdcWB3rdd0+i
0k7U97YL6PKKKx7wgoVBcco7Twc6X/MvDidXdgvDHxgZldMZEDcT1FzidlMcQhQIQOfXAJD++a76
56sHGCJl+WLiLAm3YTc1NnnewPVVYWX3LDLbs0LHhs2RzSFmo3PLjmJ6lzJNm5Sp34q6sbo7+FkO
1USNu3r3hqW7Iqlqw4LR3OWUDLiR0ze/IRq6DXz/GBoV0tIzYPeDx3CQNG23m5uyyRqpOn2juMbI
iXVe4LEyU3+XxsZWH0rHiI1vMFlIraqazzUC7NHxBWSO319faygrlMCrRFeablS31C7yc9fywKvp
qzKEApOyK2B5mvCJmNRvL66W+BFzIpWqtiNv9Z8nyy5WPdFSlqFvlJNPv2Dv08OvbGB5MUmJgk1c
O553XsyQ79cM42HkNZBZzzvm4mTZCeehIbF/Ybru+v0srlLEz6AETxW/j/FlFO6ZiKbTS7J5yMFG
3mQPiqIbdqcYwAlnWbQQbzCoeHfrd7ayAT4Ik2QYhVXgp9V+zhJoNfWtGrohDNnvPG6D/BX5gmae
qNTGKW3Y2H8jGWj9CCIfpa1XJeh3l5HcuEyRl0Za8PjVGV8s3ijFJ6JQ6iPkjToHkquuSb4yTpmH
qPyYnFWFR5eo/VHokA9/hMgnQDc8k92XTwYakkZ8rRFSFsCJ9MIAAauY+fcpRC5K++hXqron0P/k
rQcx61ByJXCBpr2nQORzVKuAykHstDT8JO2okJEIVzs3PQkA1bGGx7dRgH/vBuFlLRquwb3MKrl1
K+VpmzkEDgAxGpn7XiV6+fnt2qw4dysRXWUzWEwlcuwq/9wpPQdtDaSYqm4VjmRWGrsazMu5EH6b
obXRdoKW64d8ScQgSHe3LjsVyyRt8naeW12yvFk1KGcRQsuhWO0U10BoLjHNMuwCUYgp1rHfyavA
DGLtjQl225FxJhPs3j2yCD9zf6lEa91EDcULNTDzH6VPZrIxU9CmicI2GU8V+LINz0rzwq5uFgf6
egJjVljQRh3bXEA+491bkOK8pMAAyazIcbEzrXmCZKVDY9KhefNrzANonH5V7VPmrUIy8yFtAZxA
6GgytzhDV1RVhH29WaJelBsooS/3CezdWo1HrfURs7gcC8o938SM0V7UGsRezy9SAT33SCsA6eUy
ZJRBZwXdlu5ekzc7T74r9AKbfkPSBx2FHXAuJR7tBZa1cNW8J6kOOV0KZb/JjTySbtyeZNSoNrNf
+NfVfkM0DD25dtUOzfi+lZPMt5J5uS2MZ+IwBR+KsTAJt4QyCOCwWunPIcvyEKlACk+K40M98kOX
t44JCSGMSejEHfB/JUFZt6iCCo80RfJ6lEWzShzRTrCHKqze3Q2wTFjYpYkJMcM7LfQTjixXc6cC
tnA1ZHOlqM304hxdUQl4eBlke0+9HSB2XcBokLQiC2odqTjyvKY5X0zq0Q3ugFnbL/R3c/r7OByj
SqgA1uSsjTP9hOGEkj2GrFjRAkxUDWMPuZXFgQdxSVsmBIWYz5PT7JUKYz4fY0uHApwLU2C31vbD
jxVfxkws3EIe34FfA3LjxUqAiSTbx2hVlC3A6PyvgSAuyJUM38b8Q6T7pjpjvgvSiuFN7EDAklyK
H/+ibkZOyQQYV+/v/8IYP1SYQRLrKUMwgSxKKFDZOmJtkFwda3oX4/JTsnExS6+z4LvBhsO5Y+a/
28nJP2XNcjjZRz+a3lR3yDz+zOeZLqHeauC8O3WT5thxrZVxGfx08QZ2Zt/iEmYf8auOVlddxMNk
Ws+V/zqU5Y7x0bzLhHpFobIORdOihwMWQeu/t9fQdL0WNqLF6FGSViRMxi4mVvoDAAJ02P6lgq95
moGM/XgzFhsZQff+wRjhToMwqkGmQHSRmOPKkrpUWMNXc74YjyFn1dS/pXkrR7UCss1QAYQg5c6N
PXhvF1WCDDdnx/0p9GV1uGT+IBuD6BJtkJCNlURmEj8UFkBfPceWHdg6NSU+p99X0LIKvLtnULwk
hWtWv4jXKT+dIBRagTencCSPnerr3TIKYSOmN4p+uS0PTpE5WfET5NlNGgbFna462eaIgDtrvu+p
XEY7Il0lPsVUOKaA38Jaq8C3I/a7N4eyN0AlufctizyF79TiYYE0qW5pppoOCNnO6AfMWfHmE9eV
JixOL0Cu3ryUv7iDh7eScf670uKNGdtdHqjXh/jmkLsQppyVTU6b7woagtcyHi3DHgrLD7kgQ5pj
4zouyUQNJXAbjNnheFxL3yvSenQQxrG3+cNkAxiuMeWTik6IryfnxSXwYzV8vSDpdQK4QIclfQY2
XIn+DQgLjZ13fIEAHsYQ5Gooh3sfMbkCT8bMbTsQIUkcnXAbWEnl6NkVqtR4C86qrappyxQjc5v4
ouuHfj1auvqbDJOKd2y+uTc2jjZmNhJppGUnE1BAd0kWexghiBDocmwRPwAeyRJzmusu0NZoE0LI
Yk8jchvaVk40qeRj1hVAjNjVnhZuIjkFlz03MtcpquX+9DyrsK13W+kVG3aidOl2VgcSsRjuNPRf
wja7xDmNx/QpgWoRqbAxmiPZk9TECAtJgSfsnj2olW09QfsIyofbtJFBLfKQNNlfVXeLy8wBGuKu
7gMj8HTFAQIRHd8Ns5qeWbI6I4Du/r1pHEbwx+5vZNQm+NqNnOLC13DKvqTOYOh8BAyF99VJc/Zw
bW6iKdAu3uE24fPqh4TEQqGOArrlJBHMFSUWHrkCaG6HhS+Nv5ItsqVmLd9Go9UvEG7vbiDcRX34
9plTmjgbTL0M1WPX9uFDpf2TzNRAnYX5v0W0Q/nWhCjCiWo2g6iGCTrk+2CH30vVbZDhNC86l7HO
SMQKSZSXx4X2NY/S02vn8cyHaGge7gA0cV0geBfSyThQJxduTrVW1V3TlmPrB4c3iIm5AbYLeLxr
gbtnyoOFNBdUSNPwcAhKG9ahiU4GcQGFdO1yLpfwjOdPFw+ZZeGPuaWwHFVVn/ERFKdbN43qvBUu
CUCWHerY9B0W63d8hgIQ2/X/nLw5BF4ql6D91dcmGsgV8ytiOL81fi1O6mawWTCu+LeEE8VFHRNT
wkhZsyDAf6s5Rrrd73ijaSvU/lCqsGFxe/uUfeJRDdGzCrSPUQyIm9dhvFJ7ihXgHFTcl6RByQch
DfNn9Qw11Y4iFm98mtFokpHSY7n6ZoDGyv/W7TuE9houiFd6EE4xX4iViJN+aTk7cpU2W+Aoms1B
haDjLMJmnDc5g7GZmV6OYj9AkAO8Q+PpxFvQm3h2GjoCE1dQIUUEvgnLa8WeSZnkRxkIwEt9DB2E
iBZRw2CcJdyjKCjKiF+Nca8a+i4U57ainw9ChiH8YZr/FBboehKsQiCfz04w7KaqOKXsivSxqvBR
6lh1qxku3srFeFk3fzznbBrbqDD5wpbk0zYUKGehUEznKMevWiQoh9M5d/3E0/cFi41AycDKQR2G
sgYHSQ2h+gEXD+rgjdvAXRgla2kbiA/9uRvJLI+qPLLgF00SCjO1Gm6wDiePGhjEPpPiSDwtrHfg
rQs7yD8L09KgcUAEOCPdzrpTVpN8zx7HYDnhzUGYN4AS0WhVKIsTEjVVfZWkvK0MzFtOlhrq/3ZY
7mnxVK6zarJTQ8GU9HSj6kkrWtoLkh221++BHmOZPIs7dXPnB7mBTIgbDUoGzl7QnIdOWKkcsfRH
Y86oLXBvvqh+V6jgZ5SjkjQN5gZdxN7Kvcib1fMDVP/dyJSsZiO015IJTyRGAdekvriPPPYBmGDJ
bB7Of1vruMATJJat8FY1yk1yPPbc5/xMW+4nqe3GYrAKoWm8RMtJCqOAdUoVjl+Apz+tHQX/sL3O
UsF6euomKCrSYzdxTPbbm+NAnlkUC8//tQI228edpcHiShEo9i22YIbL5jNO+xKXyHzczaE4h1wW
XuhccMwVVUTYJgpyt2D3uqqfnmYTYan7ra+BAPr4ACcnN3zyC49V9T+JzlpshOBj0GgU7wLzjJy6
37vLIvZAckaEteka5KDXf3jchK/jZhuHEiGmXveNjLY5Xko0jWZSCe2mQNb//0QdSAM2qqOK/0Pq
Po34Ja4sWZ0xFLQ7hQj7MNd/f7a4juxM9VT8/nHKVyUH19aQhYvqfJOz0ghpnCzCunxP/SQg9lhH
+ejmz7qiva4YBQzzqtwNmCcFDm/GweuDeVE3FyuIkSnfUO8mRNcPexDmwqb/rNKQUgE+gcRnZWBD
tSEjmb4iF5czd1AAQmBIClPZWycsqE0GcJmqtXrtF/QCelwVjyUyLiwjA65Ks3QEQ14MflxsWu6a
TP+uTARAwx+xqVyMJOPBhc2hnErdhzYN3D73GuQ+XlEAq5bIX8uGmtm3aYXFoUkiNNAeBYepg2rY
UgSj4+pUxi0GM7/qa6vAOudGGtbgTkYgyrDEW2q6jgMjim1e56lVLf8B8+jpSaw1+KIzCQ1p9itf
ielMorLUePaPb+aJJFAA766FVO+F5MSi5jgG/94x7g7iabMhYfvfIz1BPRuthmp2ZNBPuMrQVQt5
3u1FXxk6eHQ+x59duk4XXrIxeXKfa9M61s4/1sp7X9wnW+wlVOY8skwFbHaZsJOHPkbQcCeNC4MI
hzLflszJajoP2YnywwUnDQsy/JGapE4szkEjwTEaV+N+jMIJ5ZRP6pxSViCfNJaO18rl9Q6+2fvS
w9W33Q/EI2bLqfqn/PQ8NQhsLPX5CrkamKJL52thqpolVNy67XrLDXSlDJYMEy4ma4odCCof0jDK
y3MtlIPR6l/yQe0qjbW0HFQ1R9pOze+alPZKPNBgH8mcMvDhHoka4g+6B6gCpDwP5qb4/koHr+kk
WuhyYwGxFuamqDzqmFUKRnMNMgKyTv44daBJ3iCf6YIGV//UscWjY5ZqwbCoK1B51LApjioDvToR
s+Y89QYQ/k84uoK4FVbe4qiYBawzeTlj+EnequTcpEmKqMGpabVwEItK01lBDYnAuze0Xod8aWHX
9s0fsDOQc91apZCn+oz57Y6Jckla5zkY2We464R3Hj9HulXb0kQnTLQc5UA2N+m0zf+E7egM19ZU
t9PZNxY9VIW1oeHkoWtfesCfKCVcTdMnrK/6qcpP1+BXLHsi9JVRx8dasshrXWZgRhbq47wcKkd4
+XT7Ga4KH7hngwHbnEy9Os9oYCni9Zz+QbDzbv1vIjzt6X1wCU5iSij1fANMhn5fEEm9k1y0hNE+
xwnFdaBbJUBudd+I1NMVQdXkF/ql+XU89FWHGvf6OFzudNWWMFn6d1dOlAbfWmG7fkFBnB8wtJK4
4tMaMu/HWQQkK6VabmGUi63q9X2xTOeF4H1742d+GFoEayB420NaD0aoYdXLWJUTU9qV7jCVHnIN
EDRISaoh5Z8pK2GYHQs4ZqKFK2gcxmtWmE7XUPSYpVVxpczNXnmUP7tAhzisxKnPuHGDrNzA0zW4
0Bzy5Cy3S4vn7s2hjJU6x3rCwH5C09Xa3xqUXgWw/s/4Q/djCXCZCZ9ctfd5olik/S7P2Xow9U7x
Ym/+O3vqNwUXDCXEsGW84334+nbqpVr2c9MpCXmKIG3K4VafQgSZyEMi6f6PQqtALmoi8Q+aFQ3j
ZHStrneXtxryrG6l7o6yl2Nd+uHm+cZGc4Joy/2IwsD1Ye/rI6iBzv/bcok38AKRSpZhQDwItKvw
sfBWtto0MnQ/nrlDVUUBWeupe/ANjoxiXBVxN9uzStbEuANbsKNhr6sWv4IF3iCsnmTaWa2PggIq
noqGXkBRIBybd6+YaWocw/NWqQfdBjTqaZNQDj5EOc6mTa0YceaheH63U9cESgsmn5+FovZWMksX
uW5t4m9LBZ6z745kDvkn8A28shYuJ+JUxKC3Yr6n6561K3WXouwQUyc3AMWPKAAlFcDwoiK76YgE
USrowUqs/+S472k3cO17NxxBWZVVkL6175DYp6FD7J9pD83Z0pI3s/jaWOtXnS+EQhwN7FDeSKgZ
e8F3cwToUTaIM3C+nRqVHjl6hfnqRDuu1ox6aTJTlx+xnQP5zOFav3rj3/Sq97qKvvBxh1pFjw4W
NALz4vTbhZ/nHnNkCSSNcc+yNkGrvLe0YjJzSHXSq5Usjc0+qYEuf/63CwF7ewlVmqGqZ9CCQhRu
VG53MK72YN5WMeaR2tUbrw4SSEgaz206LT94cpfG0dwE3Ehkk+PdVkQiaa/ORTMKGSyOV4YZSZ1U
kcFhgmoo+XQHDNR63ririgM9b9tLuwh1zV0MD0GlK23Nb6vySpRLaYANFw0lC6QnF1je90w67/wP
WAAcNpSWelhML8szjK5NlvrrdS1FvniNlOGxj4UbMQkNnl04rfw88iYsE3jVf89Q4bTy3UTBOa2w
APt/KH8emIkbbItMAY6RiVRw7LMyZU62DeuZ/otGHI3dEfHzRIhAlbOW+sDnstNRbZrb1MiemVK0
1KjdQL57uPQT1tBVEKLi0mQ7dJzpac2lCYLZsBJsMK5Z7Aukv/8AJrzIsyTTopf8SzWSPWt8yIHd
YkAIgYx6/SHS1jwJDAQdatAlBMgqvbjmbmTY2FtkvpWZ7QLj/ksK3akpvnsTAPgFDclzdkQMzLJT
q7nDO5ZBgy63/8BqseBAGlvxCQ3Y6e3fRMEWawTrn3bbShNk2704g04KSvf9oyk6zTHgNbQxJ1ON
Lcj91upB1j3ceoTx1ZKsNgkE/ZddBAak8ADhW4GFss2aAAKGOJxet5zTAtI+BHjVyGYtb762R2CW
nTgzxRzAeDuQA6acANoUypEsMO5RHoKKz7BdyZ6Dowl+zf0crKjxD5MDFuQEG0+nExAK2i6xtdgr
DDDoeYnZOaTlXQ4wiV7oQ6rsG5jyxw++yfug1CTFbqJz1rO98LmuoQ4Mvba72F62/GgK5dl0AVCy
w/41xzxb/pZ7eLjyMHZJAuJ2WBp1o9iArMPNLn2GBYQ0AI9X8aSsRYo85zOR2V1MSx4RfmGfq2a7
l5Vb9f7Fx5I7ChwbGPrxJwPEitkUwsK3ZQIUJzRPltCL2zLnyIYjnElhdaH9gw/Z5UO1P49DxYJS
X30eWWi1NZOwp4BYCvuJrcVnmtNE5rFsy6QCwK08sDzynJ4MSWOrSiUeXc/jddgaBKVnxOX0Eeed
vt4a1zl23b5O5VbsIQVDjKcfTGqXcI1otsVYNM7uJJnhXl0pY+i1hGJABfWhhGU+Apx0C3HBfrOw
li2oEF5v9V4OEPspkpDX9rWsYKwqcNssTqLNkU0/48biwWVOiRbxNEqIRz+Hz1vIlEOBC9vlV6z6
zk7MgC9RAz9tmlr2JtkUT+L5NjkpkmIbiA69IJRoZp3ZiRy8pC7Y7lY1oPoIHqHxPGzkP9vglwUw
Am3VOiwRQG9G53C4J+EivVg2OggEIo7Pzkv9iEm5/+HG5kuN7KJJGXEua9bewpimsOiIayRIDTkV
ig1gi5JtI1kpIh+JH7k/g4yLPrhFERJYk8NKTZdGb/nLcoeRdc6Wff8HAHzE0k6XYX4AskM5RIne
Lt+WXNb2FI3xfXjk1M96Tk/kX8QKbZQ9CugIILliOkTbGk7jehVo7+pN3UTl2FlWp2BMXy/i6CJr
JZIfB3BhT8HFNEBcQu+wUg6Vjst9M5OB4xMAEZKYc6JmLI2qVEZ7jvMoqiPpeM4M3zpXppCiTLrF
PxPZe8nY5jVgU5U+lZ5acpDWP9D+5eZahECanc1onpvT/gzyrjMxSxLL+JMRUNa528JXryvbC7tl
PcocrxTpjIg9kaGg+QUH15lzKzDXRjL3KzCxRpVPN7rMyTh8EVqqPIWZHQ1Z27Sfs6r/7YbpEloP
nf3fhLnlqnaCeBVNQ8mGel29gOOPGPp+zll2+7RZ1Ye3wJg1pBnH8zzK3q1v7Xu8pHZ72yYLSsFv
aAGM2t9lk/4hWs6AaCowFz1BmIz7nh3ev/WkP0GKouD9WgZ4hI9F2lC2Q4r8QWF7hDmNLl4WP8Zk
Na3fd2b0ssxg4wLa+3YJgyhCI99YId5siZhQ6T9FBFbNM7zyJRct3szBax/30BMTuVc7lvIvjLUa
T3oL+Nv81YBnciwznnkBADBmBxkba2wocIPx0uAOeWzQG779zk+w7yIhukGdiZBYn+QyjoI7OYBQ
JRUnAV/Tddnbz6wdb/RpaS6Fqf1KymojDZZmXhT3jaKAIb/LUdC8GGCbjXWR2i2fwhaj9Hv3/1dF
d+kt81ljhYW8JEv4CCPSPXKqxlzgU0SXeHRdBfqh5iJU64YBSpgxMfvZtNQBMdOml8snpkkmA4bJ
9XRsLu4RzX/DzSNFqmf5iAVxCXmd1Vryi2zhEQXxOhLIJ21ZBlGg9zk7+D0nOfnoOaDeTTYYzAQP
+fLVfpy85t8fupOWvjLGRcBjZqot7OPVyAV52cp2IdaSiecExSNZPr68VrYDWi2HgGo6IJuMp0/a
o7Td87rq5JGhGUZv8fVWfdKu4LyNS/ulmIthSUTu/n5mzhajjMc338ZrhD84JCmqLaqYnq/mhxCP
wpi183F8Ty4tJZcR3hbZMPIPBQNjW3HXoiqnfMkt5pLSwmLITyV5bxOlMllpXQgOvNwrwX8xplyG
iTdEdaGrOB+k8treiDOCVKpJnhRlYov77gTMDVCEHsjb4gX0VAfKQGWORsDRDGNIhEzx58v23ut6
bhvNckdSkQkZS+ly+xhocwJqiEviQ0RzkRX0qtKRnjNvn2PVb36DIBCteTuDqaq5d+MlHEzDn2mv
d/QTw+ecAmfuVgBuCBEWdkf0TpSgCp/3tEAS/jAYeFyS0bldF+WWOs7gsDMOcTitnWu19VmkY5g3
CP/dTjiDQAQTh3400A/CqC1aXf0pAUAfQi87wvP9Gt6nSsFJHGJLE4/WYttB5VDeH4UQfcczgjlz
EG3cimvaxjtlHfOjLjteW/gPmuHcyrNgJXMtQMajZQyOkupqWNx3YHMYSOHa3ZQ+7D+uT0pWX3Gn
yY/nLBKbf+v3huwCuI+bgDnypvHkJZjysaUZH6lmoZBrVM5cr/PGS6t/AZa2pOQQzw+/1FU/uk24
oxxIFAXyJ1p2wAxbUA/GzdOLhZHPlLzCZcch9MUukxpMHPi/d7Lnjzsw+PZ2ffOof6WpFnxHFJ/v
SVL2kCqIQN4iJHPNCSb2bO9AjudkgNp6Y+fT5w+Wn8mIPZrq8SKR2g1tOMvDc7m2y+CjEpydsTna
rrmTJns1q0R/9sW/WgnADh9hBK4Pv0nAwqIaJ/1A/7dg0iQaV0ZdDk+s93PduUPk3HWmSNfLSN+X
70eno7BqASb4DDGkr0DaeePPOGDRRPzLO7dxrd4oixqbGLiUHk+gbzIkgDATRKTrfPszbebg9qCj
Ys80ghX5KQWvz5G6snTPqluj8Sa1RO5eTr8H7YSBYmY7LRCC3KSYTQg3rT63TYS61UA5f7yphPwh
85BGQ0GwHuNWNYNC23YcVB5fDvhlMZ9U1G0W15wF+T5yH5rIDMvsEk1CNHl7I4WFobSf14z7hhzn
gQ92m3iLFIaCI23XK1lfGcOYC10lCHq++R4yTSSBJHngMizuYMxt+xtKjdYgqYVL9E0JDNLIx0mD
S7UNgT9z/YHeoc4o0UwjA1eTBNTI7V1vDHn5rPa4Yy6GGRIAb9UHP9GCHTOpQpbQs00r4MmkqAG1
HPtgRYbBXStQXSeM/OVV+x9yTk6cYDAolwT3B2Ty+Klvqtslk6WRm+IJwsG57nSGv8wrE6k0pCib
2nTVA9LFrHrMV07xkO+vlqWgPk5nU93EvfW5LNFeQxaxDDyUE/hRKo4R4J8TGptYwHerRZwdCbyF
QBNZa7pdrPYWdEXwgsACBx9q7RsPOn6oyRzqTe+AL3HLmMSQx2F3pT/GbhGfBmF2Q+x48qc1dSR2
lVNStAbcrYmWPbYUqUQK1d3A2SLHmBvW7eXOFsTxIiqkO35HDuKcLYxregtO1w9TuqsyC2VuBUVw
Pd7EHq01yj2te7FBjn3dFlcnnBoG9P1yYfruqmFlNACOpcWYC1sGY1dsYXhXW64u2LiW60Xc9f5B
yLHQQRizAWnodWpZXx15Lv5iaXzjtQYA13+k5sns4zHmbamD8RvQRvP7Qs6+fAnKzcouMvZdXfqZ
pPmUmhKRaSKuewG3EuCLX0z7H+0zGAW1k49RhHbRPjNpkYFoPzDRl9lwr4a6O9HiZri9+kmQsKOv
rk1gkIlcsoXmRbew2bs81w1aucyudpZ+G3wAzBteHJWvzdfomugROl3ie3DBmfngPGoMZS0e7wjq
sBWhTd4SeA2ox59ooAGclIQ8YlP28A5jKxjCSJmZ2xme3esLHas27dooOXPeRtN+M+cOH0rY6wGB
vj5jO+c1/rCH1Tf+basIn1hzhCdi9HpFXECq0hT8VsDPkOW2+HbidTZ/a2LqdPiVCcJMAf1F1kZz
BHJbuQk2cMRyC2XYAmZ/Ejks2zLVUfdRlZ9nX5B8uI9WRjpYhUqPS2MSl6hK6NmisP3ollGjsZdm
x9Kt1RqyDkYkXGWaohBCb6OMjIvCtG+XVOHYVHw/WCzDTPudlLesp3wOVGS/0KtdD5O3gsezEa6o
Tfl6Se/3If5O57nJg5YcWEAgLqfr8JgbO9K4wUwWyXqKLfsXIiWpDGGTysrCT3o4sKrBAXDy1ewJ
nA73FIZk7OOPOFLBtMsvJJEnWykDUXLEKJksLkycBnbDI4CoMfyHkJ0tXV/H5tH/mkmQxAJCsNz+
nepFq9zVIedY5V7XMk9B2ko78+YyTpc9YopKovj2xlZ26wY7CPLnxHftodciWkT/fk3bJ9oiyxrQ
DcOAUIjLPhm1R/NJ/or2c2NAsYF6kjIMvPA5lPgmNYOGLaf+bxpx50xovOjeMt/ilijwlWmYYapl
hQSShuF0BPvIa/k1uZp7BNTucCAhYpm3h5uUlLH9GHhqgTUrjNp8mEaxfiWX9qaHQPrMSI6vHxFM
9skWNPAj7R/Kbz/9yE7/bYUehQJKVsUE/A2MUv67oavTpOZkma5kA6gss9KmmmZFltyJH0KUA7CM
57bEyrvKh6paYOOyOwO03EF0OKPZ8J0rYHBFDNfRWqkNvZUrNSXI5tZDuifGua37sP/Mvc5eAxZv
AdPqzIz8edKyQM/DLn62xJfsun23QDjEqZsBJT7jDTLsTtPZHEnHi2NS/V0r9k6Unzkf2N7jTgwl
xvIozi/iF3C0w6j5BteTgTdk0tWlIW24hEkjLnBXyAyUZLCqIhlShOtzUpcXedW2h4cZNbIMyHC8
QAaqex1CU3ihKfBzdvJfV9I/m7K8nZIent7FAanBzS+WRRSRoxr8ND7IAeFwhwqW1k1k8fp2iJYd
Xu3Gw/CKC4sDVR4m90JqY8k/2F3erolQAtToMIfiF5kLJYCP28mrhG/kC3/FWb7kjFT+fEvKkkYo
ZeV+jWdmUzQLzm8/bR02RSzySV6c4r/xeZylzeH+5VGbc9d7mjIephwLETttmDyfMgyt2KJGtU+e
K3c3fhUhn7H1HWSG6HbiXS6l+sqjfkoF5THdWLyxbRQsBUpEVZzCsczRRTbDhTs+dNTvjFW+Y52b
VIGQxcJ39EYM9pOyXsY7HNPQWBUPva6SN1CKSUZXPk/WbLq5v+2YFxrvWRYC1/MYs/VM68su4zHP
rGCwF4cHqLacJ+AOg8gdMSjhZBjdBvos/lXn9u5FHgmkEUM3qlwuczJqwbBXjHu4JQjFghHzsdFK
sch9Haru7w3/O7BnKwmRpZetRH6aDXLMNJ5HPU1LELKvFKTst/WGI7qxf684/5/i9wP28sn0YfAC
Ib3iyoxIE2F9s5TfrSFDdg/g3WTIWVCDMWlBMR2Hf6Bs14Q1cjvJ6zKunMvNyJcdQeirrsvgVKbh
c3NazAT+0cDcJlXibZElZLobUwdiGVFLh6rUa1EVf4teNy6DinmsnOH2KgQ1v48LwFcv79SwUnEl
6yWzGbRJtwCyLQRb3bFcJyQOdOrbGjnQZcf+LAjy96kuLlKyMLqWtdr4O6b0RHM3CeMTGNpG8HWv
beif55UZI1uLrmkBkf1hFkngjI5aB0qKsMetNk1Snx9fygopt2SeRUng7srzjxUgPu+P4rmIjjkT
Wff2qxw3BlOgS2zxydIUXu/sERjTKF9eJ1YGAhyQibeg4uHOMm/qJWkrPMzsRbAP8A/Z30x2p0+m
lpjTy/mkV+vbqyimp+BqyNi7Otn78ObS7q+Kxw99ieUC14LQ6r0nM5bIrCqY8RHoqwfNAXG3fEd/
3iTdp3CiB6qd7yTZzgScABTwlidyu5tKuMskMnRN7oor3rNR4KwQLzngeBPdcOWW1xCz7q0bW49C
0ubB3+8acjpioYjFwu3JUrkn5CBLjWSpFG/cqdJ7akwMRcVpx5KFDglVDuP4Ax7ZXe2frWxX7ewM
WY7TcdoThFyqnrcicESnpC2LwlPy6JNw4v2KpRaHWADfhEWRCcTtBI6IVssOq4uQx+b2xcbcUzQw
1+jqIOOnV5CkKJR2h+TXcuLicr7e/xhMRNy4FY9TD4Sr49SRy8xDn0FWHn7j9Br3Dfi4RYOQaHFB
8S0pvp9qu84mkHINqD+5LFrT+kxKB8cxont31LqXUDaucQUzGfQCGURnyKtBvG6yNTtSsqlPu1WG
Q4mG4BEH13waQKUYz9Eb97j5tvLnnc2550KaYThvaXubC7XF5Xg63/WAqq5rUEtvDN6RmqoeOHCI
oqb3ubFndv0gHfrBrndEoskAMvTImupFqqRjnxhn2ObqfPn7v6njvZXxXYu/Xn7+U4yLCfRQDT2R
rRwZocHztzmYUKtFR+N2Uyu5pVUX2UIOv2jyDdN2cYk+IFct/NtbIsOIGu5DLCV9BYf7uzM2WBE5
DmNmPsNuZc4Mica4AY+ClVbK+3oRCJfo/EnDEYtPv9iOWepPJzPqe2cxXh2FtBrlT3Ey+0TZUAkM
5QYysoUJTuMrD9jLryXgqrMAFv/kVLCUJDsIHnau90UZ8adVLznllDCytbAjcCVJnHKwPs7PdX5O
qN/o5jb6o6svayz2XMCYaf2eetjFDtMj02V7MdNo4RAJHug/Zonz1DB5kijTWfDT7u1LLBMkrp3D
lK2O7nvPdHkpKRAoehNY1cJ0ca3GnGUqiKlePE+jXnN7tj3UOgwB4+R3Qs+opDxrXM7R8nFBj1Vh
60rw8CZ7r8Vd+co1jYESfrS8a3x0nYB+4ztoUg0BnZGQIZ9e1H9E2+MexHv/ydX8hK0LHEzAwpQ3
UVW3kVhhXhERakoDLvhfQNVXBcfghGv5Mm/d8iQ8HlHyqZK89KZoeJ+5+SMZkjhusmR59MPdJQbq
QWMdjaj5cMrx+PsITloWCyCcDOynNq/Bku9Q3ElYtYShENWroxk6D0twW3Nyed9Ly2F/JlLCXFWY
vpO8ET8vgiikI0qkgR/T3PRnmt/4l5q2u9R76XZE8Bk1QOg5fEpKUSkRNzxxkyxm07jZmQS61s+2
zEKYlOk1BudPbM9TAEJ5f0wjOk43pk+fkBtDlG2Dv4mETrQcecXcF7q4RVGNXN/8zmxbqH7YGVEi
0o5dLaELCJQrcgSUmXLOmiHT/TOKu6VrPuZhIg2U1ebgYlb3PU5WE0+WQL7/Lrs5RdOh35nes2iA
9LyCUljtQmA0zW/eJIW1thoBOJ0mSc4y9UKz1iO4H//4KBWhTV5ZFQRv2jHPB3dVCkdBidFJh3+d
yXg5ixOhG+mrdyvQYD7JLZPNAc6oymXHra7hJNZRql3exRLNm8EIxQomU56T2XX2tEoe5krOH+5v
/Vm872z1ydDr1oFyTNqvdj1OXm5NvoWBrVoUxgvjGdgC2a2v1s114zonuybSuX/3ZAttm203GY73
jh+lx4Y1JVOuslMDESpxGQZyKuEml/0Yn9G11+kTxGQKVXPFJojGOmTuKdQhb/dGcmcBgi4A3LMd
6AQvTJRBD97Ykpy9sz2t7gAq2RMmihR8ECXS3mNCxSvt6c3q5H9bKxdhK1F2EQwPbb+/ZQuxCbgA
X/P4pFr5qCwWVqoPjwqw720PjOgHb4pUrl26gVu0WzbxM+xw0dxQsDwOHndn8CRQReFgLFY56iF+
wVH77T0ihEsNJfSES7M1OSK3cRGONXHkWPeGE9l62rbNKHdqHlmCYpEp8MnnPmg7pnhbHepx82la
WuaoF646TZGSGpYvV7LXa4iw2B+2Mor9EHUAzNUQBmty2pg6RsQ3o4PdWNUU0QGoUUyWAwdBFVHY
rADzEneO6bj8Dxqfpl6Y+/zkNOg3tA4rG24FdIOfGOB6e2bIe2nqRLcegqfH7LOCRpo2RfMPzhf3
jF7bpsZWNrP8eQqefjGYpM8dinRkCNVsPZfJA3NwurFa6KoiY5Z+CiEg8n8IMaLvH4NE3/4CDv/6
wk70ARLrqfrHe3tW0J/TtzhqPFUSg1pDrp+YAGnIUsmhLNDjYCmgXwE+zV0fmwKM7J7T4HdDvQh/
GJmiqj9+nVL2ZqbmwKLfyn1Gvo5sbAeYX8IFI4EuTTcE+GoiV+A6GmQE00gm14JT+v82xDoAG8Tn
l2fJdYyVsjMteK5MJH+ltA4L0gz9cCBR9Y/+V0bIQsAWnlbyG6VvwoWEioXIkGMRLqRFaSlSlxqV
hkwweL96L3dj7mPIpiESfbiIZQZAnM4BowExt4SvuRrNCmGkbSAruYaVqVnRRQBXZy6G1+BDlow3
Yqo25W0JK0A9UXGP3Nre7CTLtrmXU6r/B10mf1uvCGI/eZ5JQjJmvHepvAQbeKAQ4HCNjKdsFMYS
Shn3bnJc2OIHf7rWfwHlXRLlCAEb4m6qkLSN9Zne/c8Z3PZ5/XkIpDIZ/euYQVVTPItFDBCZJXzs
HTOkWVyDNqO/nQKydN87+Q4aLpZL53YNNA3nlmHLArkyi3AdSkkcRJFynreCHe33gRxqdsVzsKlB
xtVwfTzR/3ktOqqJ0S8iN/lrq084AomlzsOtkue1/qK+/W1cDign0rq/uvZml04IlyJS+sSzME/2
nZILmnsejdjQxJj6IPCAuko3qTx3dSoQyYDStRzuWKV7V+iHXlfB2bLTxslJJE0XaOwIZE3SIOTT
AyIFxLpPimejVjweoDl8V9XpNtLf2KmDPsLZSPnfjoh8zO+W/DTJ2xPmMBACyTBn9L97tRWQ9bOz
VrNkdLWaDL1Hdld3JU2prUM/AtkTzxetmhAzaLD64WAmTGJM4nWl7zuIAoTmx/ccosycDNkZyieH
FdNW2wpyPO4XeMc2dleH0wgUEm4iTd0Np5SeNhxvzIOjsvbMe+Io/duxdAHegmc5WPzoD3CUtzrX
BHI5h1jy2ZLx/yNKIKF55juoXbYXwiEDAUP5sPbo2rIWexw6QowFHswhRLYBS+/drTrzwVBGlLEN
eiHZWQbMK8hNjFav/jMWbPTDQ1Ho/YX8q3vA5DZSxRmitRXUavAfO8bSaQv8e/qmYY9NoMOKdww2
GBv8dIQEBCaglXxYCG3araxw4XuaAYZP9R3SvtFEUcGaDp31DLexSVRCxeRue+uIC1hnkkH2RMbw
ruAMGwOTO/NY3qJUvD64xgVzLaCl9n26bMU/2ipH2m8cimnQKVDwiDCxPiVaViwId1bMutGR38Ar
PAxaJKF6+s0LqEHgm6kQ8YZWAh+mMw4KVTdSaUbBTj3YMFVWiboYXdFn9O4Fb0yt8wMtKg5MDNFE
sJHTRQ8yTMmndI5opLlF8WVWesu2IcBqM3/a1l32gQ3JeJaptdaIaHOzovi6daqlqGGplY2HohcX
3AfUC8qQ4Ac8/82oIA5GwD0jKLLGPU7iOH5eTkYPbkaJvYH/KpnHXf6wGzrbsf8FX6Xj1XTn8NBh
lPmmCwPDmHOTaHi62hrBzdTWxPP58n6SCE4OwrFHQ8n4TiAdhg6LAI8ykhooyvfZ0k7mqGFfLJOr
0uxl2rjYLgwo95mBoEGDI3JVhqbm4hvcPvc6vdp5Li81vzolUqqUM0qpfLUgTbPm58ta1oLcB+EP
sLBGCPgqcvjsh8y8L0C4AFtkM5qmk4sRaGt7Qi25mJHeqHMGgD2JrVny+72XAdSGfmvacs+JEXyR
a3rRELze+2J2u7DdOPLbU94TeCcEHkZCJyOm6KTQsHdEaP4Zqc+9BVjkCSJ9KOKOY1tGhmmXYCsO
J+CrrSQMaGLwiq4ENeh4hfFyKMbRZfJ+QPvuKM1Biu9Bw+dbelNOjxk4eOK01LwcI916/ZcdcPo0
lVdm1ktDYNxAGwmrE4pZNdj1sLgLM4GObLyjUiHq7fkaCLegvdLJ+zH57l+Af7o3awws5Jus3aZr
HUSfeJEYJpccc9CCyhsnZwSnc2+iWPhHZQ9XXvDXpR+rYw2SzPXeMy1W7FeNupdSlClonQTvETbB
CVfuKID2Np1D3BuaXhVU3h8lOOczRnnglKBi9ciXTVUVa01QQ4mvJjuBDYhPULjTXmWM7Fk1MmZi
qQXfiAKgZoOdjjRjpjNe6txKhaTYhV3WZynCrw2lK9eE+GW5UGTamdhjZcIbA8QXUAUQjKUp51kL
frXD1EkzQ3iOvdlmAl7nOENzdqiFVnCYxDwxx/05iGo1SbreLWYf6tYAZOcVwkt9mQvy3eux2K6B
Jk0INgTrAS1skES1DqXEZb+tWhbbYlJDLGQDw5GOlyclhrx8GrOANTopxWBAAjQbW0CUPA8jlMDT
Z9fpSzWmOrLOstIgo0ymnsS8DyNdw84MDVFKfWlk2zd1NFrKLQttJss1N6vd5HwUx6IkCTTu0DeE
1IR4l6lhzOndAN2G8yutX1KnXNYGZO470nOBcoxWQ8nu7dbdUbU2Eowd5PrBaQp2W6fCqtLBEkA2
jyqDWoWAwZNZ8dx4NWv5S/1UiMiPLp8OQkdG6GLXMb/hdX4VBa9d57p0DPcp574ihAUmcaq9Zxp8
VPv6oq2KH/wyPwk86eOCWVHEr/V2NWOGW6wvqZ6l8nrq/1OjaRoVtL1hrq/zF4lf6MrydF7W7bB4
AHdmetM2dERbgRdkBSvzVYhVSHLUJTt/enK4Vz2BcZ+kN1D3ZuqQaN9n3xozFD43nlDi0K+gX+O1
y9VBZhdHJEgVOqWKYLgLnn9ZQMloe6qvBhhaljgGRZYhmRw9H+baBGBiC/nhp5cWAYHLZf/O4DbN
eMsRSNBYKISYghjM0Vc3I69sdWjlELS7LxrdPRWYD+2GEnkKFrtAftoGDEoDTpPTbxafjjCESfoV
tSFEhLYxkedD8rbF9B5F9ooLfFpUYKOYPPnhbkHjbvEtHMCzpjM59BxeA1kJqHNqpsiyUamqfx6Q
iASKYWu+0sV6eZCly9X1EZEHROOTo9Tu9q3xHd4OCSHnF+v282zz7DLkb3oCyEQRppMEbj3+EnoM
gz2ldv+xLsE/iCinbGngfrZXBM09srOaMYS9+qKSBvdWsQdlqgLwb3bR4CvVsGuwiDJhpkZe9eOJ
hNZG6UyQwmFhMtEke0XzAzERg+rp+7cGop8GTrD2kzMAwdZR7O7YIHFcmzVI1LWEIkIfCV8dk+In
8RNfZzTbVu0/br961ig9f9oc3jCD9kzO/4AOgdm1zSa0R+gMSfLpAXMiJ37rnQI95bjjN2BnQAYz
8bh9xz/k7bP50FW+Cq5UJBvgWFe/FRJ4WKbDDzIeSz2f37U9Voo/aHglpysIUeYT+DCnWqhjW22L
8qLNz12QQJmbNN9GUz2iFBNzOVj706uMCnZI53sKm7X3rkcSlPi/8EHWHaqVoAUJO0XQzhgBuIH5
hd8d/cW0P2ct1ltYzEIVeppJB2CZMLQ7iK6CCJCCVayBl9nXcupGTDD4TRsbnmLfrqDGh0HCdcqd
oet+du6U69ugPEJUplk0EgL/6FFhzM94Z5LfvBKXhpcgw29SlEtggDgaPPKSQdau9bAE/NwMUIbM
gicH/E/eHZTWunkmqYTvvADvGCb7uVHn0VpzZH3EgOfRZuELt1eijshbQBQ1QQwJm/Iz1hjlKr3q
+d6OA20G7Nr8EIynTo5QtQmdIVVhI02BTihUnmGs8NU1SRrEZvmXNU2tpIBpghoBg1azR67lC+hR
zUmMUgC8S8tpGLgIxVtOGKlZ4g0FI2s0OLC47129AVhepGNTpvfsaiLupkmzn1sL7fKkfsJTYZXM
cDffgzMhwFB58j8LNbLEBEHXEtjNjEaDJ4lVpHGEdfT4j0YmCN+FFhtpNSoxcYovYuKAY5fpqFIH
0gaVkdX3qwZB6gYGgoh5p3kAGdWCbAIV0eQPEM2S9g/DCJxp5GJ3TRLW6zC3+pQl99VrBzjKI1JG
c+LYIT5OWkzB28bRUu5p2Ho7eA9M7U9+SGx0FK2EcSu2MV9VlZGzkmrDS+OrMXKWm5S/2SAGX+N7
ckbAU17l/W2/0KqZ4Ro32eTyduQOGQ0kTeBQ8qwDg0vDhrP9o24sfjwjttjbmdjkcW9eJEPPjYPW
wWejY4491zgeuq28UZbCcpjpo0zJjNi7OdK/PyjQwH7mbadL7keYyjW0C+0FtEnmTD2BwWrOJDWm
uvTNXj2Xp3BNr0/XPEglhBgzyX2Rs11OuWS+YU/tN8rjqzEQaXvtrlNZaYRw7xv1alESp3DCNkOq
/a2jl8xyLizaJWbvey9dcgBJf1LfcMEVPls7Ej4b7kILlnMD53c6OWwALwjCXuBBZ6bJd601di2r
ya9AlNRBPmP6FmIUZMDW5xvrceWYZHx7/MMroUUt7TpnyfSsUi1zVE20ADc8LOeNZmG2QE2Efo6N
OE2TDuDPVIsuyNkATNWEQA0ogYUBFHJtp0T5cGWqcuHFolEldGey2u1/IHrvyCCtQJEGHtSW07R8
9O0mU0zCRD6q/z0qHjF3UnJWM1ToVNJy0GjKWq160DEm1LuQa2RqN2Do3etuySTPtNE9Aa9bJT7V
mrbbP57F1kuWC6ghPpXWVEhfbv6VlH0APIkWlsjElNvmZypTywlzxHg6RXV0A+JDpp2hsM4eAvx/
MOkuM3BGJ4lpZ0Q1awAmg7VJMHcgzt4h5wCWkSS2eiuCpve0JX8D2Uw8AK7FNbPpf3Ch1pVdPxBK
eFhqzBqcnQmfV+tnKbxhOpQbfP7f8G4kb2ajSnNPcg5uOe1ILvMK0FSDunuxOCEH5hUvHiRpP/w9
MUJNbiEKZPKcGx69WlejvOPKoNCFUbndvULWabs8UlFOMfnBa2HWKQ91nHsm1dm3fFfaIzt2JafR
OQH/2pDjNQLYhRg2MbvRjuSdWDdX9Mc3UJ1pwUKoIPtOPmAXkGA/YQhPVdRai6iWpghyR2pzwkrD
dr6+06HSRUdxlwKlp3rCumTHO3CtlnnVQYy2dFGdEnzOgedy+vCkIPJH4BDh0Px73+9SoNC+jqDa
/B1Tll+OLGtsuth0503NtjlAygILzCGdESOx3nxtdpK85Lvp5hz+d1fJ2/Yl5NUhbAKORR3hlrii
SdBCClYlsM/cLz22/EmxcHlpsq8BXn61UYuTPdsFCYnRMI2nkj31vx47tCC0AeTE+QwsiP4HwOUU
w+zHrFmzS/aukjwKrmDsHrdSpnGA9bJIp7D40OD4KU0dVjJJh4tvDviITetcxYHzRM/I4ckQnQ4M
+hZa7ZX3FXHPC8wRAtWfXjAIghuzfO7/COTwJstQbeZv0UabKZ3unrHrbFAZ6rOB8KeqOCZbonTF
T6C65WPSnmW0xNrV0PnxOC1bTevxAVM8zfQ0EiMna/fhq/ejQ5ESTmLdwv4G2VCfF4mKo6kQtWar
umqYWRZciE4HXOwQd7ejhRm4ectrel4lMtQTPo2FJZf20CkgaMsroQaIvloj1oAGO/GeA1WLlu8k
4L6PiRNTz4X9czC3QSB/BKi39c1rQ1Pf3LhLajdB9HJB5gazFIoungIS5Pqc6tv2wxJctbdfdLil
zS/TSHMPROJV0m6nOHR+QdCETAZVNNhg6AvXkf5QmzztsOWQkL0Dy5Mk78dAKFEgDUc+vE4xfp2c
PhI5ZR62xdvhRzcwVkc8W/srPQaO9Cj9N0QmDUs4AJxltpGcT7VvqrDDqSfrJpho26tket5Tu7xA
94OuWANwOWFJGjYVKBzsjiswlRAVVdGIlrNKs7CyiCCrt9VEWlNBEoQTw3Ffdxx8nJclzixJ4l9o
21oWWgFQP5P4K5jnq3ukYtprNXKYXrclqj/Hoe/kNm/8z1oepiFx+423J1jEMNt7i00eS4lKRsWA
fFJYKUjMcM387bhjLdu63CDiLOh9LGyuwMEivDbxez4La6+sXpQNAgr4mYNnsrnmvJ+17fa8T429
PfQYLWLGy83iV4eIjlAhFlI3q5JLPCzvVbutV5gsUgVC87ah7NpDkDTnWFEDE900hF6tG6S2NSnI
jWhmtNqM4l5jjcwh4Cc8do1/HcVHUDr7nvn1itQO2+nOJUmC8pcahqQ5gWtbHaHmuB1lbiL6ekJq
tGmD7WcGJBBbAM8Fe623aPYK1PnINvghO9tXBoJddCcueuNdzV2UpAZxKrt+IqXt0yUQpJQ2V4Gz
mEwlhn5nSuBj1ljqbgcFbWe0n5LqP7osdDhx3rchfAwXYPmClke1Crck3HQlzi10xN30cZjqYDlr
mCsfZF7t83Yp/UiYjSA4uOC9QlQaG80xSfSWgd0P1SKe1WyDp0DTd+qqSq9+bUcpRW013gj+bZV7
YBjxVt/jDxWXvVqQpzqngRFN7ElAYKNAgwb/w5gidxj2clm4Kz80gNI6zcVVuu+TLJBGbkmAIzxX
7+csxWlVTB32OW3Hdap2VBnIEX3emLVYby76+FsP7t87+2y6R2iDnGxtn4gx0o8s83amOdGnuTgm
W87ToAmv3OkR1px5CC4GcZhRI29OLGHUG05Rae+euLralEDykmu9w0FTERLlWDJZ9Z6nG2AtW1/0
bMBxnmdTqyrKbMAYnVxU2uTEE745V2WmMipqT8sdYyHmAx76HslKXNkqPrQ4KnN/xHUVGC/2q7Ku
+W+c7bZGbVY9o9KSB2Y/yWLcKvEM2J7AYkfE4Y1KjCBfCVttpjY94CRjk9GjdNSOyozm7gdQr768
dMCyg+WCUwzyXGMSEXGZle6w5lrghS5JNWFWiDJN/+FKHY9AxiNZnB7Q2ad3IyS868E3YllBSftJ
sbRupCd7WNMsq8gQ+IiLDoTrasZvRvkWvYNBHzLUqSguEsSvIw4Qnf7sq6tgheomQ++PT1aiVLXy
KoxrvO4ooEJzBbeuwx74yvZFvAa08q0bZnS5liHLlIad5mrzhp03c8+MiuGqrQ0ImnfwEC+QXEfn
7+5pMBfIkx+tGoSLNPc1x1ZMoX3MbbdT8F2T+i0yLb3LeCXr2+307s83HApfN/fmqvF5MNSTByqL
gBTMJODhLDd4Vn8h4WcXC7pchhg9ZbCMBR/HgmbHq1VR+QYEhTdXOu7jHOy+0dfwcXTYlkPPUDut
WpmJtoDes+Ee7Fwr0yQGoiVQvJfcETDKyJKQQBn0f5mNCp6eG4qPaO7I0XtiHrMiyUgW/lwSWl/g
HnE0mZMviXv3bdD4IDquZy0fJ2knO0mVonSBMZzmINfvLWR15vikmlpz0ZwCanurO9KA2rm3kUSw
2/GOWJK9VW41KoLct36aHowGBOpxQ3IMeySagQV7wvzGmjtJy4GWC0VZZS8NhtpJ49dWX3mDoTXz
OR8HxkjUu2zuFgqEZ1PsYCRGONChzndOn+IISUoKaekEmeQu2qWpxdAiiORuMjtiGw1rRgqxgDXr
yTbRANHcTjuAt8g7RuGxgtsxp5yN3n+OyG3vcTPfCtSFhKjBv/qjLv0oXGucvVRVb1ljr9+/7xYp
qYzqcJZOBKV3P8qSY/R1ECWy33DnPQRYHnEll7xcoAyL47EL04ZttJa0aqf3xUsaAuk/yEOb2yeq
KdfBhjUMiiN9OL8mRVq4EuOLpRRg3o+UgDcFrVGR2DbLdXjsnNxheODLfgDPBDYZpBrUzC2A+UA9
P0wcr73FPQS6jMc3RkGo5JNbO7wnDeTif+OHrfNm2eyLoFiC5jVTyrR3bfujPwJQzOUlrtvOxKaS
OuRDAC5iPYTEGwbefwgACRjQ4er4liY7Cj/MH6KNrgThYvMzA0ukDeSKKQpq1vyRy61g3TarKl0N
kgrK0QZATqwXiGb4d7hP++f1mgMLU3PQJx6g60i6pDVMKUYWnqW2OTZ85kc9iU4GZ3f72S0ksMqH
CQCDtT0J4XqtWt3WQw3pw+ncJ0Ma8gQGtMcFtTT2QrG4dWrQ1fOfp6jN/upeSbmjJ786wTAeUlS8
OqX2z7L5/stdc98/cZeaGNMmZSBmEwoQxGbkYSE+WZjNYlYc1oFbBVvyFqVinosrxC+qD6exZgSE
KAHEmpPJ//PDYrJ5uk0OxiaB+jPWaapzGWzgVKZ6JgU4fnNNBkqVa8vRFsuYWUv5oSgWyDoA4JsY
1OrtrRPFCmJyTpbnz0A0g8nKVgooe5X7xiItdJXBmWKF1KL6EpRfoGqMTqt9zNd0aW1V6PjsJIXr
JMm/QBOvh+gQ4q/rDsnVyzkuzNrOP4Oox7Ifj9guJVx1Lpy15URPi0b5UmqiIbJDnOahghOntLsG
4FfxT5ZTKdP1NeZ4YRVF75V9N3JfXOL5TikA2rGgNwS5y6KKF1/fNoepA4u3tUCj9k53s9nlWSkw
peCgmD8V1vDRM4vnzQnMmy2MR7STwOrEbv0HCZUkPq5JLL8SuKPhS9FHCdDkhK0wwatxjP+lIsW+
T8itflvK6/FXrsE2igD7ciMKuj8+FbgQqWYo0Lg33vysQtv0Ffus6hwB9dQKl1CS8G8RlmspqFEh
NAH6oV+7gpgHQLV8X6WqblibO09h4zlgsw63eD+VFMS4YnL/PfeCuvSEI0uqfceINLsULTYGlvmA
gUXUD72cyF1IELmg7V4X6Q0m/YV3OIWQneMoDPNEEiS7hEUMzPGdTiFdmvH30LgvKVOQXRCNYNVB
pvRQ/PXaePCeueOiFRXjDLDNrZS7YZWYUPo/38oO/Dnw8ihTNzisY+w7VQuELuts9GAgVI19JIaa
WfPhJsJnDnfo9VLbpT6wjA7bSr29U/TJaVfMFyvlsySkWX4Emhreeot6x19BFlNyZNtiG4/utdqC
3Y6lRcA3iKzQzL/tDyGEAV/AQBuFKuyFvfF1wdhl1UZLvFxeXGn/IXZDfVV5908lumQKAJERdQql
BwBfPUR14sV24ZsqF1TCLGyXKvR8Ur4zvO8C7OBWLOTeURFnRl3NCGfcfNcykBZVT9oLAov9iYL2
BMtoroDj6Xovs037Ek1xVdD3GShw9shg75lJ3dF41uajqY3VLmiYQAsTDX2+NUP+3BiCmCkvZJEV
yPEeQBOoIK9H9mA5a6UTBPqHWqohLhmMKKRsRLKEigNEWrx0ASc8nzFncJFMHdvU2Fctmh3WtFDD
jNsnozmZEhHwmyhX6z6OdYZ9dRlMtb3Tyf0wCgiwTQQmzP6x/aMFpVR/ThLmepKgU49h01G0YVy0
jMpz4uS9MV/MbtQ3GFrvGi+b+oNOc0veY77hpcFQ3Y598ztP0nR2WW8qhQt9goFfJKbcB59NygIQ
OIM73I7g1LxcqwqrX87Pyt2HEZzfW0d+7cTf4cS8hDzpAPi1Ld7PBQZ/DkPi+avnAl3sSfZFz9SZ
j5SjSUot6j9oC9RjSP1a3ESqAMy5ICA2xv/dNX47lsQPck4XEa67bJY3Qomdl8tCRP8aJjzy+7vH
9PPiLVjwFOqrzI0dGPiYSJ1xMZYtDguc/hBK7mbsZGTrWh2hBrtRLloQzW8WqM9nKvlUp43F242T
8sCoNUSP3B/1p0eMitCHys91a936Z46myUEHh1ZGvSgzXI8q+y6Nyo4zjQd3ZilLA1Cjw6nW6NB4
pIJ+jkZ61iygpBJoAWBZZGvyjylP3z07tHkPNV0KS8fyal/EAOgkeVYMZ77Xno2M0pJIAdT61i36
2P3zTlDKOm0R6L4Ckbr6HlZlbvJviEWmT6sA1/Zde932JG2dMYSh7nxvjxHoRCTIA76hnsGw8Npg
cGJ+DrZbx/+3KLRBUutRgiRWANudf53vRdcwkF23N/bhNhTePSk0QP67ybluJSfzmNMQG/UIdwCQ
6u+tvasu2zNQxnEJKe9r9o8G2hAgd3KVKcJJcM7zhCLWRHwJ4CKZWC0NAGFxLhO0c0a9RLLFFOBc
oSCPq0yts+fyyGtaZvhnTNfC3N9UV/FDCSTzQ53+ox0awjPzYGSu/25aRF/hnvZEp1tlGkzqPTDs
GtsRFxzbWgoJfyy/NywWDHd7JwM3qtIvZFUUFww9uBdlsTZiR5FWsPtZ0avJ+j6SI9ejeeRnaS3U
VQGK0/2dQw3GILHM45sMakKlccrAuVtGj0wIr0wS8jQVTLvCZrgSVQa0fCHqC4ZD1I2vg/352+2a
oPyYkEOB4vjs14q/TaiuIObs5QBRA0bQb8kzUsdzwz0GnLzLHPgKaznLkcEyhzcSc0uJE4Ggh97j
ghXLmAuQJLdqmlx2HQ8YYCP/n3RhACgkl0PRnPk3qrR27lo6bBuZkeWvD/sqiz+TRwFhMSMrnm4k
1EY4IsFS5AsRmMcTlaTtwYArwPH8kSDThYQ3P1eTlDbpSgL11dDOla/rqYDvpDjpACOsJY7oLPb5
+rwp0+1p6Wx/TUvha7jEmDKEje7fmKu4+PAXylNoGZHcQBLx3AZz0HUmIEw6ECcctQ3r0+iDih3O
QoSmvCAGrEZhDwaWd3Gb4QZQGemqE58I6N/HlnurbxpNUsdyVtjJPHc8JSHFhtg+xjgAs9z0KjYx
drSuMjJdRZjG/JzKVD4qYAAyVzM9itOokjE8Q1PB84Dyi4hIixvcEPK7W2Gc1y/stPL1nBvbp0Lo
Iv9BXjh1geEJWthUJE39WQLxNslLJju6/YqoSleC1lIPWc/J6UOl3HDacxXSzl8JTYfGxDG29snQ
sbQVXVBdFhwkDz3GQG9OlIf0EX24EhNEsfglXmhPO4ly2dgyNHhtK8fr9q62rrODUfAMbJ6ArAFC
gpoNZQbk/zqDmJM//7hPHgAMHtlOYTFpAzhy3HjYQQKfXRWbGTwnUNTHidA8SNWBenmjEk2l/dNH
mKEJTWZvGE186dG+goTVwuw/lhtQGcdj9JRZZXlu2CnLAyM6XKvhbXsIaoqlGVca7xK2czrANEfQ
0eB9Q/648xnUvotwL4xn8ldJGgINBp9+etK0trtOukr7YupcbCWwwiojGMeVOcIg9kDTUYnGPP4t
e1uDEjcAXgN3hG5CX+8NdVSnKg35yE4nQpuebbsiOA5o7UFu3v/Q93aDLPUgoXpZP/iVGuNzOViv
2Cop1DUVp7PLMWk2QZYJnU4j7DloAoIGJGiyC9A2W0IqugUEYG+KuVvzqVX79pi43Dx+d1rZFF49
qFU86gKvRkQaR7AS+QQdUdjnSWUCHYB5iiP9UPgeB6Z95NP0QBMc6zW0m6VI/u/W634sqqZxBl7r
OKhyWGWMZZz8pToZE16xg9m5F1cCuN/rDe9o4s8TRXD5Z/viutEA2UMn1liZFsuZrUoRiSqDKl8L
Vmpmj6BkBgz1f/QEqX33Z/nq8S7XDU0X25Y7a46FAVxzzbymL1DvLgwJ0FRm8fNKoJZtr7uqBol0
ZTYIov1tN6wniTvIhdxN2fXAHxlts34KBHRo+rd4VNoMTQqfQSRUw0qj8CG2ePrredd5h032J1xQ
71qUme0Nt9eE8EjnYOMtu1LP9l3P8zc2tk4Dj5FoaBBrEIWcMkDW8nlhW4CopXdOQvqYcp+6RCvF
OGZMXXEG0MbnVQ73RX9F/KEr96kICGcGiBiEjERPT6sWD2gVHUqV40qAAXrzZHs9swYRgMLebdaC
Xbvs/QXTjz3URYInJMHxGY/+fmjEc+raybcOaCMSjya8f5x201QeiLiFxm81DcKKo4Qka7Mj0k6j
1MV2yz80I+XJtXTqDQqB2y/wljkcmAnKAwlgz9mCt6eGQSg4gwLqYEajzxDPi8IsQammtgjPaTKs
xPwP8XgTyAx0PsJLfvHJV3P7vRg6OmpipKCbvMzhhKDwTl1wotPx9HTwSCSIERxTyd57msRA0Fe9
wTAwvbyP/nhgT7X6NMJnfqb9Cc5t7Hy3mVQW9zkhpfb4MbkRdTc3LTCKrUUyGRsyzbwrdj1modwQ
N8C/jluSiSwiH3KxiRNRLXS7lD8QbxF/Ei0emMNpK2OnyqiaJmNlZNb7CIKLbQK1jvS0HYG0cetn
H68bABsW0my4P7pSlFQbtHSSQKqbqQ/hS8duqCJy/4uksKZHA62OTbXpShH6jpqfx03dhAShmQvi
Rka+3O5xwalI1+M6xWom1Mi4u72M3G88evMjzlvcsUW353QRLRnLawcTE8x56WTU0kY56qS4Towk
P8GtkidDO6gkmnqwQULmkvZX2DYmN/L2Gz1jeLQ8O5Qni1aD6EwAgQ/GuzOuyJY0src15bMArAha
0/LutbhTcx6EJM/3yeSwMX3oVh4qrWhnqZF59SsV96MRO0wFiAM9+myEaaLyTuua+vOFAd212MOx
BtaZVK5vQM7JzHjPlibqMH2jqAk95GR9AjVPYbY0b2+61FZbYJCRe30KYnqIhi15aGZvjOqyqdjY
k57mPDM9yNoy6F9Jqwm0icJJUn4La3/wSyKhGtCG6R8ta9GkrX11mnLBBDmbl+XDtukFTjFTwxZG
QGuPBvGuv14f7UOHld7ElhqqJjUuyx4rZQXEGtKLP/rkRPKeEogJ2zZAyJZUPC8pts5W/QOOfr/d
eyJxpVq8ASXlzE/9jVQYJ/VFcMuiV4JOgINnJ6t0sqftQOOMys9QvFSWwWzsPOT36P7UGfK8fq0E
EeZBho0CADZmTMFjX+9f8+Czg2aAiTFIhFb13756hhyw5K+J0OyiN4U6B5Zw/3WPwjMYSuBzEtKd
eNxROInOwL1lL0WzQMyjTLUfizHHcMPznc/9g+O1b8b5tnZT0/rLx+yOpC1/G7icQdF0P6Me7Una
QtRholVOkPXnOEZd2fHG2CzOZmMZa9QiGtKuyjGlgWB6xHqHAEGt35mb3y+TS3yC2x5DMmVsIgMr
qLrl7kj0AplRhJ5CaJaExnLlbBbCwcm3t6nwhr3h3GGpl7/7sohxGCr1hd50oCWxR5t1isEX60vE
YSOVB6oBvnNin8wqD6HkNy9CnQXmMFWWGuAdTXXSHtLNIGza9r8/Zk/1HHMYtY2zoil5Z/y9jbzj
wmwRPjfPKzK7HLIzOY4jgK4bNe7z5NA/yRic4ehwVj08tsEk5UoOjD3HjRqB81qtTxcZHsiO2frU
jK+4Ex2MZvDVBCAa+NaiA84NY9hE+SEpLUZvKS61Wy9TqRgiwIeHxoTei7zRJK02VsTH54ISrS+8
JE5ajJRp5g2IM1IjIusewpf+FBnhrE99KJTDGMInA7B/ocukfhmvxvAwMHNX8VGASALD9k0eZ0oY
Q2csUcgjNNjH3Sehmb+llgZbxTkVU5mUJmuRoLpttcp4oyPDLl6qfSKxHgdJHbS9oGBdgYHg8VS1
L0LnYDwGAfcgsADm106+cVBhv1G5msE45FpoTWbzn9XPp5e6yt58TgvtpW4xbG4HdlqjOkVnH0NZ
1B1It+e5AJstn/0Tw1NsRRgG0Qa0BxyCxvL3Dsgp2bt/CW1FgB5toflZuUPvSgHDuRzfiYLphDEl
JSgQrdUWXsrNBftl+k0XIwOIrGNoxDydiGXsubrLEhlhGr/eyq9eGng4rrFZXR+BatDe1KcwJbPO
eRniGW6HEQ0JJsAFIZoqmZDEjg7l0fb7OrZMa7+q4+iKPSfxk8lo1DDsdj8udpbg3RTQL22Zs6er
IzsS5dYLFCnEgyJq6ktN77Sw5X14Nvo7zu6O2rp0YOOZ56ikPLa+8s6th/54dOYzZHEvS5e6SmnA
u64Vfd/570NC2JZv71bx3u2+Lcyv7S1MExuh3UPBn+zmInA1KxMesyaD0m/u9TaX1q5XgW/M9Nf1
gSMDbi+F3r5l352KrPyHwq0oluVAtwCp7rcfbN/vdMccnqMYKSuXhct+WuATZEAVCwoDnz2mQ33o
uC5lTI0y9YRfCq2FSHwCC/V1li95bsToCK0JEydTVlBUZxDCCJfYaFjf2zH+bjyaBD4FjcLuxUR9
MflydqdP2OhKk0s73VPLBtPG+sUB63Dmj/0gV2h/Hq6RjlKGVTMiB9msXCukaMC7H8TiyLtKCB6w
zDEU7WsGG49aFHM5ELxRcFKwoSqwtHDByJSi9BEE1ooU8AMO9HOjIzklLXJuBRPBfowejWHeZBSm
ReW/hzJdnVO66vxvQdjLH0qex0j37qwAph7lNf2+F4iO8gAx0oLJnReY3ca8Ap/aE8YhUuWjKVu8
8tE4916mtFVgoaG//y0ggk/WCJqgL8sFp+RRGUBJmesWOmcPUPitGz5mSzSdfXBWwdvZcV7u3J5u
JKUXT65hOqUFi4PaC6YnA5fG4r+5Crt4D3KDFQr1vFNFN9e40jFzomuQEROOzsbEdOQv8j6gUwhL
ZRl7PPcF25EMh0cQBJp7/M2P+dy2RL2L5fll7ep0j7V2LU27U9TWMa29U1Gl1paK75JIhsyu37eh
lBCc8MOznDwfVRhg/Neh0Fh+cBH20lzTjCjIyB7TzT252z3IVp46SecRtD0lulu6uHAHfjcRr5qM
IzPqXLsbf6D5GUK7CYjVDSpQ7VsVer23ENeqbsTodCLpIbojwnXRSPLdW3uHeiJuh+YjK/Om4srA
dqy4fQi3B1xY2j59giphujwFZGUurGSwOPyWsxeTxUTIAYW+lTtQ+iFa0X3S1d1EoaxuYsS6rw+i
oa+SQ/T1GQRB5lR3jodcq1pXK0V/9FAt2PpFA2ZCNO1nW8Cm8mrYCsC9PYqviHK/kx+xi3PvBrcm
Nrcwq44X8xVrUZi6RLHhVPBWk7VIxay2TBj508vzbNm9rYtzd/+wysd7cz+b04a2/oOKXZw8Gb/5
F/PVS1RODWC3/7v8M9bw/FnpeofsuSQeO0B6Or3r9I3KcqorYFqj0Y6cOfBCJpQIJ7DaCHfDlPGW
YLcs0PaKQDYu/WmGWDHLAewV24iXZhqdT4LMeViK+74YhNSnu3dw7ToXppq2kqjyEXdBjn6XsAYB
T/DHe5vPXizMp8x72K9/r3AIlCT9/wnOpsofodeLLCkB34XpQ4UCg63sZyA4oajhB0qb6kyUfIiY
mn6Luhg2S2fHjak5Z7W7qbF0ZYcxL6O2iUgtol0dswSgLgShvm+hNJefp2mmcg/YzCagq/rcdQ41
LIqalmHACuiaMr2amLHdoXobAsuqfgI30QRnlrbXWrhyraxVO+hOTaDI2u9W3NgVe50qEaRizZ9+
RFrfvi0vLzwJZfLyfJUOVKZZxPxvPGH5D7TrOKPXwyR3ED/QSahssUsoTfImAMAaziofNi3ngLxH
GV+Qcpm1d1njYNIX3MyAwbIBsK7qtc98W5WustvhI17h1AU553JPt7MSdU1iVjEyropvSSn8Xk/x
+JoMlXxc8V187IW9YH9VH8peGpVo7vH/ZKM7TBgQSL9Qe0fWVtieC8ZqCMmMW4kjmOqkD97WVGpC
fs79bmSJSFKTd1tHLkc+/qAn4nuc3WvExu8VX1KYhFcEx1Y0o3ROzhtbpJpu7xI5mk88RK/XZd/x
DfP1ARCGQjhBBt1TJ2UuLmmRtu0dn/3zORH/8oIa3kscxvXuRbBPi4xcSY49YItUg+G7Lv1i3art
flSGqdUyo4Z7z6JNYKmweAH2DhtPmDMObgTAd8kqZLy+GjHKKDSdfuXxn9hhk3kNzsLjFfQfGlJI
B68U+bEFA63bL3UGHKzs65Q3BwmIU4kCaoP9OzSpuQhH7ri6dcc3ZaS3gFtxxb5zRfwDQaMrtOpi
bluUwnp+5nKcYPD8OqoOs31/vrMnXI6mJfPMrWk27GNvzj6z0qSM2+wNRWy3rj5eqnlw3/ktvv9O
lmQCIkQG/r+qwaV9V00mlWgNTmbpdBFpiIi136l95/G+ClcHiKT2iILCNzJrkgmr8EQmUhPVML00
tGPg7PWxxBJyDWlw7zHi5eTXc8C1Z3l3UMgbwg/dNAhvlna9n0YRzKm1/mM3sle/3GS+y1ZLF2ip
gcr720V89MnzP5l381F1t6APYE7OAjioRb5ds1lVhEItyrpWtTRg07aYhpC0Sxs/3/o9ycBQVojj
MK2U4Gf4LYY0gex/0xaYDMFBq2Jwe9MdpL4u8ij3LqnCxgugnp1u26t+9KWKoeGLCYn/7yldiH+D
Z54Mo+E44wQwQIKgYvySh+TmPerSSOBkzoVtOduFOOqsT1wznI3afXfZgcDXx7xOfqCX0iK/WH0W
kk7175iyZjzcylsO+BLOHwuaGiBM/Z9raA0Upqvx3JgRF5I=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model is
  port (
    din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC;
    dram0_rd_en : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model is
  signal U_RD_EN_DELAY_n_0 : STD_LOGIC;
  signal U_VALID_DELAY_n_0 : STD_LOGIC;
  signal rd_data_s : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
U_BRAM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read_0
     port map (
      dram_wr_addr(14 downto 0) => dram_wr_addr(14 downto 0),
      dram_wr_en => dram_wr_en,
      fclk1 => fclk1,
      rd_addr(14 downto 0) => rd_addr(14 downto 0),
      rdata(31 downto 0) => rd_data_s(31 downto 0),
      wdata(31 downto 0) => wdata(31 downto 0)
    );
U_RD_DELAY: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay
     port map (
      \U_CYCLES_GT_0.regs_reg[8][31]_0\ => U_VALID_DELAY_n_0,
      din(31 downto 0) => din(31 downto 0),
      fclk1 => fclk1,
      flush_s => flush_s,
      rdata(31 downto 0) => rd_data_s(31 downto 0)
    );
U_RD_EN_DELAY: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0_1\
     port map (
      \U_CYCLES_GT_0.regs_reg_c_0\ => U_RD_EN_DELAY_n_0,
      fclk1 => fclk1,
      flush_s => flush_s
    );
U_VALID_DELAY: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized1\
     port map (
      \U_CYCLES_GT_0.regs_reg_c_5_0\ => U_VALID_DELAY_n_0,
      \U_CYCLES_GT_0.regs_reg_c_7\ => U_RD_EN_DELAY_n_0,
      dram0_rd_en => dram0_rd_en,
      fclk1 => fclk1,
      flush_s => flush_s,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\ is
  port (
    dram_rd_valid : out STD_LOGIC;
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_en : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    flush_s : in STD_LOGIC;
    dram_wr_en : in STD_LOGIC;
    dram_wr_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\ : entity is "dram_model";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\ is
begin
U_BRAM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_sync_read
     port map (
      dram_rd_addr(14 downto 0) => dram_rd_addr(14 downto 0),
      dram_wr_addr(14 downto 0) => dram_wr_addr(14 downto 0),
      dram_wr_en => dram_wr_en,
      fclk1 => fclk1,
      rdata(31 downto 0) => rdata(31 downto 0),
      wdata(31 downto 0) => wdata(31 downto 0)
    );
U_RD_EN_DELAY: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_delay__parameterized0\
     port map (
      dram_rd_en => dram_rd_en,
      dram_rd_valid => dram_rd_valid,
      fclk1 => fclk1,
      flush_s => flush_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work : entity is "blk_mem_gen_prim_width";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work : entity is "clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_2_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  ram_full_i_reg_0(4 downto 0) <= \^ram_full_i_reg_0\(4 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(4),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[3]\(3 downto 0) => p_0_in(3 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(4),
      \rd_pntr_bin_reg[3]\(3) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[3]\(2) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[3]\(1) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[3]\(0) => \gsync_stage[2].wr_stg_inst_n_4\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[4]\(1),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => \^q\(0),
      O => ram_empty_fb_i_reg
    );
ram_full_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_reg[4]\(0),
      I1 => \^ram_full_i_reg_0\(0),
      I2 => \gic0.gc0.count_reg[4]\(1),
      I3 => \^ram_full_i_reg_0\(1),
      I4 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(2),
      I1 => \gic0.gc0.count_reg[4]\(2),
      I2 => \^ram_full_i_reg_0\(4),
      I3 => \gic0.gc0.count_reg[4]\(3),
      O => ram_full_i_i_5_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(4),
      Q => \^ram_full_i_reg_0\(4)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[4]\(3),
      Q => rd_pntr_gc(4)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(4),
      Q => \^q\(4)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(0),
      I1 => \gic0.gc0.count_d2_reg[4]\(1),
      O => p_0_in3_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(1),
      I1 => \gic0.gc0.count_d2_reg[4]\(2),
      O => p_0_in3_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(2),
      I1 => \gic0.gc0.count_d2_reg[4]\(3),
      O => p_0_in3_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(3),
      I1 => \gic0.gc0.count_d2_reg[4]\(4),
      O => p_0_in3_out(3)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[4]\(4),
      Q => wr_pntr_gc(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ : entity is "clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_2_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  ram_full_i_reg_0(4 downto 0) <= \^ram_full_i_reg_0\(4 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      Q(4 downto 0) => wr_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      Q(4 downto 0) => rd_pntr_gc(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_3_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(4),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[3]\(3 downto 0) => p_0_in(3 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(4 downto 0) => p_2_out(4 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(4),
      \rd_pntr_bin_reg[3]\(3) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[3]\(2) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[3]\(1) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[3]\(0) => \gsync_stage[2].wr_stg_inst_n_4\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[4]\(1),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => \^q\(0),
      O => ram_empty_fb_i_reg
    );
ram_full_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_reg[4]\(0),
      I1 => \^ram_full_i_reg_0\(0),
      I2 => \gic0.gc0.count_reg[4]\(1),
      I3 => \^ram_full_i_reg_0\(1),
      I4 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(2),
      I1 => \gic0.gc0.count_reg[4]\(2),
      I2 => \^ram_full_i_reg_0\(4),
      I3 => \gic0.gc0.count_reg[4]\(3),
      O => ram_full_i_i_5_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(4),
      Q => \^ram_full_i_reg_0\(4)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[4]\(3),
      Q => rd_pntr_gc(4)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(4),
      Q => \^q\(4)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(0),
      I1 => \gic0.gc0.count_d2_reg[4]\(1),
      O => p_0_in3_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(1),
      I1 => \gic0.gc0.count_d2_reg[4]\(2),
      O => p_0_in3_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(2),
      I1 => \gic0.gc0.count_d2_reg[4]\(3),
      O => p_0_in3_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[4]\(3),
      I1 => \gic0.gc0.count_d2_reg[4]\(4),
      O => p_0_in3_out(3)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in3_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[4]\(4),
      Q => wr_pntr_gc(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_wrapper
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs : entity is "clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in4_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_1_out_0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_2_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  ram_full_fb_i_reg_0(5 downto 0) <= \^ram_full_fb_i_reg_0\(5 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff
     port map (
      D(5 downto 0) => p_3_out(5 downto 0),
      Q(5 downto 0) => wr_pntr_gc(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_0
     port map (
      D(5 downto 0) => p_2_out(5 downto 0),
      Q(5 downto 0) => rd_pntr_gc(5 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_1
     port map (
      D(5 downto 0) => p_3_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out_0(5),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_0_in(4 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_synchronizer_ff_2
     port map (
      D(5 downto 0) => p_2_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(5),
      \rd_pntr_bin_reg[4]\(4) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[4]\(3) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[4]\(2) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[4]\(1) => \gsync_stage[2].wr_stg_inst_n_4\,
      \rd_pntr_bin_reg[4]\(0) => \gsync_stage[2].wr_stg_inst_n_5\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[5]\(4),
      I1 => p_1_out(4),
      I2 => \gc0.count_d1_reg[5]\(5),
      I3 => \^q\(3),
      I4 => ram_empty_fb_i_i_6_n_0,
      I5 => ram_empty_fb_i_i_7_n_0,
      O => ram_empty_fb_i_reg_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_out(2),
      I1 => \gc0.count_reg[4]\(0),
      I2 => p_1_out(4),
      I3 => \gc0.count_reg[4]\(1),
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[5]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[5]\(0),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[5]\(3),
      I2 => p_1_out(2),
      I3 => \gc0.count_d1_reg[5]\(2),
      O => ram_empty_fb_i_i_7_n_0
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_d1_reg[5]\(4),
      I1 => \^ram_full_fb_i_reg_0\(4),
      I2 => \gic0.gc0.count_d1_reg[5]\(5),
      I3 => \^ram_full_fb_i_reg_0\(5),
      I4 => ram_full_i_i_5_n_0,
      I5 => ram_full_i_i_6_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_fb_i_reg_0\(1),
      I1 => \gic0.gc0.count_d1_reg[5]\(1),
      I2 => \^ram_full_fb_i_reg_0\(0),
      I3 => \gic0.gc0.count_d1_reg[5]\(0),
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_full_fb_i_reg_0\(3),
      I1 => \gic0.gc0.count_d1_reg[5]\(3),
      I2 => \^ram_full_fb_i_reg_0\(2),
      I3 => \gic0.gc0.count_d1_reg[5]\(2),
      O => ram_full_i_i_6_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_5\,
      Q => \^ram_full_fb_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => \^ram_full_fb_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => \^ram_full_fb_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => \^ram_full_fb_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => \^ram_full_fb_i_reg_0\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(5),
      Q => \^ram_full_fb_i_reg_0\(5)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[5]\(5),
      Q => rd_pntr_gc(5)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => p_1_out(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(4),
      Q => p_1_out(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out_0(5),
      Q => \^q\(3)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(0),
      I1 => \gic0.gc0.count_d2_reg[5]\(1),
      O => p_0_in4_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(1),
      I1 => \gic0.gc0.count_d2_reg[5]\(2),
      O => p_0_in4_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(2),
      I1 => \gic0.gc0.count_d2_reg[5]\(3),
      O => p_0_in4_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(3),
      I1 => \gic0.gc0.count_d2_reg[5]\(4),
      O => p_0_in4_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[5]\(4),
      I1 => \gic0.gc0.count_d2_reg[5]\(5),
      O => p_0_in4_out(4)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in4_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[5]\(5),
      Q => wr_pntr_gc(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic is
  port (
    empty : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal \gr1.rfwft_n_2\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal rpntr_n_3 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_fwft
     port map (
      E(0) => \gr1.rfwft_n_2\,
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_reg[5]\(0) => rd_pntr_plus1(5),
      \goreg_bm.dout_i_reg[31]\(0) => E(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[5]\(0) => \wr_pntr_bin_reg[5]\(3)
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_status_flags_as
     port map (
      Q(0) => Q(1),
      \gc0.count_reg\(0) => rpntr_n_3,
      p_18_out => p_18_out,
      rd_clk => rd_clk
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_bin_cntr
     port map (
      D(4 downto 0) => D(4 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0),
      E(0) => \gr1.rfwft_n_2\,
      Q(2) => rd_pntr_plus1(5),
      Q(1 downto 0) => \gc0.count_d1_reg[4]\(1 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gc0.count_d1_reg[4]_0\,
      \gpregsm1.curr_fwft_state_reg\(1) => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_3,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[3]\(2 downto 0) => \wr_pntr_bin_reg[5]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 4 to 4 );
    prog_full : out STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwas.wsts_n_3\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gwas.gpf.wrpf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_pf_as
     port map (
      S(2) => wpntr_n_10,
      S(1) => wpntr_n_11,
      S(0) => wpntr_n_12,
      \gic0.gc0.count_d1_reg[5]\(2) => wpntr_n_1,
      \gic0.gc0.count_d1_reg[5]\(1) => wpntr_n_2,
      \gic0.gc0.count_d1_reg[5]\(0) => wpntr_n_3,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      p_1_out => p_1_out,
      prog_full => prog_full,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_pntr_plus1_pad(5 downto 1) => \^q\(4 downto 0),
      wr_pntr_plus1_pad(0) => \gwas.wsts_n_3\
    );
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_status_flags_as
     port map (
      E(0) => \^e\(0),
      full => full,
      \grstd1.grst_full.grst_f.RST_FULL_GEN_reg\ => wpntr_n_0,
      p_1_out => p_1_out,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pad(0) => \gwas.wsts_n_3\
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0),
      E(0) => \^e\(0),
      Q(5 downto 0) => \^q\(5 downto 0),
      S(2) => wpntr_n_10,
      S(1) => wpntr_n_11,
      S(0) => wpntr_n_12,
      \gdiff.diff_pntr_pad_reg[6]\(2) => wpntr_n_1,
      \gdiff.diff_pntr_pad_reg[6]\(1) => wpntr_n_2,
      \gdiff.diff_pntr_pad_reg[6]\(0) => wpntr_n_3,
      \gic0.gc0.count_d1_reg[4]_0\ => \gic0.gc0.count_d1_reg\(4),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      p_1_out => p_1_out,
      ram_full_fb_i_reg => wpntr_n_0,
      \rd_pntr_bin_reg[5]\(5 downto 0) => \rd_pntr_bin_reg[5]\(5 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work is
  port (
    empty : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rpntr_n_1 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_d1_reg[4]\(0) => p_14_out,
      \gc0.count_reg[0]\(0) => rd_pntr_plus1(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[0]\(0) => \wr_pntr_bin_reg[4]\(0)
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work
     port map (
      Q(0) => Q(1),
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(4) => rpntr_n_1
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => p_14_out,
      Q(0) => rd_pntr_plus1(0),
      \gc0.count_reg[0]_0\ => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_1,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[4]\(3 downto 0) => \wr_pntr_bin_reg[4]\(4 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    wr_pntr_bin_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ : entity is "rd_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\ is
  signal \gr1.rfwft_n_1\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rpntr_n_1 : STD_LOGIC;
begin
\gr1.rfwft\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      \gc0.count_d1_reg[4]\(0) => p_14_out,
      \gc0.count_reg[0]\(0) => rd_pntr_plus1(0),
      p_18_out => p_18_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_1\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      \wr_pntr_bin_reg[0]\(0) => \wr_pntr_bin_reg[4]\(0)
    );
\gras.rsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(0) => Q(1),
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(4) => rpntr_n_1
    );
rpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3 downto 0) => D(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => p_14_out,
      Q(0) => rd_pntr_plus1(0),
      \gc0.count_reg[0]_0\ => \gr1.rfwft_n_1\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_1,
      rd_clk => rd_clk,
      wr_pntr_bin_reg(2) => wr_pntr_bin_reg(2),
      \wr_pntr_bin_reg[4]\(3 downto 0) => \wr_pntr_bin_reg[4]\(4 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_2\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work
     port map (
      E(0) => \^e\(0),
      full => full,
      ram_full_i => ram_full_i,
      ram_full_i_reg_0 => \gwas.wsts_n_2\,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \gic0.gc0.count_reg[0]_0\ => \gic0.gc0.count_reg\(0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      ram_full_fb_i_reg => \gwas.wsts_n_2\,
      ram_full_i => ram_full_i,
      \rd_pntr_bin_reg[4]\(4 downto 0) => \rd_pntr_bin_reg[4]\(4 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ : entity is "wr_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts_n_2\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => \^e\(0),
      full => full,
      ram_full_i => ram_full_i,
      ram_full_i_reg_0 => \gwas.wsts_n_2\,
      rst_full_ff_i => rst_full_ff_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \gic0.gc0.count_reg[0]_0\ => \gic0.gc0.count_reg\(0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      ram_full_fb_i_reg => \gwas.wsts_n_2\,
      ram_full_i => ram_full_i,
      \rd_pntr_bin_reg[4]\(4 downto 0) => \rd_pntr_bin_reg[4]\(4 downto 0),
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work is
  port (
    actually_empty : in STD_LOGIC;
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work is
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_5 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_3 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
U_GOT_IT_SYNC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work
     port map (
      CO(0) => CO(0),
      actually_empty => actually_empty,
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_1 => state_1,
      \^state_reg\ => U_GOT_IT_SYNC_n_3,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_5,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work
     port map (
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_3,
      rst0_out => rst0_out,
      state_0 => state_0,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg_sync,
      Q => got_it_tg_ff
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => U_TAKE_IT_SYNC_n_3,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_3,
      Q => state_1
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_5,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_rd_ram1.edn\ is
  port (
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    got_it_tg_ff : out STD_LOGIC;
    got_it_tg_sync : out STD_LOGIC;
    handshake_go : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    state : in STD_LOGIC;
    state_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_rd_ram1.edn\ is
  signal U_GOT_IT_SYNC_n_1 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_4 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal \^got_it_tg_ff\ : STD_LOGIC;
  signal \^got_it_tg_sync\ : STD_LOGIC;
  signal state_0 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
  got_it_tg_ff <= \^got_it_tg_ff\;
  got_it_tg_sync <= \^got_it_tg_sync\;
U_GOT_IT_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => AR(0),
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff_reg => \^got_it_tg_sync\,
      got_it_tg_ff_reg_0 => \^got_it_tg_ff\,
      handshake_go => handshake_go,
      state_0 => state_0,
      \^state_reg\ => U_GOT_IT_SYNC_n_1,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_3,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => AR(0),
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_ready_IBUF => dram_ready_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_4,
      prog_full => prog_full,
      stall_IBUF => stall_IBUF,
      state => state,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => \^got_it_tg_sync\,
      Q => \^got_it_tg_ff\
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => U_TAKE_IT_SYNC_n_4,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => U_GOT_IT_SYNC_n_1,
      Q => state_0
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => AR(0),
      D => U_GOT_IT_SYNC_n_3,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_wr_ram0.edn\ is
  port (
    actually_empty : in STD_LOGIC;
    addr_current_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy : in STD_LOGIC;
    busy_reg : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    empty : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    handshake_go : in STD_LOGIC;
    rst0_out : in STD_LOGIC;
    state_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_reg_0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_wr_ram0.edn\ is
  signal U_GOT_IT_SYNC_n_3 : STD_LOGIC;
  signal U_GOT_IT_SYNC_n_5 : STD_LOGIC;
  signal U_TAKE_IT_SYNC_n_3 : STD_LOGIC;
  signal got_it_tg : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal state_1 : STD_LOGIC;
  signal take_it_tg : STD_LOGIC;
  signal take_it_tg_ff : STD_LOGIC;
  signal take_it_tg_sync : STD_LOGIC;
begin
U_GOT_IT_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => CO(0),
      actually_empty => actually_empty,
      busy => busy,
      busy_reg => busy_reg,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      go_IBUF => go_IBUF,
      got_it_tg => got_it_tg,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_1 => state_1,
      \^state_reg\ => U_GOT_IT_SYNC_n_3,
      state_reg(1 downto 0) => state_reg(1 downto 0),
      take_it_tg => take_it_tg,
      take_it_tg_reg => U_GOT_IT_SYNC_n_5,
      user_clk => user_clk
    );
U_TAKE_IT_SYNC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      addr_current_reg(0) => addr_current_reg(0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      got_it_tg => got_it_tg,
      got_it_tg_reg => U_TAKE_IT_SYNC_n_3,
      rst0_out => rst0_out,
      state_0 => state_0,
      state_reg => state_reg_0,
      take_it_tg => take_it_tg,
      take_it_tg_ff => take_it_tg_ff,
      take_it_tg_sync => take_it_tg_sync,
      user_clk => user_clk
    );
got_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => got_it_tg_sync,
      Q => got_it_tg_ff
    );
got_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => U_TAKE_IT_SYNC_n_3,
      Q => got_it_tg
    );
state_reg_RnM: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_3,
      Q => state_1
    );
take_it_tg_ff_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dram_clk_IBUF_BUFG,
      CE => '1',
      CLR => rst0_out,
      D => take_it_tg_sync,
      Q => take_it_tg_ff
    );
take_it_tg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst0_out,
      D => U_GOT_IT_SYNC_n_5,
      Q => take_it_tg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_user_app is
  port (
    go_0 : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    go : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    ram1_rd_clear_reg : out STD_LOGIC;
    ram1_rd_go_reg : out STD_LOGIC;
    reg_rst_reg : out STD_LOGIC;
    CLK : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \reg_size_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_ram1_wr_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_ram0_rd_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ram1_wr_clear : out STD_LOGIC;
    flush_s : out STD_LOGIC;
    flush_s_1 : out STD_LOGIC;
    \ram0_wr_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram0_wr_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram0_wr_size_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram1_rd_addr_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram1_rd_size_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]\ : in STD_LOGIC;
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    done : in STD_LOGIC;
    dram0_rd_flush : in STD_LOGIC;
    dram_rd_flush : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_user_app;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_user_app is
  signal done_0 : STD_LOGIC;
  signal \^go_0\ : STD_LOGIC;
  signal \^reg_rst_reg\ : STD_LOGIC;
begin
  go_0 <= \^go_0\;
  reg_rst_reg <= \^reg_rst_reg\;
U_CTRL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ctrl
     port map (
      CLK => CLK,
      \FSM_onehot_state_reg[0]_0\ => ram1_wr_clear,
      \FSM_onehot_state_reg[0]_1\ => \^reg_rst_reg\,
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      done => done,
      done_0 => done_0,
      fclk0 => fclk0,
      \output_reg[14]\ => \^go_0\
    );
U_MMAP: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_map
     port map (
      AR(0) => AS(0),
      Q(17 downto 0) => Q(17 downto 0),
      clear => clear,
      data(31 downto 0) => data(31 downto 0),
      done_0 => done_0,
      dram0_rd_flush => dram0_rd_flush,
      dram_rd_flush => dram_rd_flush,
      fclk0 => fclk0,
      flush_s => flush_s,
      flush_s_1 => flush_s_1,
      go => go,
      go_0 => \^go_0\,
      \prev_addr_reg[15]_0\ => \prev_addr_reg[15]\,
      \prev_addr_reg[15]_1\ => \prev_addr_reg[15]_0\,
      \ram0_wr_addr_reg[14]_0\(14 downto 0) => \ram0_wr_addr_reg[14]\(14 downto 0),
      \ram0_wr_data_reg[31]_0\(31 downto 0) => \ram0_wr_data_reg[31]\(31 downto 0),
      \ram0_wr_size_reg[15]_0\(15 downto 0) => \ram0_wr_size_reg[15]\(15 downto 0),
      \ram1_rd_addr_reg[14]_0\(14 downto 0) => \ram1_rd_addr_reg[14]\(14 downto 0),
      ram1_rd_clear_reg_0 => ram1_rd_clear_reg,
      ram1_rd_go_reg_0 => ram1_rd_go_reg,
      \ram1_rd_size_reg[15]_0\(15 downto 0) => \ram1_rd_size_reg[15]\(15 downto 0),
      \rd_data_reg[31]_0\(31 downto 0) => \rd_data_reg[31]\(31 downto 0),
      rd_en => rd_en,
      \reg_ram0_rd_addr_reg[14]_0\(14 downto 0) => \reg_ram0_rd_addr_reg[14]\(14 downto 0),
      \reg_ram1_wr_addr_reg[14]_0\(14 downto 0) => \reg_ram1_wr_addr_reg[14]\(14 downto 0),
      reg_rst_reg_0 => \^reg_rst_reg\,
      \reg_size_reg[16]_0\(16 downto 0) => \reg_size_reg[16]\(16 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    count_reg : out STD_LOGIC_VECTOR ( 16 to 16 );
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work is
begin
\U_EXPAND.U_EXPAND_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_expander_fifo
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      clear_IBUF => clear_IBUF,
      count_reg(16) => count_reg(16),
      din(31 downto 0) => din(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_rd_ram1.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_en0_in : out STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    update_count0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_rd_ram1.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_rd_ram1.edn\ is
begin
\U_SHRINK.U_SHRINK_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      \data_reg[0]_0\ => update_count0,
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      rd_en0_in => rd_en0_in,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      user_clk => user_clk,
      valid_OBUF => valid_OBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    count : out STD_LOGIC;
    full : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en2_out : out STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_wr_ram0.edn\ is
begin
\U_SHRINK.U_SHRINK_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shrinker_fifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      AR(0) => AR(0),
      CO(0) => CO(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      data_IBUF(31 downto 0) => data_IBUF(31 downto 0),
      \data_reg[31]_0\ => count,
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 36528)
`protect data_block
oUBB/pWaECEp3vFtZwVNw/VW2xptbLPv9YDITtJAqnGR1BQn2E5Hg8crJiOfQ+0Bdb+nRT3yf3XO
gJ/ny3LnL2y5/QVDZRS0489eA3Gx66o+qaHgMMby/A0otI9B2e9xeUh78IiEtHiBja7aElqxWVc9
7K3cZ5Lpsbyl7uLw1+r2UxynK2bH9seQl7Paf8rFxCh3KGTWbFZl9STB4+AarN4ITJ+03w/ippq0
d1QWhzbtvCo9OFnxnczAKRayeiOGfMCMHVjP48P2CnbGU1VlRhUfYgVvqFIYpqO8l3z7rExu9uQF
V2B4w0QhNATHwEvC6KkTNcjPK08Hx8D7jkF6CvhlThXDzeETJwoqCWUrmiKo30S9klYa0yLda99L
rXYwfywSc3ATdf3imldzC+WLsb/OJTtgMvP3cpHn65YbhL08R7m/uuYjvFXq3vu5TbFNxYDSnXr9
17UINNCBcl365t0H3E84hjeUlm7oLl4uW/53gmxSmQMWpslXGKQCi2WWEURrkknLly588C1kK4TS
RuUu8KnyxLH5KXcssVLV8wD2OPRC8p+DEOICutMtQTABLbe5+9dnCXMBbME9c2rI0x2Kgt8qYt6v
tLEk/rli9d3xVIC/6zIb3HeK5ylJ5tozOo/A7nu4qBFbbLtTOt38nFA6Sg08y+ItEreTa6F2A9eK
WT5UIe5YhARRYjgBo2RETBBcs8cVznpRdcl16qOK0UFGXTY54QBZ0fO2Z5kS4MH4SqidDgYPzbfd
SnzHtft7zDvJj3T59lsq0liFc7pvC3AcqQtbzdZxzhNpxZCIXlG6Y4INh0rbz8hpW6z9V4HCxZ9f
+8Xs33nphEMaS4+cfg8sGUoPLCIDvBkSfq+ZRC/HbJX3kHveMggmXyOf93gbdzQwpLxF+Ektf/EE
l1cxYBkogN2/9smgZRs57zpZw2P0nL1LeL5tNbbdN/rC7T6HLvKAU/Ipz2sglT/gZrTpuTlODR8S
tQVVX0fVaY4zc6W6e9L+rkyb/Xgx+i8e/g7cdutSyeKijJyT/w2TsdNVKed3dpkfRVNbmVmz98Bq
lmtIl1AWgKqVUJADA/skFNaGLnprtkCqYDQ3e+FJwR5cJbrBkvKKnX7spDar8v+WGXM9zHh7cNz1
rRmu+SAtf4Ko1Tb2j0ynjIBjJoZcumDGKf5GdRKI0KGt0HHqRZ7WoMRrktucOQTDD3SnRm0TjHVy
drCNF0QkgxQxb6WmUccSTQSqKVjCJoe/DOkQYbUAJd1F6OwpRM/8onNZDSdkNVNYddR8sZj27M8Z
4p+uaTVMN7XcM2wPguYbUJmZKynK98ck0dQZ6GsyUVLTp1Hu1ATPAeMazN4YYcjOyX6Db8el/AAT
Kg9Co2bSsL6e2GPDFq0IdgfL5HwXPoRQQj2bQhC+wPL2WcjpCcGCJ3Z1m+XJaycQOGbY/h2d+E2a
f21KMwRkKT8SdcTlDABdnnt1DdXBz/4IJgcR34HyBgwcOVdlCHZK44TBVf9tfLfJifsQv552PT/1
yIEt/iCa04wIeRb433sF2PbZ/+n363WuTPmXMyOdDftvDdoDYKNMqJoXgXbnOtHnbMNuX3eiR89C
L9Y2sL3uJ4gm8SK1FVtagl/XIgryJbgW+yogfJ/1if8xe41TIhFteuPwZSAvgUN0tn4ckyexfVIQ
5v+4E1t5n+7Dk4y+jUKIQjZvloNlkumCF3gy9aJX8qRKr2Xh+iLmikMWhYWdZG6BFJfhLY9OvHyA
Rj6S2/dhsU4PgEyX7XwlbtS84CULmhTgYLftGoAzFyCYbvqKLJUhkWgo+3iQYolvvywdqGjXp+7h
zxrVBnoFflNn2uoYynjN9kPEoqktfoPa/iTxzDvoE420uqwUWYOQo3VWtxZxTeiuLV69oCyDIcNp
HTgISkSSSamfoYR3fHnqC9ZIFqndU6YVaFE3SObiUyrtOB6/kSDgcJ/qv/dulC3CCCdGuYkFe3LV
fABNbTfulKZWSNUSZ015wIMQVT1x8crWZZR3nuxiVoeqQo7J8y82uLASYYLUmulu/JDgFC/5jE0B
BtFZMgI2qAIALvxI/FdgF2TWVVX8pf0mWju+YQ3RUdcnU8WDFx0Z5l1sIILGnDRkvhnmfRvKeLAe
d2cbbYYQ8g+GOR2BDeoYWIdbCFffcOcRxPvgVyovb4jGRMyL0HMQDJToctEhR9UTAFXwxwQxCO5L
hdHclZ11qqi1NRQPX/FrvqjUVz52kcIgeaYAN1XcoLwNLMOoI3Cb3QgmmR8XZYhH6to39btXBfJO
a6E+CXRKQBD8PMRLcQB9k5R9Zus1cHcRVCmAsJcuOZCwjc+Q7NeNlJlAaou6x5ONo3VciOlSnw9e
aWRAuv3lyCaQDau/OisZ4vcMzzOvMPe7Z5sIc60XVJVPcPBUmARx8bWffw8DHl2wP5ITCLLbPHmD
DzBzgCwUtraknr4yQ0S62LYP/2wyGjoeaRii2HG1sJ4yz+jF0UBqAgnBrDkxrtA+gCUrpiLn5wbV
PHOal28Q86rYuzFkKVXj9xYYLBMoeoSuxptfkZZkzeBHQl8nzwcTVau1oOfADlbcGgXDe06DxDmM
EELJFw1ZiYjjmc2esPdXqMi2RSWgV0ehUejhrDzCUK3Hw8hs6xsy1PKBuUv6CUrCAngnXel9cUUq
MYAPDpWpKKwJWeRYgYm3hm4CDvtBqkhmSxc4f6I/HhJjYtVQQcO1RuXOgSHXJla+D3guDqIx+DKY
TTSBINDHMVMW/PqQH/w+4gcGnrkgnMiZc3fUvkvVe+ZjZNmIRQn7W0e1OLsAx7WZGa6iEOP+VKeC
HbNIUYu2+dnoztVlt8nABw/nWP0WBx02B10fckyb8bNN7Y6gjBPbW3KMBiDrXXB15TwEUX04b6eR
bpa0E04b6W5LTzMol0TD7/D7DWJ3028wmpW2/aO7jm/nfBNTAgbK65WeklySWQ/3ckfOyxBCecfX
BESoEsNSW5Xcw8ZemHo7DLYLvggQJhMjsHbsHKPsMDM+tsegOwy1h4ZtqXUPrE91mKhasCcBWSYb
t4U6xOAW/JAISvm+jMATNdYliRjm++vHLcUjh6nd09fITTAssWdrs5rw1zAYGWOjSiJtX3r/N1Fz
1maZ8knghcF9R6NDKshAFgC2HaW/LzMl0xoEEDCXKZwuhwf8eaoGIxTGZZj77O7ZaPCLQmGcA6As
tb8lB64BMtQdmvYx00nCEbN1jsjz07c4RAq7g/rhXK9TiiVKEJQ/Hk85hylmg6JJp/WfaiwV2PkD
K54i75hQTKA/LRfQFAEq+d/f/1E+woj1T0U8x85C5jto6V2germiyzZpuwdIr/sGRSLiwQ7wHfaI
auEdcj0PVTAoqWyPE3czjmLXPOfLsVYQWD5+RiU/gZ3k/4Ql7RHawv7eEHK2KWb1RsZX2lfKMDHO
sGuCzLtnWLqJ4jhzLp6joDdenhXW0vrL8ORfwzQJykGdPa+lVwNTtOGkLXvxY/bEKGUEMrhnZREg
4OdBop70EelYquCLNC1TVrvN87cxQb5DuUa7Um4mZdaV5ZZrd9O51lSdARd4TJoPzRyUSkNAWZYB
Bk5Rn5LsgndlyTCosFfxNHDQSi3mDlHpeDtZ9D+FuKfpJr8xeWT54ZOtU2e8oR5X9plZK6wKkHTn
UQyyPZ/Yj381FshbW/8rToELpUNxgcx/Mgxs+cE7PqGbKmnTe0bT3YbpI4Da5R3WiXl5Fm2n+6SG
Dzd/vGNQg+vn7yD8tPv16R9GIrtGZgD+CaC+PfP3I0H7PNn0adsrFb1qSHW7Xbc5veY8u6eFSj1p
T6QQnSKrMBkJ8dd1hIRRfuBd36eVpAt6Nr9qfwyvzhhnbn4FcFHWQqA+zHQu1rL3AffivW1/elnI
DZmGroBLSX0WbS8LaNAjNgSxp1XDzMv+9nq0GLVby9geuUUB2JAREgDNa8eZq9kZmEzWha+/jqx8
N7ryC4X84S1Rw6P2P2nOklxMZdlXmCB1RZbDLxMMW7TFOLYTGXdzPSb02KEOlm1jJaP8zZi+wmjV
4co7SUsu9IO/StXYKnJUKbFLXiQWtgEk2fe9i5JhjaDxfIUQZvohgT0pY5o8FfkydScGXksXuq+W
j4zyVFDiXzaukJ58vjrI95f0pxxIfTooNzk3PqB8zudxi6GiEsiDEihML5/GixEMLv19QHy8pSAH
VKoUpiIMpXyoyWLV6d2VOhRxicOpAMnhJhNIlBTDSW5ydNrtoK4NaaS15OyaTUXhgp4KZTr5dg5n
hb6PO4K9+2A9ZZ3x5FlFYGM+j0YpjoEyH5VUWaBntR8EzswQVQOPnAsR+sw4P94rLusD5xGArEY4
VdpvP0EC/t6+Y3kklB/MxZTkPKRkxDBLbdg4XWWVtesISOSl+ASGzYJUWZajnclarq1i0vqfKdJn
5GamH4g40C0adURHYN7hIf0ONN8B0XBeP7vdge5icaXwcoaYouubxRXHg6fBXb50lYBBrQMmxxBG
+FanByN8fS6apPMSLoxOdeKirlRwPJmr9f5GadNgVHu/8/5XGPdrquN+0xQHN4qVosubnB0PM73i
7IhhprruVe73O88iMj5zFXDH9XEQBYBzVBg9ELXOGd56rzCJVT6slLOw1KogIOEZwt0pn6Oqfi1a
DyW9Xrie/x0TEmkmyl0x9/imo1OOf+h7yfhgt8/8owaLj14LKUe8zO2SWYdswZVZoFQGvbPm/5QD
TxaMbF6ZBg8T3tI2glW9D397LSZDqkNhJCVnR2OD6W/pcZNM/VRo5uvLmV5l2JCDuLy3sGNAPZ4s
fA6xbAvSLMtAjulFSP9MaWSKsPXKaXTY8k4Zvbpaq6Eu8fS2bdyTXFOwIVtd5tC42qI6sAdIqU3j
makXR9KM2T28E33uDg2PXSVPGkl6hKmuoy8BmUn+gcBf51Tj51+AZIfTxBHFsQx2DJSo1/LEFR5k
wiYeiFhhPVYuadoX0B5xVMvWNWVwgSp7l+ZAiPfoyQdf9bD6ELe28DZ6bJUYmaaw3e9FM3OqnyTY
7XZVKszO6Vih1Oe0Gwshgh0ppoDy9EDqf/y+ZbsfBWIpAXrJE2U0K9pVHgktmmp03kmncBGegKPc
8LHCC75228ptOdFBohGwSGwrh+zatMKRYNZGqjeiqXgs56Sjt5vAng91hy3T7acD1zqoQHeuLolZ
NrIIgJVSOaoc79TK43OEMHsVbpBkpW8wA1xXd5hn4XlQScuNxdGsQEShaHomrrvw12MtGn5Lxd7x
JNl27BnqEp0zbSilRtqmIIEFz8OZNVHzRdY5wF4GKOAZnpWuX/k3a9I6t4Xm401c492N7zEVYjuh
hCD6xLuVmLQOuqHtzo60aQxnkWLXNEOohfnexlGhQ/1f+etPcu7RrlV9AlQi0KVpTHoEnX9oUjRI
VshW3hv3O0NyA3yt3bzHSv9bppi3IWi1Z5fzYShLjTYSYhfn4wuylENnwuCHqXaz50p7MhB519SF
CBpul7Sp9pN+Ij6RpJAY1HbEByEbFyUe0m308GQvPt44jSaKl4nBGEo8y89HL8hEuj4yNJpKIUSH
hyrmpI7WfDFpdey4H7WP4dxw4fgEEk1sTY1qZsp/eDJmTefC/5bAuUg0p5E+IpmMZsv8rJoMw93P
6zDH9F+qfAgAVbCjZt5SAF9iH1OUCliI3zbz6KHkv28JVikFa8d02zLegWwGUt8SoYcD7XyHz+gS
Gvqn8L/Dk1Be8VzIn8L8Og6pEg/SKaIm+mvaDM8D0VpAyJynE2nRUi70WellaMq7atODyQw4Dnrv
a0KtIY6puBQIN+cW72eJqc2/+IJbGBlAaJpNjIxw7SqYYtEBVmSgV5mrAFgQ40V7lOMnu5CkmBAp
wePHDOK5H7CxXlY7nK203iSexdexhuFZXw7LdjtxSDrgjwRnOjCsSaKR5CQdPBcNQjabwXWlhUeT
8wuESZNd+eKX4D4S6ZmB4e9SJC6nkPfQu63TpYYfhf5H1680nn7GwFk/F86NdQhJWsktXgjNo5w+
N05cpkFJhuuD+0EZ5EyQ76MKspqNue9+4WFwyKTsWeFvNMcdAZ0uvXhRU2DXRiYsI1MTqqVXRWJT
Ro2FpuXbkSu3hZ5Kbye4VJmuCngxfxUGzYA3/8Q2zr7Xu3HFhmpIYE4Sj5ZGoVvtRyeHR/xzsQVl
yqqF8c4mfimo47h8DGgslYPwzFGUJ1kIixTSw58GPa4ORyptNbm/6VAAPmCr3MXOBNt2Y/0QPJXA
HcL2gVO/p53Wce+Rs+sArnvjdfJAQ/hUzwbTvFO++HHWNT8hEOUcRsXbqDOTO6IfdSQ4U2l5BRrg
ic9Bjz6Or/IJkBFBmS+mxtdfz68N71SsPNFBb79NZSUfXwTaCF1Y9Lx6j426LmsbU3IocEd2IO40
ECPmgjY8ixcuGcNXYsUNZgy9cF/5fO8rnm6cNK5ER/Pi1WxAG+m30MBVCnZuBpDeV9+5eEPihKuS
xP6VwNcZdR+Ff1GMmXcQGRrnjnw6iuFc3Yy28WiCLrxg2tRv0clZN8inMfTX+Uz2xKFyuCxD5gZA
kuih7g7Wh8yl7OXI3kZt0j0WJnxpigt9zE/q9MNqjMvgyUTGVf0udDkIHw4wy4AEYdpOF12hvSjF
unvgBkeoYRFZj52CAoVlVdMYwlK4feF+LDJX+QfJuaYDVOY6kEs5mShxWR1b2cokVAemfIDi/3r0
ivZRL+gTyhKM50mJ2lJeq8hBaIm0SWaLimgdYQygX2GngQwBcFpJSJmhIRTXso7aV5n5xi8eUPqN
WnvnniWczohDaX9SdlVnFyV+YSPXTPWze9Lmm93EMdevMe76wgH1lrbzlMIyUlLklbtPtwRUifVg
lEoZ+CoZoe736JOcRjiqwVMN/Gjr0vL24u6hg1lqtWhT6tyQ8o1FtmODaVLMNlVUtZ0vUk7AvRAB
Eg1TSq7n1+xJ2FyRZK70rhSNXSigFe4ZgywiUvRiEShbNuptTw7H6LURIJx22kp56lqJskDrjdjl
bKG1sXxI2YbCU6YG7aGQf9hiMKsVa+euE5Tz6mBCDu9jMTC8zIi5p7+rSeXKzXdP5dk6cqG/9FBs
i1N0XpHrqMTcgM9+8xWbM6j47ZV4KNeW83+EssW+oIctvxKtasz/bqe17TWuPLdEA7C6iwyOweBJ
KnXiKWsUTNAmeLrL26bJxoL+W0vi/YiGliSU3sOkwBgPCcybPSewIG4O7MoEOWYKEI/Ss8wXKG6u
phQxORuD+NJrmNaDHMAl4k0srLZCwei1L8oKec2qXs7EljC66fIT9fE9MOMdZpHCnrwEkovHo56d
4zyJtdc9uoMxpUsYgLkINdGCneAEIGfOuWCtquDb1R1VKbklrswzWsd/C80wDWvNwFmw0TTlVmwN
Oi7QYLqoxshdKZZIJlMXrPqYmfUYIRq9Btq2/xMPaTXh85nqRDQNDqjGoWePuNnKxN031RBrEFK4
dHBo46xqyx4EJkWvRhSXKuyyjbcCY8Fe0N8dbeb3UtkbNgDgpqXDKpguP2pbs4iyjmYfAkktWDL1
G6DjbLFqcA2KKXVynnRd0N4JQTkXUuaA4OhNR03Ld41jzN6WuBbFZcbnwx6QbLR8k2wc0lqbivwh
zOwbGa5CMd73ab6ZlIw7srM+5XdCnudWOPX9tBIxluz1z7NCXqOAneFiAefwb5cQPhO3ybevRbqU
7dMgTRJnKnfWpgC09Hy+78a3q2RAZqcVQOu3yVVI19t11a4byv7ZDYH+IEQg4eiFvR3ZaG1HtLYt
jQq3aqODty6UgBgJ7ANkAjG5OsKrq7FR+e6ZT60Rc+j5WLwOhe8HORJ9qRmJsAUb/G4s+n0lyMT/
qsbtgutLqyU6klo0C60VwFgQz/xCZVXw6N8ipwibwJKjsqOh82oWeZOaZd/neLKtDKcmUXrqt/Sf
0zJgQshHGSUIi3KjlZzPvJfwnOMqRt62OwWwGl/t7fv/5KQv3bvD01C93mUzm7br2FRRAN3S4z4Q
WGm1BLpUKnCM51CPd3b4n7PZ+9JxG1mUV+dvE/c2E2Lr5ABgR5S4GNrfHkwoR2Hwa42m/M6B4yJP
OrA/PUwaGtWzR3bn4ae53FocAs2d6s1sNSH9jscpR0InlmT83FmKPJQBQ/FAR/yvrTt4MMcQ+syD
POxKtXZQstiLICbQTgop6DOk/n9FiYAlimTGFkvLel3RXJAvEhOKi9ZFi8HL4iUsIRxOKF2+iE4H
45KVigtak6jMwV/7Pm1xSJAYja3/6T0stdIWap0pbazH7SwtxopiLEvNjR5p80VgcT9e8rYSa3bE
UrsugmB55FdGU9dyN+HVCECQTMpWUiTSUYiaDF9Ys5U08FTPeLTXzQ7Qx1AXQYkYlse3gxFkEspP
60f0P4qZ1t3kbvnp/tZH4SD6XmbWIyT/WyK1mOPY1m9IMYQjztmc+rGKyBStvAHxny9FMNHAxJas
ZMkoxeYGGi+ndOXWhamaVr0Cx+O6vpzuThYPuqN2hUa++1nvQFZaAS5flDGU1KhUpGVuOAtIuZ3D
29xTv66Xl7rbnH/qzYcdkoPeX9/Rv+VwSV/1ehPHBus+vWuUkwOsjT8vUR6J31SrrL7QCbkInpNv
WHNV4g1dcUOAeRDTn+X3yAR/5auu9dmukw/jB+88+nuByNyoU72KQ0zToHBA8F8lrx5eUQCIzhSI
8NVCgpGiiBmjrrFZSLxcnwBj66Qr57WJhO95i3D9UHoN1xCrQouk5+0pD8yzatE0jfADJiiiPRhy
krj/Y1OVd0a2K5eepRRSg5gCnao1I04XX4lxSIMbmO5BX+4uzwp0o3uYAYFGsLo3g+TvGo2LFjTh
znfism/U4C+Fz+FUCh3SXng0aE1ns0RjKX3Yq7aN6g1LUqJTHATFJrZqpy2sRlixiDv0Fhy99l8g
6ze2sWa95Mbnxo5G258sCtiFE5qgL+b+WRNIdxQ5ciJPJ5wv1W4hGboAj5WPYdYQPj3RenepgVZq
0Mz5J13LsItXBwx8IgPlTe4DxoQAhCNAfIVD2pIcES5fnCswkD4BgySxlasoBaFWmXSrEKv1vG/K
/2P5nuGuo8ULMlLnTYXmmegaeC/aMtkgXXKnGavx9xMsu8h3XJxqxfBBr9WoO0tQbOGdhmWlyzQI
S4OmoprS7q+ssdG4z9JkD89/BzKmdOp+mZVwcKsUDRpdNcHBTHNLtZ3v3Np3TnuG+of7O+KkELEg
mtOsyF3iDm8BYPDgdEXLWlvxPnOUXAXOLyWJTgcbTQSp0hKtmUvCflhk707T491ZOTeYZPKf5uU4
VDH/ro4LniGitvWdpxN3t/f0obft1aWuOdw+Q30HkzP3b/p0FHPifzZTjHpduDy+SxHbVs3RlGa0
3p6fBFrJE3ltWk98XMvM3Aiw5P3VeXPjxQrgk9+fBB404hJhE7hILXYIMKcq5VEkKM9Zw2QLrA7Q
AhTGZhZ5obiQ6TXPMIFkbKoqpv5N+Ci5sTO8H0J8ibNssyQOxKh7HQbGrIT/YrSXB6TmopGBBSHM
3nqzXp3G721CcHTozUd/jxlu9oby3p7AYwcKG1Xy22NLA+OYwa0V8cDvePJiY3c1jm134QuI47sm
QqxNpTa3LjCxPbs9SKMB7IhLrCuyMvUvcSJUDKXtGbx/mho2i1uZwZMD1Yjk+0oSEJS+orVd1BkH
Va9tLtZMQsXicaKB5EeLI0FQ30EL9+r9XIMYACf6AEGqBxCpLLZsR7QAlYB619El2nDLjgNNqCH2
CWD77mFye5M7UCOxgoNHxwiSWEIIcKglXYjS8+rjMz/f59dpE2LDlxY0vI5q8B7cdVYd3bGTahX+
dqEUV3wMrYi/a8AFHgt4Foj+8uZlwYM41E+O4+212zzRLUft8L88gQKDipYAs2QMwfc3vDk1+rc4
ByzfLuNGS7Fpfzci42dyH2ZN0fjaX4nhIh1bQSo9/4FbC/hXj5y5SV8l3/BL94/eAkSX2j0769om
tMVb9wPwmv5u1r4RQRXLqFv8JAK0yor7437nD5IOsUdHUQ9ypWeZN2xbisZ23kXQIyD8yneEFCXu
ythtxT2cvVyAiQ+4+CsBpUxhDfyBqUs6YiRUpO3Mn0SDXjrJyUB8ZHuntXpITUBM6Ma6P79TPwaF
Xx++5LwoSfbXIbxv8g5BXnImtGcxR3r5oVgtwnAt8J/gjG+kRxLLktZRwAQT5dJSI7qUX2tYk/WC
A+G5wTd58nCpdbHB27r1I7En1/M0WeJWTxUwmt47VSpJU2KlB3JAnZbVQMcgvzQt5KVOLn6LZbdg
JExJ95xNjdGhms1Mfa1diYZp/aoETH5sQTskOirExM33EG/3wGcImR7sHK1JS26UROCotGtqCPkm
2Rr83kd91Q1ODKHy1UMpfqkcrXnRTnyLffHtNK/3VmrKGannQA6BMkf2YsXiF5MP6q0+4kJmpzZM
0jp0hHeYIn0GGbe2dEtPd7BRb0EgXYb1Ip9h9yPqneZAS1fB1LA2fGXn5RuX2I1LW1WwFb3tHMLu
Wvk+g30oY2203xbvtL8BahmcDNC2EqRQ32GNG9f2+5oCtiHigbRDVo94M1zHlmzyEkPsojWm8Lk7
FMU/iGiFYRlzWGxI1uCmnyKO1RwvaOBM4A0dnmOemY5q1KC8EKe73f9SchsOE6Wjit/DguL3fDVe
v5ubXkgKh9F/LIaaYG2eA+TgglYmZT/dnABhNcDkvSGy48J+/1xs/hCuwdxLDCtE467V0xG4hCX4
oDVl+9zDyd6HjGsfyZjbvME3AsP4/wSfSmjuSUFu5JxIApBofcgOhZ6bSwVe+IAuGC36wMz/gSHg
nIFr1znvtNlzW7LA/JMTTU593FpOYlfzf0vKr7qeRibm1W0APKZOU2h2oEi1tvHg+nXhOyLodxQd
3HE7Bvdb8p+XGjL1EgW1T6MbQ58f2wdcUsyrwX6GaUYf1G9Dx9LwRVAYnQ87MZa09ZnnXFu9T84l
Al3WsXuzm0xitaYEoJwGRaz+G1wF1T6chqii80Pi7XSukPiGOUNRmEfnvtc1Rq92KUmN8ZDR5QJ7
tawfAQUhpe8G6p8FKgLYvZR6c/z1y+0QfxX4/LKKgB3A6T+HLvTQT76zBPDktcr7xUlUij5tY/22
3R7050CsOlgcN1s7auvIw0G3cLCXjlNPy4DXMVYsPhSvCuIhGiveaQSXidIhCkv3jiKJ/UKq92ve
Te1gno55UZZrMFPDC9t1Zit/gwZRsQPu36eAMJk5kQUjcqIVxuFjv0hE6Fmua99o2CvpN5+EzvSR
/At5z+bY5bkcp4ErrcY126jFl4BEwN3E2YkHkj3lEiJO53EtcODPokEebxKBFCY3JDjBdDhWHnKC
ok1VVKWQcy5eLQlsORWH7wOUkHcqqeCdpoZuquI1OEvX+NFUOcK8aWHyT95EEojY4dqCCLEZ9Dft
KT/ep8wnECH5CyILw/96oz3o/wqQ17vTeyhhT8eOIvdKgJk6pwr4L2wbH4LTOTZbluAFijdceSCc
jK4u8dnBe3l8lIfZtkm3OOCvObvkRkaYnrs91wI4gwTAeQ2tHjzFM5fCm1IwUYEHU2hEE4uHYBLI
WKe+kOMW4vnaBuxj8Ltwn9DsVxrnS1GdQ+f8xQPCMERtuJBGVP8HfmNJ4jf350lawVbQRcxjUKpE
f+cN52lBcBM0d5pHptnJVcPx03PbAwVVi0UwUr0eqz9uBqYSGKngaCuM38MVmbQSDbwE5nx0c4qG
Zx9ez09pBFpR5c1y1/W0s1jnbLOW7C6INfA7H8VxnJdcHcxp6kqpY606bYTWpH7NEXTNITDlSH0M
TLAjBkdgB5ZYL2jTuTgrrvSoQBRXMUTJHxgMZUUYhpBgIk/7bwM7/HXdkdO+ENiG08VrtaStuj1q
fhQzJ75lV6PpsTgAg3K4VgBMDscslIXS0RtjV1jJOkdCqrI8sis5wUf0EVIgeQS2rg3QEbSv4Ius
YU+t/hKq7zd5vZvGpjDmxaIw2NMl3PeGWZOlwdgRRg354JKXjRfhFL2St0rVzLh0e7gB0GFOLB3A
zJA+RS62nfAaHX2uTXjoedVMmgTZ/DUOHmJyg/SdqX08ojOli8Dqrn1I+gFV1a2MeHhXdMAjWwnJ
mx4+WQ7KRIdcR+VqcCZDj0Tmjh6O9U2CtojEHjot+2taYZWbY9ytFgwzH7LEyUeljgelyij0IQh4
HEOAXEAHSjJPPAwzE6qHcBCVOpcA5JG9e7RnhKUKisS/sbbdO7Mqc1du7LJt9P+WYr9yD1xwHXeM
Q5OChKRNOlPDWPkfDSFycJy/YAq/umV4tRqIs55sE11+0cYGxifYu+Ze+0YS88cRJ+dPpd2f/cz9
PCh00yuHSU27i0TH9g6hBo/H2oCZnhzjBB8k0tAtZEwKCiNlNRu5FnbbuJEZ6C+hygGMOQPS/5L+
qPomNuBEz3xy1LADdjp4pyjKcqQphRvTgUMjkaIS8WTCMULQsqfiwO0DqdWH8rTmXAotDyIpIz7c
sds6EGrhfp/qKTMEoVho51XbyFa199k9uky7eLcCxiJSrqDHzYnSh4PCU9FazGCL69c7vJ9KMx1z
hElEZrevNqxtG+JfJzINJC/LOjwQPnJHUm4ZQMk2fAUEf7VmAPOux5C0yoR2D/u5Jgx+L1lm3hPN
3WGsUyylSBCtCO3nw3gsus0yv8ooHoKDUrGBxG+HbxZ76vCKEkxkF/9aztE4Akn8NCYe1czGMJjA
YHJnRwuwE0trrcboYWnzRevf+73U6q1QINJXthH2UZExZGD84CZtj4lLSsSF3GoZ+2pywoyFdWnF
2SUkMspa4sEptwDcelQccuYgbSQDeWCHKnWuFi5mkq/iVKbUdikw6qcLDbYYYTSbAMuAXNCprI5m
vnvnOjUw8WicpjLoLYyQW87+cSsY72RwdmEEgrYQd+mR6de4bh3UcHj7KKDXqAj6ecoAmkBHeNO0
885IHPFICDyc0uSQWsh9z0+TjlaHI6bG0q8hm7iTolQuMfbikL0l42xbXc+bQcdERF6gComnz93c
9O/ygAIIh6btfBHYcSOkO2Zbe50EQPjV/myplx+N+WxXyuqyIgjT7njFwUUzjnxLD/2yhd4op70w
VMddiS6kKOdv1m6IAkz0N9iCKGGx6/kPv5ZSiDnJOlJQOuzP+sf2k7+MFhual07og8PXvl/FrnI5
KHFz64STUBYF6ATHrQaG2DN2VJ9ASKtroFjO8tb1nu1LWU7367n62xIzK3RhoChchkDiKAoPYTe2
aA1B3YBlqFoalPeaE1cgNbZnU1Anu3UUB//MdzAUNDuNYYHjrt7m8tArRRR3iUeH0ZmFcCc/pUgl
1aTybJ2Yb7tuVJDJKzzrOiXCFXzA8dH/J/vSJ7+kFs12YdmSGCKfKrD2uUmL688WizaYYrapZ3LV
72/qhgCX3NDbMnPC118U7dEEI0DkejFpXaJXXnyJVI6X5Fq+eSC+IOhTQJf6Pxpu9VtohiSjnSAh
Qm9KoN9utK/Jvea6Dutt6Gs79GbGZgYX9gJci5pLQjMOLikMDThcms98C8vmaqyyhbUH+hobSlu2
kQxGvi0mnZ5tIK6SiS2jgW+tx8Z51YacXgCkBL8jWDtf7RGe8rMgNoDXE9ylp4vUNys+r6oa4A8p
BIEnBr1sixO1y8LyvgdxCMAUVnyaWIsRtxUn8NjJW174HWZ2I4smqQ8JCXhkHTdiEvFvP/tbfkxV
vW7iYhutkozHxyhkmIpnfeK4J3j0FYlyutQUODFFEUZXdCtaaUmCkK+EZThHa01OKWx+4EVwPV8q
TPkpj4PlSuGr/OKdWTChvop1Vx+j1YLl2uP74byVOZGwwJU2bLdGgYb72WxHdqRAzxWaNjLpzjPp
l/3JAAGPXVn+x/wAuWO98tRgWYvRRZrku6g/AZR3nWJRIadC7O0PEDiqSiLwq27kzO8KAyen12pC
Ta1TO8R7hXPesxE07gU2WNlt+QsdpZHjf3HNCYe9Ks0xpuwgbsu8ucGNu6DDFlgdqjtxD0paRRdK
7tL5njxWomG5sQOYGfEn7aUf6YXvnaB7DPIhPp2z0Fu/cA8NloVu4kQgjVgVEzDvTClcyFm9FEdH
zSyrvo3j+TO395Rtb+RikGliIltKsIWwxuxenLZKgFbR/92Bm4G8z1TPFq5jVdruRtSba5RH55Jh
et55gpF5BECYx11jrkBzL8avDw4L8Gt9Tv3KbGqtYgYmD8uUTplRkP2DBJs327+IU92ary5hXP17
smenKJZ6YOb3iKQMo6/WlFtTNyd6JkbH3/TCajfKga98r/LaTdkkYB2THJnJeMzmHWAFc05St0Da
Mk/IouWzooORaKzBCaDoaqnm6aCxx/aK7iVLGdujVOzUeOy4t50bjtIMMVMp5iWnvgmwh/fu+yCL
vFFhiQHs9Nzg2qWosikHTS3DwxEvrcUai+pYRxoXbTP4/G/gwuEIPriF+yIpQVspjKFmpnvVlUEz
Ax03yYnEtOwaYjtjsDigh1inXc+oyjbdxqJxiqS4cBFLU4EH6awy0qs8LmhG8Sk0yIr8qimOSsQC
kKVXgpJt1IYoI+/PwYGryS1/7vcPao6fl5zOZScubnrBq90knVlTJPaRiLJz8bn3p/F1avGI6W0N
mX4eslE7DTiCeJA3jZBADP276+pLcf0X4rKe4U4kq08JoHkPXuPSDiNoWo5vZpS2cjaUlHYR6iI9
giNTfDMq2lV7nRuqYMmELHkcllP72MML7SawIV4iI6dFzA/yYZmaSa/34kMpDbiI/RV9DrYzWb5i
ENj1zPMtFdPicoUESZiN0MD9KCkTAv1R2HgXSnA7+6O+5HWL4YPzV+QpWJ/k4BzjfYzFTE5Bnw3c
zHQx8SFmXk+/nOf4K47LpLIbDIyFeso3sj60fZDYnqWH6RKiG+dP/FKBrwBTiM9PzfmL0heA5fRV
lr9cQznA/fHUAQGCbe4Z+L+R2RqIZkGh5LzGbPXEZXMG63tGFedgLaD21syYZaeDF+lB9dKffLZf
ytb8sLUtxtWL8DagedSiL/9AA8BJhPCVxyqUvXEgsVGJ73BZLCNDvo04d07bWZKV9j+Hmu8cvqql
uz7Drb4STbYKCW3aIKM3UKL0iS5YH8uMy/Di1YAFQ/KcKXqVdL58+aAKy4BI6I3P7d4XZFl7dXkP
KIiUxerc4iwIEd67Qo341jjG8/7c1DSRF+Od+Iuzwly243vlYHn2KBA6kl6fn7ArA/qnZTJ8o7aH
udrUjly+UztGOlQ08o+FSfRgzhCVVVXecm23AgmZ6iKTKYZ7p3AXbmxZjCuPxcDoD5NszyA/J1j8
OYSPG5uHBhcLQR9OIkPDrSIOxUTaghqHodZ8ViqsKfGZ1pncCtfEtMYCwX3FTFkq4Lvn4BHW+OT/
hLaW6QPjLB2k3eikLowzMh/7p/682mqZsYCzpNn7+G5A6QdORXh7+L/4wPlgVINrqiARe+NzcTNf
xXjN3VhQ+eIq75+/KVGdXuXRwY7M//8rzTe/LdmV56F9pNfyldFxO9NidpRkpxf9JLMU1neO/0LE
7xNWHDJSd5QXOWpAyiZJK5Qz32Q1GKXJO2bIyrL5IN9/JT3pl8M5mrt/YFBPoeXxC16LFiSwXTOx
QVpkw8mkF1sGuxDjyIrFkHH43WcnSr/+Ip+AO7Ib6kGOPfa3SOz5Q/QcdbFa2eWnRvRPD87dqdRW
VL4KISet9A4o1VSmYrjlzzaJyT/kdD3i1owhT1l/vD5fWFTHlW7NyyYxabuQwaqb9kK2OmX/Ci7C
Fkrd/aC74yJ1k0xIC7cBSrY8ShtHQXLND1WpXS7iCCLQ+/pxUCaa9YHorQ3qc2gAs082BwT0sFgZ
0kuZAK663qU5oHQxkqkPi7t6lkgPXCk9WgE2/AagPhqkk7HwQIKeOXYVyPbD+J64tmTYiYJe+r14
Ni1YhPHWefBmntYYrQhMpHhdlQdrG3RuXSjB2FrhSQabIqOXkDrFwlQg0Ilq3t1VsszEW3uCTE2y
+2MYtbUi45g+yx7w7VWNcYTQzvRZUGwK/JPkX+mCbxkEbx/VoakWClOt3JeLrKX12CT0zEGYfgDC
bvIsrcYN9TNdvQvfOZhHg1jHZfObF0UnEDqx0qcMAlCW1KXossDPEF9XN7PeckApWvmPOF55iXdq
OSl20YWzQLjepNtFlG84Rh4qSKDfsu/J+3lmFfrQIdbK5hUZtSNGz/AJMs1tWVjYj8oLAQzNp038
Y/to1zSRPdWEzL9e/I1YeOHQ78rHL4QjIJ+J1wgVWSYoOh+ohh5/iyS0SUEpiQIG/XRVa1zyf60l
QioCPCAOiJauRQmUi4q3KGfybKDrHFz2fA/DkyPhN1vhCeWoOk8UF1WJOeTLJ2pqNbz8kEJyWWvQ
ujs7ZTVDzZAGL2OEL4UQx2YqlCjpMbZCnjdJvBO6MuzMqRj/JBWqquWKv5GmzFxTEdRNlBBzaKRC
ScZTaHCx3vxm5/w6GKFHCm/xQnRW/YhTXCyblH0JvgLdma2rRhpt1IYcJfXENubMzTg0OsXxDPQQ
pqXA9p8fKTpZnlDcy3re7SXLLO02f6lvxLMt+S/kTpykgshxWzU3Q76RZICKOKkoNRa1LAVpRVC2
5WjbaW8KHjsTgeBPIsmkk5T5RD0gbLJkVTbXt5nQc6FPOQRpQDVJXK61HfP3EdxCu1Nm+sYJN7i4
JIE6681RLM5kZ0i7hgBncQFWriWldv7hpMlr68LRuZ4ypAbLz49PNEOIwnUAFmGuaLdHie/1w9Fk
6NrkHmB6Tk9UtiRocqqSe8qN4n+42GYrRUM6V0sOVggBINDG8+DdIXVum4N1VL+adN6jwDwOcwB3
NYMCUjrEJIaz6sYc6aIeUmowyfAep9NsEx0IdQnBs9fmMUrUQGfHZDo5r9lxsXD59o9UByMUuJEx
9p7dk04Lo5UH1aIKUkP62cBemZeZzCG+7ZJVARMExZ8nFUiYRcea5qG3+cJH3ruF+qXRqtnHiKXL
FWbWlGyjG6+1v91cH7EyRh/8DWuIiCvKvi65OXmMGK+lNOet4qBtaFR00HiAKUmirBahuY9qhVR2
t8GEWWBS5pdrTx9MCwRIHZQffCeM0UhWbW9U0WWVXnDQFleaCutEpM8FpJ21qoNiEg+Y4Tn/pt0K
ls0bwsGmsEukoM6Guk1BFXsdUcS/aBqHe92O7H05CHl5KsuSHX1u5Kmvakl5Dtp2dBAp1jOyI/CW
mDfTsKFmEmncjRceJlmIm7EyKMU2loNmmcs9Ra0jkB/sQFE3jKAM0l6DuxxigTQzcSdN6r7qYVQY
8ZK0vyKTAnMFn0u2V9F/Y/LLW7a6bkg5PRYzrrStpr2KWkmrdld5lO+OUisOv6KsZ+7xKWk6eR0c
TuuMRe6Jk9mzz/pFlDz+bXCgztBewk3MfbUzufoZxeNxahHVWWrvoQilavcJy6Q3Z2SjrbZnVXmi
6/ZhAwTHjLCdL5kuFDO9A9g+NXmKOmW3i4GyhhlkQiXOLjgjdDoj6Pb4Move7ZaW+y2+v41zFwXj
lzhtTAhrE87BNSk+XflcU4B3CLxoMdp71E2QXjDEeFuP7pxrRGVVHG1y/kTmO+1ZQx9z+kq4leWG
cugm4c6sucNFcBcNGMIPc4jr9cGmwfvcLD24CuW2VRx/YkaJoiE1CU1zrUGNP4O/chWjsnDzA7q2
dJi2Dn/b2Sd6PX7ajjwPqqZvAjr23S2aQ8fUPQ8jG1OaV+OdfXz/7J3pYVY1ozhoIvnG8Xcuw8yG
5RYJ5bhm4BrYUVtONnwPfx5QTCgCbtOsTNmN/coHIfIGIEx5MbdOqd2bwVSienBjYd2NnkC+LvHm
Gbo6PiGKldexmHGqm8t6beDAUJc1r2SqgGlwYlYVNKwF0dnSQo48qWQN5cO5Uo+4janKosJemuCA
/PHLEBrvMKsW0PnPQsWGQhTqGN9KuzumdzunUBT3gcKGTO2OcGnF7V6wr+JOK+8DJFraXM8tHrGB
1WxSKIdtZQjVa5AaJJVHedUcLxDtntO3tr1jP2s5bV5HxVZ+V2unkvkjLR2rTQ1znjFJMCmSX/sg
BloFtKml/DQP1Mmscv/xPpwqOzyrhyp7AyAZYNeWf5sGuJARmyfIVkSaBAy6RA4SBagTnzI5hRM6
HCSneX9hHsxLHxqy3UZjAWRpwd6p/yTquxtY0tnMe5So9x2OYZBlBFxclUn7AbZgPznuMKurl06T
MecU5L8X06cyKEKuZEKZPNtG752e1DM40+XbNyo2QBh/PtFrtSL7W9TxMvWTHKgGifNxcOR0H2GI
O82MX4Ov4GEXVdPnMQMni2x7R3S9cyC2F7nQqAjQSDuAR1kvfIbY4DMFt/adp90+W4kRM9QbgAON
dtrB2mLMW5R0tALze7m0rvpYVfCx7SMjPtFeR2Uqxn3c9XO5WcKVPQTjUUyrT1VJEv+0+lEEXOma
euKax3lH+w8uDRmW/c+sbY1sdW7oyKbwdL2gWwMlSNIy8/fQZ8DoZNxwrYGzJ5n3W8l9VF7YKlFj
o38huRK5RAgzvF8gWqhZJljBsQnYSf0s+fOhj34FXu7ov8fg2BvCbbCHCxYP3Lo1cHtUM0+yJnIN
FpON+O85Y3OONmIcBfQBGIKbL8+wIprOIOCUKwf3duokyAAnyD7EO6cc9O6YeqkHxN8RbgG6hGrx
9RGng6HXRxksIbj6gnn+g9tZyiMkwKNC2VP1TrsPVpXzQ4vVlgMH4Xf9RHKgN+3TuzwXXofXILdt
CyyXgRkaUpIDYNw3TEF6ANyGIttkFJTH1jwuPp48Rz17ldCAS4fx28UNB2P/rr74h3MjjGjTQfjS
04sIR07Ug+/TetOZ8Vc0SQgmsk2Tg2T7ztNx454PMP9I15oniumDy5o3hT8pcmlHxyindqjaUDt7
5ZqKws64Z4BmnGBkEcixhOPCTwgo0v6memcW0Qn4o4DgqgDhSgJcad8i+pevVIQYN4VztrTBtQH+
JRToHt/VQ3rPla9002CwzRoumXYv0yWRS/7eJ3ScRhYTT0VpQXWD8dzcDccAiPYRCYDB3+W9BalO
wcbWnskhP+SOHQJJbw14zJ/MdhXUc5AkqaxQ2v/ge6bLN2edsXFw0GeIou0Px+1C2ZlLYNX/l98p
69itKJihpE0btHM5j9FCSkNEQwlI2u4tRMLfLwNVvnFUF730EDX18tl1Qy+I5+thwZAob7RPgZZH
Ovc5r0MmhEfCCDTPhjtSKESPaBrU5IsNgfMn5q5h3KIEwU31Lh2JSlzpFd8q2e3suES76LL1Iw1P
wfVPSTyUzbjgjg16DAZn0mfCo58n1JTD2n1W1juEkeZ8il9QLt8C/TndwntvOQ6I9N40KEFiAOqY
bn2+Rxheo9x6pGZSQZoMdl7lVR/PWfdO4wQUIi5KanYryR/EYR7NhUMh5QeAjRtZyubio6lUorut
zx/Zq5/Jrd7at4pXVKY+hdj8jr0mlc/GKgDaKNgmGP3tWz13bBVtV//p47kJ8pjVuLTbzJdL+s6T
lDhYjlv88f6P3nPbEModRPTI2INiz/WyTHCpPdgm9TMIWaysD727tyqIjwESrJBrufKTm329cPof
AEsGQKsjFmytLHCDOwbNd04qo+yEVtl6XZlv6y8g0E2vcDWVT/m6MNYDUwkfPQ5PkYTr0V+FdIPq
nLN5slRisogW0H5vfVGpyIrJ6UR4ecRBjqikwOXbsEW+iEgoNYr+E0LL2T1eve549hq6vzYf1Cq9
0YU0bYwPSF/gXllAVgwXHB+pMIT0tFLnLJw5BuDeK+O868M16s0fz3gLGdgs4SKlIssr2URyjhLi
L/074vQw8Sa0htNNAb0dTZ505pebfo1YRYnIVLSbxVmzs+o0FyVfu4x7V2S87L0hp+Z7MXbjDeBY
Buc+Asp2wYkTknkqsgHa3uDUj0wetw2uW7/wpAmpB5etvGTKKWS3XloLV+ZLIpd+yCGs4/7CGOXy
sj+5OtgskrK9shGX/qUcrtm5P4NEq5FZ75hf8khqzlFJKqOEe1VlqN9K9QEmCoxLbD9rZcCl7CnQ
5dI8bkA5J7LFXwMkOLOPvz+bV1GtPKuSqMy9yHNCjWq57s+VcG2YS9PA+8P8VxKqfvyHLAV+2ELs
uk9cfHn3eRmDEIKnaqpUZz0U0hl09FqEjzQr3kH2Ty1myoz+R2/5OTVC0pU7g0L2GtP/wOL9gF/r
4O9qjomhQLg1SDLWsOOhkV/pLV97p654iinbI+DM88oynyOUyHYDTARaaAT3vKfMGNHS+hx/asPN
tFBn1b2sAoflwgJYJG+H5yB/VXL9YynMLbgV5Mxrjf/1O68TQc0mHKtYmLaXIoPtNH1X2xW0m7kG
4/dR4G1q9nepU+zvrjUOyocaloBUYIOcwdX75qaMlrMctsQIe4UcA3YBi2oGVR4cHdlNph3yH23q
3qFAZD9RZmwha+VlISslE1lyszfs7B2o8/tPUTULlrxywrJ40UeTkrXrvjctb7erqWHh8sQLq54f
/M06xIWC/4ZhyoaoMi4792ieCZavWXcCEuYbQyYjyNL2V5axRDTMhosp8n+cJi3Fz+C9kgYymidD
aADIwP+dcwS2ePInKLZWmNj1zT+CfaGnoXrEFa1by28U70cNpMkPPgu7E+R8uHhj5vo5fRikawwa
R3hCTVUuhol2n7+FId9Ja1UXy1rsQJW7eZ1EO1J+EECKjPkokVd0MASWn2iuwuw7bDP5oaSa+SlB
ziqjG6f6NQ1Alm8f3bNSZPW7uZJE8E9ChTTN1ZFrV6Xt2NgUDgpBjRP/3Zcyeu5FpFUZR8+qqW/y
lyxuHDDN4on+ZmkX3zE2NBoQ9iddJZOjoQK3aBT8kzaOimW7mBYqrDhFtg3OvdViwN303Sm9Nxvd
Kq01HCrUWnE5fwU0pxJ2iurnj9f1uZlG2C2pYdeDf08GMXupZzI5cUFj+tUrSml9LDZlzQDzFB2h
WwriwVrC49BnajhvzT4vVRSO+uG//Jjz75Vimm550psws3UXqoWSJVnoxeTwA8JWn6lH6WzLdpsW
Wn9sTJ78+X1wWGIeo1v/KJ0+Cnvzly2RNV9p2z7pdFkBwyAp7pfLL/kCGDpZYed8ErD2c4Z8Y7La
2uGHRe2XVqPVm3L81Aku4wCfNA2ZhH5Emj6tB9iKdg3ySDatQ8hFS0rZmlh9prgg6fbeS5pMvnLX
vhQ/uzQ70eFjZxUrQHUIjdH1fYq9y7EBYkMkYnfYH/g8ee+/gqZJnfM3UdM/QE3sz/V5/jzUXL5O
NMTAP3iq8BVCya7NMwlKp0AxKuNtWXbYghbg3HeeX0M/0aZJDZB+fMp4fafqBWvCctGzOmVLgOll
Wagzu9QrN0rC1osyHYjCW6Ok6ZhIEd/x9vXADqetSBuCDXwm16hvVgVCa+S7uqFyz29P1AfLqTfV
Gz6Y0rGIEn8C4imZWgzZvkm4TOPbSifFwxa2IwuUv9mmSeoTJwXs+G2pr+phHoSqk7boAw+1G88H
w7ava+V0gDxJlx3j34yMohfCZjLWHCfyc3drU4CwrNSKLVCqhyBfQgInPmimMwvn5Oat8fddSxpu
7Km2Oh58SBwGTqq4Gw8Eg3ziohvgZDEX22Q1LL8zssmoLT/1MZnvVFKYe+92k7MT4GT12COvQGCF
1XcrC1mvnY2jTsJmZqSZ0qf0ZeswLZG+P4VLOcuQWCs+OF7eDYmhj5Sc8Xc2WkHkSwAsqCgGVelD
0eceawaS4aecgxYGcpJzPrO+LYWuKVQr8u1zmVN8RtEpU4TlaxHEO6RXvtEAFvNsOiXZom/YHHA+
pJ90LQeoOChsN64C8oz4F3QSIc0Tk8IU3tixMFlNwVVEJDk9Z6BRSL9vkVUew5fQ6UNhchn1+Nyp
GTp2V4VByBfbH1s8wW0HtJLn/wlHOf9E0sFf0IvZufxcZPTL22n+HxeOMzYUWKIHJ/VC7zJ6PTvP
2ZcC+pFqD7uAavv5jgIlwfnyTwBQo36eJvWn15tndzGBTsYHBuTwdEhLzTxhcz9nIeDWSYZEguRl
Kw9I5Xxl8rQmcaLYJXO90QDRXoeICBOeAp0yftnYVckwhIe18uiRR5qF29NGDk4ui50MJS6trmuN
eitRSZXiqTtDJIbMlWC2MEGkJbvjyq39iuCPqjE0DxcaW5qZhk91j/FEX50VvPDqWUKmA8iegC0Z
ooyyv/2GRQn34+GjX1Yxm+I0UZ1c2z1LsGJmfQvkjVu21WxUg5NAsDY6AnY5fzhJANrfP71uG2x4
OFgufgv69eER1kYXv0w9Bv5LzQ9S3Gf1RwGl3BUBnNKVpsBDjv3TlpyZGa2jqEC3xmGncMjI5578
8D6pyKz7keKsiQQ0VCL9ieO5Wu8R/2PLHqjJJV6Yxrc3VbJt2ihR/cdq7ZwbyUKz35qo+n2zG/CA
sv9UCgSMtP9zlcNYyuwKcNOaMyhJlZxSYPHYfJydkW8I//17g+2K1GrE+AMvUIKtyowhdhFMt47x
4R6coZKn+Tjt0Unl5y9NED+/olxfPjPM7TWmF9LImmuOGBeiFrMZYyDvWSZ0unRbJvIf7yShSfhy
TDZGWJwRyqF01xEwDpzlcV5olBbYaP/+dD7/F90qntgjvAn3z+42y7DdKtFvXUVmbwml4W1k54u2
rGPIni94a0UOmnJ1th5nLW2hJkm1feGCU7/F89zFp/PU7KN0hEyPFHLmFBZvyYCB1lRM+hM6lAxx
Wzllnnnwue27ZA5pw4z0MxuWOf2xHAnVfyKqrZ7RLLBja/pVS5Y4pA1hot9vbXDP32VFc5dBf78H
EDqwg/wGm110vrxMLwy0u0hfjvWavO0Je3Aa3sS9KXceGRvMblbgFA0bOuN1AIWZkXBkGfFn0jUQ
4b/cKxj8p1gGRA+4BILh3Nn0Akf3VbOiGjh5woXcxOzMcJseX95MTyMrepYhjETvzqGE3tXEeP2F
wFvFwFplG5PPXQIYzbpGxSr6Vc+eH3uqCk3LOBbqSLsMZBEue0gItN8tzkTqxCVWec7/kTQWGFrD
su38nl7O7lPs9PYG18Z1f1uz98I455JkwMd9ZRXEgfCRmflfMoeHgzZR9/2JFlj6292RRe2quCSu
aHRk2h5W65RKWkhF6aPtdP72rWFc/WIVshFtkEcxQoBynG0Bp+5MbOcL5khBAt6OVcEI+wmdjJKs
iZi08lsTEPxWY1FaMBbCbVyzvFcDFT4u5eIuAjepUbZWIgIGOMcLcwb55jZdiF6dMK0U347IlxM8
Icc6lo8AZQU4uhsG6a/53hzljIUOELwD3Y+v6kz4riBawW+67f7VF3diypXVEkE7itpzlxQVSlFO
034t6dcqk9/FPB6yQFbxH3SLom5Gmo9auM5WEgrgvaNK9p8QCMby1sE8jc5+VGtNOvqkoJTl2emQ
fO3t/oPTnb1iYumUl7psg7wNbCyOcrWtpJqE5S1RFiHs4R1Ivbhrm7D9f/DmHOo/MpCcX/cn8qDg
qO2TaP2NRUSApV6BxVNmhbJERtIuSshA0rtSuGKbj64Ui58c0t5+Hy7km32gj8RiALzDW5MUwa2Q
QLBeJQLxjFAUl6Es6hPb5iA+FiZa6ctiUIckrWjjnIjdJ9fF3elg7EHJDYsBkbyHZQQRarkR+yWl
emHtH2ZUKsMvWt0nT2dMPec+44lRsltM3V3k35d2GxdqGHIeMaD3FBXcAzkSazk69xG/rsBy+hsA
s6MLD85FLOqG82VwQz3uJ+Of/DfIDHbJm+BTZaOn0AcGcfKju9+O7Kc5tKp5kbP5B7d0QcwQi8g6
lbpY8HqKVpseB2LUPkPyG3p4UMcRJZJOZTkVAzkyfQcbqyipHdslQiio6s9972hz+Xk3TQQ1WWsA
Ohfj8j20bId+2BHQZmvdDFKzgtHphaHFD4NY8Iz2otMHwqoVPD9BNT2gqCKIzN0xQ4sffbqOczOU
LOOOYx80AEOfnaRdvs4g8kOkiZ64A0eWhUMaDF0I/+kfGWu5M5kHx2rOI4eakXi8EWPhxcpYO4MQ
cYoHOaVcMHmYPO720nULFbjkTQHMvbHagUees+0RqP64lgaAlZqwEQRa94AeUC0tv/H7W+3yAPv6
PJ9F/io6N2MlNFas+RSGp0VWDrF4exnmbq2EpiUrwjzbzwtD8nO6bZtkZobnBG/HksUYxoI49eZ6
3tTLS/QhGHDbbpOJx/G1DwwKSHLjHUXv0ZptQ+Cy+0YeTOifiZEezZD9VjeygjiUK7gpmaJr2s9v
Wt17fhCn/iAIEMKLuyOMyNGYljqPI8QD9sX+bVUq2LLMB4etu/tDCZ3XnhsI9AImwuferJpicl6G
NYORT//OA6iMElqsUD9ZXR+IUX6jghZYDJMp3zKihu+pBxCzWk9FTeMdDybBby9FDTFS00Sw61xQ
pWJnj/OlnMpw9qKh2fFhE7p7JUFnPBuQzh5ReGH+3gbCYkTcjKmM2UnLc6rGYYLKlzATRUuoyQTg
Bcgxl0Fr9axU0ldIHQFjTNnsxXI75PMQN3VtDRZBTWvglhQDwhyrbNkuQMOfkdVkpAKITpzmNizY
jIMoyYdFzz+Fzns7CV/ejYTv07KGmuBQcyWaNF2dX3rUdHIcPZBDzbYmbsmUrAlVeWHlUZSJ4gCV
QTxMvLviqEG53Jde8MDTB7/4q76AVyWhuW4lmjt5rFHnO9kWfsGvLQ37yVd+8x/s9V/awEj6JTxz
yidv0aIevCsvoDvLPtlpnT63tcfQNKwKhuJ3w4RmSbPTZfiAekLsiuHe+Xmqv2shBHGlTEsI0fVA
gjSa70JnI9vu64ee7SVg9YdONIqRqyoiOL9YNaiIo/b07TFd7b+Ff+KX4WKt4915thCNy0nqXU8j
ikma+EpmW6wgdX4xCMT1kIGHE/agotFn2H+JWvTU49xKVm0IwCrr9NxwUmDkszTrEnx0GMPPq0Bq
K7fp0N+0A/i+5ImNbwvQybmusEQI47MZhn5BQTtrpEyP/FDWEJFd8v2M/R9i1/YCrMg2GP37Y7NK
SEnPObo6BNosLVgEHv0/fcnW2HiYe0s6CHTzTSy6n/ayasiesDRSTfGPr3jAcKCzt3v3MMDvRFFf
S2PCmQ7KQk1eTTz/Ro0QiDMpUw+l6UYZ+qX/I3ak0ONCaFBicQi25u2zLQWJTi+R5mwXgigMpW0+
UhPHxJ2/9BQnzv3C81z+veyA3NI/WXVHiB6nyKYy/YJ4rml9azjMEXvLgP2QbV2WoppHjMXCy9ES
bkcyzsasgyTnF8AzLlQzk0MidaXPZmNmLJhZWCf8wCLtBtrjLzcOW60MXVugYxsjBytcn4f4+EqI
UHxOhr2n4sQCkSrTyCo6N7AqNP8yse4KzEIXvcQGaTEsA2rW0z8v4gHAh2kAqT+Re76H1I+1xTnd
EwHhG9CN/EkyVSB7MtKNwE/vo/xJXtCnvnrN1Ac+sDAJHxdMVDvjYK9TgKEZEgQM75OJB2lp7fXH
Gu1LXqbWZZqFCt1rzDNf2dGL2mKLGE7GOqhlc6hcN3fViUOsO4ZMactMNuMODj0tiw6FitW5+/ir
sQvgsW87DnvuJwbg0EFQU9OGC1Y1eDyjF8cJSuGy8Y50MMMm6AX1Kt5+i9k/JNsAxYUuz5w8FLwk
gkhqcgo1s+IZPo4ZJCzbxbNatU9W4XE6DHDKFoLxhPVKSNJHLXVLEgLejpfjbLHSM9QziDJcrcU6
DKE5ofiVuWq747BWij4J5/i70GvgSX0GK1LKZ5hFa+G6aIdI+xJ2nK9fNNN3knM6pRFQUg+usi4B
0WGATlfwCMq9EeXGNps90sKoagxvVOe71pACwi/CcwlItAiatUpMSHznF/Zn85SwiZuCOkYPK/Ui
PrDXqtRYQojWEwjNGdFWZZU83X9M64DssV+9ydIbsWbRxP/Tu7CH73bJNzg92SH3elVnKcgNRGSP
ORRdbruXpBpuL990It1R2LGtFgZR84Efg8RR1k4bL9ucl/2M4lZzefqRfFs2VNQBNXj3i44SeA41
MN5mz8/jP/CBba8/wFPsNUOedAdT0jYxxzL5WYywENMYwocueYadlWtY/sUZAseu4Jo6uqYRkKg4
gYqCOasT8WI76XQI9xjoxY0zeMfLWTcTeYnxPpwlHk1ROUjJZo38GMTgS+f5Lf8EuI/eEWBxIacY
CBQNd0EB59mJs4So4g+XpJeVyWrG80cfUTUI0758IkIJmJGwizscbU7kB05h/vqmm8DKQpDno6KR
aekWTs+D5XyyUCH3v4vn2H8m7qtPgpVBN9mL6Mhx1FaHTZVLTUYAWm4uXdJqbcDVwUFrYo6FhcU8
wk40/bnL/sr8zzE4q7DcaLWlhHWLZ3QHL6iT2aYgvLNNrZF77QSEYEKOK23CAR7fsr04p8+NrCHQ
v1JBsYiFmn4QKrPCGo/mdE5A/DPq37FYbafUuA4Igjr8CT3HqQRt5PLp4/3ZiQUQ0T3ee5pPs3Sz
RjZqji3ybjIGlDBwe4jnyhqMZhEoPrDnW4iZ9h/Wj98rmcht7Qi43GiFBReCm3VlAthvlHuhVudQ
6H6CCndIDkYwlJ+vwHzBxnlUh3Qgy2Ujd0uds/hCY3RHBGv4H7xG3pcUgoJVWVqcdLt9JzJCB6yT
eqwH+XAYK3jHp57OG2E/RO9VV+nqtFCsdeUmu/lG9Lbxr6nUiYxlFUCRl6u2j9aakGd4TcF4058w
7Al8LLW6hDqmoZVaUC2CF/lsIw4Zv3vVHp0ZptXNiM1PXaXR4omBu7As/bhm6aIko7b9BW3bHMqC
YNq6/Afi7KmmJpNrXgRjEYcJF6pZTC7+oAl+YRQMWgt1NX2iX3E7VbtR9v8vfOClfuukbUdSRmRD
MI8rBlEN4gP+zUfmbextIaJKr4BFXHdO71Zy8BPf/Q+sgwZDmykkZ/WqjFSk8s+6JERnuEihfcZL
SjLvFevrTUXyK6ewK0l9VoXJX0NBaLZEoLiGUTWMAYN+B/E0UpIfm9mXZQRKl3kkGyTjyilDRYzg
XIlqaVcOtLX/yJiey3yBVqtLljcN7SrdVTEB7SJqXSrjk+i7XfRvErSI0KqufRq2fTgBxuZz/zF+
jnyExafD2f01mA35HgXrf9JDD/xNO1eNhjLCCh3B9uYEcghIuiQ8y4FlywRHPUMGOqQaSy9YhJHr
2x5E3HrHDCFeLVcm77VcG72mXpbQ5SalyUHOj+zPBQ2jgvAID8OZpoiy49XRMbWo6yRMzp9j+9Fu
G/Wz8zBHJR6eU0ScF4U3ECmHCRXP1b1dtF9NHy3dUViKudkNFMoxXmo4/Xfe7yOCqlsTl1Z/l+WE
If7f4X/bvctMd0Yjj1VLzR0F+YN+7cAOhJMT+0uF9PWVdYoUzuI0BN+v+LK6EEBw65TloZso7iiA
WvgtOlhYP1Vmz2v0rgTNBH3vMvytyiAn0QhF7pToNnQAPXfa50Ix4wpHeA5Sf7PvCG6ZwuhA2sCh
3n9O4sqm4qK4ndmQmyGLP1ZnnGDD3jAPL2mRJshTg60RVJUqvyaw6RZYA+0YklvDxVR+oBhXc/zM
U41g74CMxblAupeLlPXDxBiO63wjHwJg3Wwo8Xnr6ot2hiNEfrofLTIsTEq2pmmwvI0Eg+O+HIvQ
4bPBNRM5o0mPClKW67bB2xYtEgoTKWmGrAd14OPy7zkjtbOCvKiCkDqqCv5X2L5tlU0yLrbR6aT9
j+5ifJLtJjUyxMzfARlmSlVITsb0xFA97GkC63Wd6e89rwI19vB3uMbB7z6C9O8FByxoWjpZ055v
677Y1kvLXlppJaiJ5Py5lIlNx1HsDbl8o8Obm51QXIhE7XR3C5+rX7kyMgQosTCwr70yWrWcOGxD
cYEslTiq0VjXtD+HK/DDa4PcEw4Rw4xx/bJ1gYuHVals0lwbokwtcKJC4ndJYMfV+7JuhcgSYKzj
aVrze2uBRGqqM3bj/taDFEkCGJPnoHYxXYbVnDVBSeWRf39NXwThMX7Eb1P8IUcY2RnvNMckUXy0
gW+r9EqXrrDXX/vuBc8hMsLZsosy70T5B0CIZ8QcQuup6UGd+N9GiJd1fAWcm9Du0eTzYYuT/92I
sjbrizF3StmZodPTL3MCMPbxonwz6hcSZVFhPZWU2zN+cIgNYprV8pUboGCxadAgEOux1BL1gNQV
aya2UYUVazLa4YiJOoQVtTSqVxICytiyWqHKXL+//x2C0aOy0IKj4f+/YAznrhPwbjKFrHzRDG0q
Ylcq537qzG56sHAE7wG37b9ZRpcYI5tDkBnzzjmmIJQOpGDR+4tX8Gy/EaxFdwWNJHTdIHlG4tQk
lihkO/wres4zzoh8wpQnH1Ab4+q0pFtVC9KRGS/2CAY6Tb+UO9pUyJlql+B3laVJGn02NJa2aKWa
ikXj93U3l7Uyoo30L/BK/vxlvMhXsFiYq9MGa6hxh2pA+EdNOWnenZoWtY9OsKxlLW/U4VFksFQm
62qkSs30o/pMCND+O2nZGLE797TyQAmhNhYhGde83lym/MLE6OZigL/KaNbm5ogL6QqMaZJic4c4
w77IHeNO/0JTamZYsI6RsTdnvRLDTclgsvsnkkLxtVJ6egOr8OB8S1MfxVhZgpcJYbkUSad0ABKf
5IYU7Ut7dAXV40V1JnqbHSS9fWcFKmvoMKaAp/KCrjvPL+/bhsPJXE5ZSXDeeBjlda952gh+WIzb
fOp7mwPek+eGTzL+LleNOw79E4KJNaEgvuUcn/GdiidBebxZdP0uaE5YKM6L5TrRbmGXp0VJnYG7
rq6a4N2aIWNr6Kznu9tq9yw1ABS7NyQs5xSXONIRmUpHXID/PFZyZyfN9zm923s63jPymdRlb7uv
P4oYlxyUVaEN8oivBn8GE98kZXM5tDWrpQMsa/D20nxDckm9M6mHlJN6/rt5tZNHGvQgV7bLFGta
E8xwGdTg7tWA9bSZ6ToXgf+ruWeMOmHLTbwvmozjIbYTvPCFhTQF38gqkmhBn2bZ5Teah3KQwxDI
xMzXkEF1WtT4B7MuiNSnzZG4J9Lf9+BPa9wFjTy8RP0UEqaMtH2yIYhGch7WjY7+9SYlFkr1qZJz
RKKUcrUqMaxUXMBJtRZcA7Gv7EsSmeetFff6VdRY4ng1tTNb7U4XbhF4EIQyChd2u3dhLvaTqadm
yilHdRXw3qUlIlqjcaGuEHJ40ArFltSGYGwG7OnfDEhgioefyt1wbIDWaPpjDV96huwpiejTQnnH
kpgoXSBFS5pb0sWC/dFOGjW7OiIvKGV2BgMYlxcaNZ1kVeQfYQujzy6Bn2n65eqG3rCMWk/UdgVU
RPmHtvWNR9tCqHC9Gdd5PkJa8CMhHjAmGoJ2p2aSCFG+u2ZewpHQslBMFC40LXu0ucAHi4muRyrj
0DykOQu7lRb3hhTHVcajCD35OcM+AsPIoiP/f1a50efnGJZ0ECa7lc/QxKiYFvn5hSOSOdNcbbmW
Geb4DgC2hPo5h10rTpPVudSAofW6hkG7yTJCSvU06AgwaIvlaOGANwf4ujuznyGEi2W8ETrel2ST
DkZeCVhFFjceapn9u+cvaiqJfqM/Mp77l+0icp9SSOaFKg70RPzI2XTH25z+dzls/T1vRdmBXUBV
hdcU6jT4zcr42f78XwvXw7gH+oSjo3tCtoqXvM9D3lPhiub2BpE8OT5S9AXwjIFTJMHvPVWTnT/V
7myCjq1ZANHNd3NXE8A2JDlDhqJ8yYHg3W08nbAy3xZVz2RI1xIywhNEzIHjQoUEuHeIvXun42R1
hucd1QzmZCAUsJBKJck4DRrtO7zNKrAAYLJ1I+HtzK3+nx6BpI45e/ZlHsl/VlCNie5eGf1P8DnU
0AWVFcnCeAdThMuQH8eQRCZktJHX39KOHq6/XTsZmUt2dLDRLfn9Nqw18BuYw9wxJazdQzTzS5Ai
y/dwjne2jsOYHy0IAFDL7w2HM35ipMrG4K/rHD020NtWSGkerAN2IePZ4t7r7B6Cs5jxtgpPB33m
GppQh1j6MbC3ySdF/Pt6tbGjrbRK96zJq+M8qK3CzwLTrln0gtHH8aRn3LaEqOe90UarSh/u8IIT
P6owfRTB9m/J/OnLcD/rF1cJ4LFdDeZ1huompgjQOa2LFaJRUKPYMEasBp7hUXaPGNQVmn+T107I
Xh0WYbsXdNPDVMiKK3eEV3n2IsS6jzJMGjytcO+mU8okxsRVnRmcft1xkMkt/VM5TR08YY69ByYV
pABRRbOHIajKCi2GoeA6Fm0SDgIUlv9g1ZKpO172t5Fk5imWwF2q50E7i2dpmUkY8pNoJeo/EfVX
jJ6JT4hE+82e7iLGzHsfOwilwH/JtNmlvfpeQjQ1aWOp1Ky8X1GgnCYavYcv2p3tP0+o3RVa1CZ3
R/4b4+45AuzYrcL7XS5lcM16WrQXsdlmkE5CwkABIJ0GWAZ88cpys96dmTB7LzD7Wl3sfcIHxjAl
rcOQo0KKw61JTok7/dg1Q1X716VcBdrvpsiZltm4ODaN+bvJLDZavdO2HzMPIsCNCPw8Y26Xu9Gf
Lr+r2xFw4vRIWNG5fECIWG1bRe8RoL95HFatoHS4koySq7n4EWvIzJzms/it0V7PauxSAqpS7rnV
9G6f/5gkbcaZL3XNdNYLYiRQ27kKbE9xWk/MIJNkexYjJgmCijMMThdyZAL4E8Zk0kSl+rmFBbDo
kSKbavI2nyXClzk9JxXF1AP4RrhNnWHa/C5GIKERzG2sqcnEINzbN20fr/vsQ1EXxKVIbA8d3+7T
puPA4ePTOzVcqZ2un9kHQ22UzgUVNhZTf8d3NEdENXfsgpb65aBvdicDYK5HhWtvgJ6Qo+PFTFIT
11afvvQeZoeCDPsGQkr/i9Xu3q5qHleDT1VMJp5FUo+4UB+5msSqS4KtAkhFTJklsIVgugZqSoxY
piXlQ/V+2uutrnPPymjSeY4HXXhRg1opjPpt2KX0FcIn3N7BVAvO/1jGYlPrvMaA8CV/8zub8L/z
StPJGhXqEjhj27fuLWRNzDZTGTxj0zi/Lwf6bDWO3r0MOSh2ksYLcz/Q+qzxbpu5UDTL0MWVSrOk
YKIGGGY0EuxPnw9Ydc6leqy2R0sX/fNaHKNzj4jW2ZxZy1t9scXmwVmp8gG5kGAX7E9y3sXn0NoW
WjV1CI6r5jybdz+dyahwppMLICIvd8zWGQtwJuKWTw+5TTxonnwm+DcgZxfC4Xh9MHBeKzuIRruA
gxNjN26BVnoO6GeBinJl6yjzpMyZpM7TCsZR1iazyx/Xrtda273s0OLfkwrbqgtb3fSg4CzMIjTx
SPedum9FVN+jmnazVMtg+PIJDE1ot7P+SnUSU6dvjIZrVGl3L3nBGSg/NS8gtye6PU0ObRDmClzn
T+hOMm6+gXh/4bTyKSp3MnSSZAEt+WWRMw65d8DMX+POo6m+RZQ07zjb9TpY6HxDJyW4uCZY30tU
xntbGlBA541kyjm4+/t3sNHqwifXRwfG2wXgIkfRCwHWx/9LqtNVxvZw/EenU3W72uLDhunRNtTV
fykDzQZqGXsyJ00fNShEg2Mrkt2xHsQqMrEBE5BQgERxZNucz+U0PWi19dpLevA1kz+LhDUyZX7j
kj/sIP3QTi4cUcJaJNcuKSfaEv4HmVJbUg3nAYlYNK98bY4gESY0nJvyAyDU+EpeREfp1Mo0zHv8
qlDXw7okdv6e1O8QR8v+xxISyubMdi2HPmEiWu2xnXTBPs5yaVRi9lX2mPSFR8amVlFo7ZjDD6TN
XVjavUUgcLl63DNrcbdOLXtLr/8Y8aD4Getpo49UGCezQID3EOahudAcVLRr6ZzAEEtZqXGUf6JV
NgTeaeyK4zIQ7yGGApoVp8HFRbin3m9XgMZL7NBje8x0pO5lfPdEfg8AOpSlf4XR9k0oWrH1JieB
evfQzwOtu4MLvFeucYQlN/+NXP4g/2X9f7YdJYCx3z/XZXrkju12NSQVngHaLsxrmKAl+CsLgDZQ
bzObA6Y7T0GxLvsE11MfV96Kgpzc50JZNE2XEKiETQaef1jccASPOhHeipH4jxo2TqX19yura037
xwQZxh8sB+BWspcXOtotSr4NF2Cxr8uzWWA2T7prkkIw0t0rqLnwToR8yd2gIaX+83jUPA//upik
QGic/f43uWZxYgyOx4SeW3R3D+YBn07ykMWyN5/Zd91HZIll5IkOf/9cavZ84Q8YudrBqmlJbcyx
lmbGi/KTYs0XJctCwkyevBXK6lN7j7EcGg5EBovbnpoZu/ai0v730BV7kLVOOGhjGXDfnvSL+nMs
pAVCQVyJwW9oxMdJfBsBdxuoCuvKsVeRqisMWpI08wREVulAs0eR7RGys0p9iuv16/lXpn15s4FC
ZSeREBCzcQLpRrNO1IeAy+ym7/q34+XlBQ8575bYePfhJSHxSkiyvZmp0xpMM7fu2ESamKAdY6RE
Oxy6g9h9V0V0rGhH96Jmc8BDhD87A0ou/MbKE3i+Wub7V4dLnpwJCgrAh9Vci43+OFEEgs7j+JUh
PsEslURiYVwspDdpoB8BIN5wrUc24rGp3XHqzIx2OTvi9mqlec6n3mnTvRqGWjoxCjxTrtqh0KHg
YEfr7so8wfZSfRB4ScaajSVxSrWE+RQEhGlt7izVQN/qoCp0gKztqSeXVjI1lWsuw0LgJC55dY7G
DLhW5PFLZ2DSgNTabrCxmB3En/80OX223BDHKMnIiNmn9hgGXrAMtBIUlcwKmnK3F2PA1ADl6BGZ
pKA7uqnKXCA6c3FjK6kKszZLy1uG0udfCDe8z6Z4sicVtkjd56mBImt4lQNpZR9Du4DHLi/qoOq5
BxGUrwwYqT/Bc1J4yp452aX7auDpO4lP6Meajf051vaAgn3O3TONOebxA3RfQZHwqp8a5cHFhVks
uOK0CLuGenw2r4/Pk/Oes32m+UfFxfpg5Hef82+jSwIAza/cIVHyFPgB8NJDd0Rw0gNseNpI0Hdd
egXHSh48YcfgMYdUGfAj7dnrdVTF9oGQVK3VJXllP9I7RFbQyq/UuwqzK9x4mfUcohIW1B/1BxTn
nHxFrNzyZjoX8iSFyP31+UXQpZ9fKBOT4QjxRDBeM2iH8b+7eCGkOiq/HR7ikJge475TBuVYJQd/
6U5PX+Q2+I6D8EvuY4ERFCI1VdxKSJsBZyEmArUKPRwchIO4J32n/jhpAZkwmBC8eWAVaMNetmVT
NZfI3UTPW+YV/DAjnlbXs/XUyri+p5YVidpcACk3gr6zZy+dH1SnePvZ8uMnemQbYlPnNSIZMD4r
ICnTEIJCzkxVR59wq514mnCjAXaog0aziXkxiEgjj/V9mmpdQLuayRppAN+Fnrrm7eBvY4bf9rWh
Ywl7g2svelOVTanhCEKSw2ugSBIE2ItExvWQEl+tQ553kqKYxaoNvn921AL/Wt1mICztzS1+kv6y
ZYxlht+2BQQKD06CjRMibWbYvhgtoxUC0xYmSU/ag03cjgWJnG/g2/yfeBwwt7Rq/70OLAArvC7k
sXgDh0tD/mqr90KezNZRMBJg3LiN+LY5J0/w2zysiD1/EG/gAC9AA3YfSmgFCTNbtwRpAukwPyDj
Qcm1ai016aoWEfQ86B4qSXb4aq2tqCs3KkBtng8YuRc9QfGDJhRYpyX5TT7Ku7S78Vc9B/wmnXYw
6msLap0Xq2nAaMYC5ZxkoY4yQszcn6hs6q+kXxPKZEfAvj4aHVf5HovjmIpCfI9PihSAkjeZyKK4
+0MsI0J2YcapXeYYpOOird2fDoMqbFZdEIDMLJ4Fk3kNoWRlNJ6zp4v9aVcNBkw7yUbI4afU1W0G
vsvMtljh68aJZUdkb0B7npYDCYxtFPuB7tIAOKAKYyTjJl1pnFe5DHYW1ACitCvBTkra8Ol6a8W5
qBl6Jeac8xU0hPA8HXMBB5JL5F9uVX064Xi8gMrxSo7c52xVc+fn0BFNPV5NMsG++FUHnGshKm5y
dY8JFJRMk4tnR8Eawv2Fu3K+3Hm41nfeQM2X8LFEjvVn5rwXEN1oPC2N7Kt0RwogSpCriGUnYxer
y6rD3dCy6KOyM0ufl+O8UKwD5c1KF6Hg4iAknwegeXHt0LXCgPlWnnTJusRgt7j5ffeoUuFt66na
H9ZkpMP24cih8dv7O+uSB60RseSSHK9ooqag2BEYxKObiiyErz9R7BsFQg4cFRo9o8Vq35ZmOfvm
c8SIB1VKXqADTpR74UmHqeO9OqUi4Thx74jMJMme5ylqMi/E18YDEB5rAPSvsUOXcCaMLM7bwaKu
rydw5HYjdBr1G+6xRHmrwyI21J4X/ftGwZDtu2YBBx8e2AIljKcvv5cqAW4oNZbF7ut/rUTGvIg5
EL7bUOtp2B8heNVd6HBqTAt68rgD/kBgKb+m9s5bcGTpe4xefaWBcVtoxPTZEpOP/Z581NvklJT3
aU9t0eDyT3X8Sf8QGFaXV4PWttjivarHp3mP7s5Y3Grf3joWl70Ml9BTj+dhnOxB0toS/yL9QNvp
EKRVTCz3b5ADA9jm5yQrNfj7vV72eKk0dZRHvZNK5DtYewabVu9npU4oF0H3wnBqngk+xU1IqJKh
FhRkIw9LV5e7n/6qk1odPNycszOLZ3wxCRki9PckSSr6G7VIL3YRn3SiXy/oirYYBlIU0lyhhORa
FrJRdgwJNDosx5G8LmrF2mYuWcmNrDzEjhTWvP5JNndo1zHYLCMS9x+xVVAmPsp6AyKE7u7qDsGe
LY18D1svm3hqMPAV97bLIdvA2ytoWYjn+8Zby8MFyZnBKShpJmGjj0DKExrcJ/GeWad/yFLVQS/8
aaE2+YGbxEmEMWFkS0JCKWl9TmB17oDF4ba0nlrKyPpVNaR1u7dpkm11m8rjwDPE/5/SNIKOV4Yt
cg2H9N+fJFh6azxqCfjh8oncMGmhHQb5ohBrebDv57B9XG6Io6s6Gc8W+FYYE0XP0H0eCGyEiN9p
nrVTYKlqoAg6nvzuZe2OVpE5NuiM99o5TGHl5fJYz1uF65pPfXdebv+qinY4zenYxHdX3DXWq5At
7DtdpiLsJXjjRsvhzAavdpjHIbSKO0JYaS82NX2dqV/V01WSy8rX/wMfxbKIBimwTxFmlA2smTEN
JBayD+uXmZ71ZiB6hESsaGDuFoputuUzv7ba/6UC8a05TCg4mRwQpQ+PhJqHdx+EvUsZH0DAxVSr
/SD59+iX4GCLp9aKzbc8TF2g645jHITWeOCgol1xMaOtT8Pz+5SlxZq5bvCx+ExRFcLkQGKmHRON
SXA4pouF/vqthEJMMpqUp8q7eI7WxDRJ2eJya4RNylJiwa4YRdNOd5RI2ZaVcbjrCgkC6zyZqX5q
ur4mu7RUf6hYj3vwlzIBwaqgRqaDuI8VX7iOb/BXTSaE44QmopqXqZ/EsUii9gpngv8L+FhT5Ugt
eTySsqPe3GehYf7iaFzxxnsf8Iov/YHNxexTzJxN+98I/A5frqT61pdPx6+ugmYFIavoRTMQD5Wi
v9jkYAbuBR53+CrQqikOkATlJlvfI+gRO+8al6rNf91Bc3OGe+QmYiDuMTsZKFp/+va3pgW+UE0O
xE+nXmfmvCxiDxUMY29BgQ6lce4u3Xhvs6it30XpnhnGDW0FBDuVi2sEBpxp5h+PpHgR29Zqiwvb
mypN6pe3Kjhh5cRUpcnbCoLEt4P+3rf7UT7Jw0BWPfI5tcJy79sx4E9+BPjiCO6nzr7qgk8a06Hy
JLDUzkoL1ZZFN0/KbZgV0rygFz5KRONKfGE2tQP+DPAbWmuK/+IIaoiZ2D7DEWffG5MpA9195Tuq
qfYpuGoTA0YseJKskf+6NosuIP0pD7YmlIL0MsUbLaRY1XD01u07h6OThmPy2oNEWvCMlfEtIure
w/g8mwxdH+xy1EKydcmDPMvAUB/I+/nlXBppZcGW83Rtw9ttcuBXQ2a/FfoPyZW9ePKTgKj/YG6K
g7AAY04ZpzyixH80/63hCKEhWePm6uIGkyMhNZednc39aSePrOPKjirmFVaPlSNIGvnZFd6unbQ1
EuiWICnBXVlCurnnY98sx8Lrup5BHUnLsAw1duPdVkBEnV22CEw7EmU1nOL2LPIWBENbBRblFYKi
+r+jucmyYyktNbB1pnkUk8NeGpBOIhA5Lzfz05u+f2B2asH2tsf4su3+Uhqb92/M0TG99VWisyZB
3q5psvFaX6c9QwH5NK9XegZjP7UY9XhZdw9Z8nswmUrBG9VJ/G7GFfdgLn7Rp4WDj3c5Fsb9W3YI
xVuU2VJOYvKAxb+Gb2c6Fl/sL35f6IpslUD/+2WYNz8ARvVhXyjBmLHWgeWrAmnIVXI/SrraTkgo
AbO2GhD+1lGrf0PosFdHlbaU4KcuCq1VsHat8IzZ9a/gBGJvTqXliYhsfa3TzLoVYDYxzg7RTwxU
nD+CfOmnA4I/3w7GG7MvnXdB6tFu4wwOatCUCRIeKquzf+BeOM0VAOQlVcZ1E5F+HG35e1kaln11
Gml0BO7i1P/J5yYiDVxfpbtaK3GUXZzcw385I7VT5+OQAkuZrSptMtQhvIXrUuA5TpYOjA67SC25
tJMUBob2fe4/VQRP2XSlyN5F/dSakJQsc4OyTm5gyzPyexH9H71cWnUUpCWJLMKx2ZnaMRLve8VE
QuQ++h1jS1YdOKtU9pUN9p4/VqkTm6nY++7fBHl++eLt2hSrOApnw9EA0HVEcWE2llyyD5G1LyLH
MMEx05fAgLRqYpauiDDIT/5QDBIA7dWHDrRplUhYX5rDvZbueAh08UZd0Jl1SywCyqfw/npNwNIW
PVbYDGArGSeqDVVEAYiEnPScHJlJg9TfwpnPppVH4G01sNb6HYe3VXg49VBCSyeH/CPxy1SidpEm
ajjEZcyD+UDLpGxIsHcfwwg0Sv+aTnmPvXuZ3K2EPTPqYw/2bpgEj44cgEmXMXr9UDOh243bkBm6
0b0UtdvvBvmpVp6aaosNZyni7DwAUMTthKDI3slO+Bm+GtZ47g3yQmWPh/VgLCcRbZ4blxjwNm5+
+GATm7hfu4OVz6+GB6BZuQ7TwrQLBDrVbovzt9f3IfpCpUMac0sNiO5QATnKDpvbgVL3ZRIwjyRt
uAEUqFZbbREmlOikBU98Br9hAxDOlYglpTlAAtGHC4t6xIQMppwLx2zm+t3bLtbwyHHKjcZekCBT
Nr4g+3INiPhRh6i+VcAFurunEJ6Xtr+W3qQLN/zJVbe8PzRzQlgb7jM+boVHYmaw2uUh9NP0xRrl
XVwjGQzWSCCCjccMVXcxmiErpbo8+gY0flN5yBjljgIjWwbcFqhZexbwfD/7yQvCoRQDiWIRBN0a
iXMDMp9h7qZXsIMkuFbiAIRvaHLwBd+XLiryGA0UzUg/Muo/h5Ha5J0FYZNh05tsejNiRZ7Wkl9I
uUEDaSGRP9L+ujMwzY4OrfjJXyWOHLxuzIu0pNyOIk2Z46rhHHq8nWK3FO8BjKyUwA3ZuagkZpT7
4VcKzjR2UohZ3A+W3ZJZ0Co1++bxZm7drGim8FXl+YoYZPiEdPp+HhQuxyZACvMbej8LIV4qjima
EQL0jMD218fLJkwexu58lBnG8xwTbF6zNfsrEEuK8NBhtjYGTgiEfosMqspKcfqVSfOfe/qTKUkZ
g/ILCfMjbGe/Hfp9IvwfHyU/q2Z4ks677D/qNjy7Z98wGSf6LFCVd4v0WKfSKoGWILy+A38aouqC
bX2SGW2+hqn7vJGRBO8r02zuyxkK47dL4U9H+Glbg2Sy2yx+UL97Jv+5e/OGSvJ7KhcDq2+ne3Jg
6knlF2eI4AKBlMNReVlSBvJpSLHuxXVYlUHmNWZDNarBSz0bZVgUMozTyAwHYMcUqW03ZKVcr08F
ZptHlUPy4srK+UiLKA5BO7mVnDKTD8Z84jbp8RYFAZZFhsWBcOeqErJQpkcrEIi38yXgAwF1j6+N
tnrqG7v8Te0jCq77n/xnG0a2VQElsYbD9mAjO38cModGx9aC451G5v0ikc458d2NRe6Rx5lYk7o4
A3JsABCXNb5WpX/pA8gzBiAgUT7cO7AUyZ03ZuoLtBDOkd1duVYgdw1enHaS5P5uo5IaLOL4SFln
gPmTjE5Qix3IKShplNtY8PnocOHq7QbhJJARxE8+w6fGluXpVMcevNHmq2T05NqDrjxGa6CrNjGr
vi+5dv9dEgm4RRieoWIUGUWR01zsK29mpDTgRAdUTx8tNAwhVeb2mpVdE3wyHIDuDFrlbVzydkrF
PrmqNPtDLfwYHuP71jia43hTaMab2A7vHuXDOYEPVxxqpbkIl/evyVy/Jw+/lpOafXsZRssgE5Sg
o4x337/RPTzpjYFp7oyflJXggQ17Pz9auLnQ3iy9Za+ERMTfJ4cAWwGVd9BlcZg45T+bg3jC9FRJ
e47RngIWDjWsMx/5dKSitG6h6DMLTsWn2fmA8ZqYUGmD1NBygRju869aLTSOqgbKtPbg9o9Jukaa
LhloedAe6kC5yxdzWcEAzVtr6NNZUyM+6J2SIFqo5fUl+gBxNrE0wj6mRiD1A9OTno3g6vDkLqfp
loCV7iQsq9Z8Xl2O2jpFWbg8+UuHYSp9Gql4c3a6QraRrid93GjwuBduki6uY2HuIJGGHyrVHPpw
uPmc1YJk/AN3H+k9Zv5mzq6K4f09ex7myFb4gqtZYCRPkZ6nsN7WIpAOgFrjjRt9K5Or9r8+7Qtg
W1HUGX9Q3oDHr8OqU5Kvzc0dRotQQvGjSIMd+3HAfC/KgI3k5Lu/TlZwhGbv/otP03X+zrVK5AZ+
2VlnkeZeTb4QBSi7XMFkEzDGEfI/vh4Cn9Fg1k5QCWwMy4oywVf4hCFfABajv6DWYLy+DzOKbP/V
GCWIFvsV0ckELCBEgWI/oPrGZLCHwkwHEWJvxToKep53rQM1/tKdWzdH12pZVobYgzvWGh954p7s
UQjSXJtq6tr2tEiZx9b2ym4N8glml88NwzSNDIVTlKh5L2F70X0O/ktRW8tOZtC/SeXzDj2glndq
ATGGZ3LawFNHM5emMbOBKSLXkWLXddlRKC6isFhrfeT8tY/wtzOluqh1dYyTcSGBcs0/I8U9dKxh
qriKE4SqCXg2Fv7KW/Vlm7TSWLL8/h1vaM7viANaabMT9o83n65jPVozE/JnCFfiG/9SAOoRT2DU
7V5mT36ynlCY6yHAtd1+mB37a9TvKhanXjhC78LDZ/bKzXaASUx/6Nzk9c9hbRiR2i1MbW7mYDZK
Ne4hrIMAmUFxw+s68DaPIS1Y3DXwceI0/cHwcOmIJhHDfkO5eCCtuFOUneb8w1ZeyTpfN0v1Plgt
kj4UUOzrrM2Cpy1KCrKlwbVpJxH1vITy9yfiOvvnygauvEtq7GBvfms8q//eX7e2gQDhsYKjUIEh
bgHylXHieAwwyoNgRcvZ3aZw7/m+D34ggi6LJ4MLhkbB98x4B0HuxGQW/9LJONtmAxOT20QhmHM0
JI5fQMQW1EwENHmT9dZnmFSVy1yR90BWahjA0HB1MCf3173VPYHsVa6clZ3oe8ydggjtIoHz5Okd
cn7tXlQWA/9rYLGDOdcFoS0NVBIgjXjDRk8pxqORAnpjvYR4TbxeMK3gzscWNwvG93J6QO/TZEOG
3TwpzQyCWdL2owt6EKMdMbMGi1HJJi5uHlmsoq2Pl7z+HDeFdea7DxUVHDeKcrLFnMDL8b72lN8b
+fy3BeholI8nlqxp47V58DTxtrzd3E6W24OikCpXnML9kqDoDQsMe9vy4nOKSboKTEc7PijEt9HZ
41B7Em3rtriI8oZ9AAwMq20VHmjGADAoQXWr//ZngsG9PN2ZtAcfYV4IGYLKLXjy+ySeJTxirJ7d
R9sB/lrKg9PcJEkUupxnHKMOhZaA5I2J2NBEJChZ79FEkw8dk5xd7VyrBa6Ni7RJWcnVxmnCarUq
LfjvtpsIAwMuEptFdNVcBIQ8lHbFX09WCI1RV3LEtncQbWIRoc5SmA11bieGAhmDXq4ctmMXgQId
znCGSjDENZDxQkbKtTIW0w7T8m8YXY5nYL55ecirTlBTjXvOUTvh4vsAaLlUKaCkVNGR/5ZFTZe8
8NEeVo3f+Dwl12R9yXbpM9ISMImHlCXhuAPy8PVqwADHgpQ02Gj4aPDCqNRAsN0xuG/YX60yCFVA
JniiaTxqFbw/tPfp7YVkMhz4bBBMRGQEw2TUnqua1Q2zoAQWcUIn5NbWNSwf58Q3wimfWDMrNbEs
7CKCdchFpMXyipQP5iOa4sbh82+FOorlr/1L+37bmLU9zi6hgK+2fZcFZrLwK5YjRbWQFU6fMXCK
5SZFLyh1ieMp6A2UtjuBm5aTfuBcZMWFxFHWVXbTyBPF0x/7k/SkMCXVFQ6VrEnxpv69Y7bhamLA
zgbyLyDeLO8x3XWi8pXfS9Y5dbKmLj18ncqXWDRHyq7vTKD3/iSvKX3hsP8GQplXIC6UT97Junxr
8rjEhaffMniAjgOLgGYeZNeHSmGyTNGVVGABK/gboaJHGexddKTfcY6rBrDVGdAcNHMGgVHIpcbC
4FW2tRSe9ta2eAlMXYHeY95RAimDj9DYw1jGRlziU9ua3e9qOs/ktl9C/VB0vnnJNOuNVgZ8hb6v
S9DbNp+FeHx6/HyIacgwoazQAXBJm6eFwYh8VTig716bWG16jkuc2RVZ5dJFlHlEJGZNOsha676t
JLtxxCqIzpLNHNHmayEKEUosZgl+lwEYNtb77C0tfeqickzDMiLwodU41TzeC++oJH3ahuY7LAY2
lT/srUm605b0hETJHMKo7Ib23b24RwJJx3zkfDh9JpXXtdeWRauMychSoY35IOhDiaJ/NYZZ+zT9
6TbOpBuxVyVIDK0SGYkCJstaTWwcLjiQrucdaJZoGrG2sJKZ7OKW2NYtwYkBeJVim17tPM/MjjKX
uPfDrya6vwqPafw42ftkQeV0HIJaqcm4r29ZDWLvJOdJdIHRmQ0x6ypJMOdYuH7LwANr3rbYKvRH
mRoSauiHaaEkbPR49g9vpX9T2I7BTF4xe1yQ1w1mVDrvF+0lYmSJvUIUnQUszmKDcqsbf400NapR
axGR7VDKoG7+VKomuOhCzcJ69JBUX5lVLbD0DEDVRWGZ2Sq0WH27dEPsUzQC5ixUw243Re8MP8Xy
ChhsP7ZmJ60vcBTgZHyS7sKPpX4+5SjtD2zMRy53nKxRsJLbWPiDiPrEV8alOluWgBUZKEl3VkN7
PyaBgIb3aaLCLxBoq7gP3CCgsoJeKoU3i+JknHybdgLojCcwcoYJcH+Zj7zT25MgSq/BQiWuYblN
N610QLTfwDrI6t/bjli7YwMM1c9wI6bKGhoS/iJ6auwNuowhh5wLsVFKvt1cdikcQUKr/LpTGmub
RpN4aiKT4TTCukDxxK2blPfhyvdP6SzJFgmQbC3Ur/8FxMxC0meWM2vXVrIhBqQt6AthFMTuDj5I
mH19ZLvL42+j201yhsQh5K7QH8D51JF0gLjwDCy2z+0spNIVvlya9gWYPKgIeDjhV+uC+iPhHNER
wuRGA/93RhWTnXRH7or+Eekx1RfUVK/AiDuQB6rAdyteIJwV6P8c++zDZXKj9HV0pgQtU02L3OT5
IiKwoJ9YAyaWYxhxmQr+loRJgRApLi6iN31YNHFYoplQ8mW8SCoTuPGCZFaxw9Z4Mep8OAij/Kld
SAfg5ogO6azo010E/xgHtdgOc0zvXsFWKiBV+VMVPwK/X9b0wfde91jS75eu9t4iVKS3uq1Q3F5q
UEeFjb+Sq11mf1A2mCFhrpuAUl/1j2qjIOht9QlnYcSbTfWVnxPeLTD6sRoVLtZFzMNFB+LzrSuA
auq0giztv+E7ts4hN8L4AAZwJjMKNaahZvbjOdTWAMvgat04zgLrQeadHhejmJyPMAVb8J+xkkDI
YyZqwQI2xrWfcLFPbp2uiD/8r04HVlvPk8wT5VR6cEdM1tLUU50nUl0vgpGm6ED/S1iZvf7E/D5w
NdfDyUmtBv4lte3cbWnTw/WH6vr8YiDxBQbo2PvmiLRjy7REYAdZdFYKfZaXq4o2OkY7QCZI+3lL
FuCa+2SwDAkD1Va7ekotSWr5NsSKX/xoaTIfxGTzi7IQCZJdIZq4hgsB1otggpwJS+66L8DDcQGq
3FPVNdkKBhwgyRso2JZP7u2OngdvZTv5FQg5PiFSk/67P09SbJY3ldcqWPWkahA39McERIwyZmdA
BflUkt1pwYhn0L+dPa3UXKAbyjnF3UeOjQDOcY6HeMqAufY5iNW4dQcCKFXLhcrsNyaGUKyZZDD7
tH5nrrcF9j+XOAG9EaW2vJN1JOydgrk98fgjYFo9xOTdQOL/kCqQIAQJP+VJr3tqw+26BeLID1gN
eQ7S0UJte6cQW2zEWc5Qfn0i7E64EbZfdyPovfRPgdhYSGmVwLln2CCcgyrcZ1QSUuaBy7vD1H4Y
TEExnaRyu2rW0nfda3v4FW8UEo1Lg0XnqSy//2JkSwds4E3cbqMG0OCQ4BxxegFKixAx7gkYIJ8X
jkFKC1rOBqc+EqZI/16LY8/6R6wydASEP/08fQhTLT2R6BSOLCSs90dVaV4JjpozrW2Lft9G4I3n
TzeKlGMP704AO13M0ps2RGxws0X8Hb7H4fQOxz2r9YnmknbebzJST2gmHQmINkXBFyj1ys0k1Uj7
wHcSfNuqDMNGW0OoVCpsk03WDc5OMOE1HMcSye1Dykip1u/AuZdKcSqWHgnLCCOS8qCZH6WEEaJq
YON5Pcyg1Y/Sm6g4jsqktUqMZkAGMNnTaY8o8yxARBez/FWya35pa2y5C51JIcKb69efx8NbjSAt
TZ6VUyudE1NqTZPIB4g+iwEhI7jEQ5ewTfeM1ynp4oMRfGceUMI5fmY7rlHaoMeRrCkiBIgsp6MK
zxQLTolkv+AGagTkucqkj+H7rASmk1FrHoETh+mZ8xVDANESpewvo4XjWf/yx2PIy1ba14XHWoco
o4Shk7RTCGUExSOBtMRJ4Ip+9apCzMTcNQuafzYXIzQbSaqatIHhPfIIj/6YVVpa5x+eyxzQpER4
pyh2xQVJzgwlbk6RlHp9ni1miCiZ3PPziHs2YDipWvo8tjX9vQeUF1eUJVLPJpQTCEE0ehtA7e1S
aZUkmfpPvkyI8ggo4X2yqj1ITCjQEMuz7xtVjKPgGtrXP9MNA4GIAhmT2uJigHoySdHLsDGHjqgU
RI01T47yUG5zuF7yz+QDXmuGEUZdPFotjtnzs4qHVujAxhxksCsoekiq94V+vDqxQ+EvKcbnsbTd
wFIDBRkchoaPWB+O3niFwfyXfrZyTaEG6dGTHO7KMRYemPYfYNi3pE31o4aQoRP4BaTbsQtELOff
ufPbhesMFoyb8IQCbuBtvlnylpOUw+iDbeDrilWYXetbsRlwIianjHNsEQfeFUbcA8vpKmOQn2CZ
489/H+GBUMUqA+4BoM361GjD61wNwik8YV7skcHTcE6A7oj6sIIDePRwav9rK6eAkOC1OeyjogYY
wPfbbxP5OABzavP4Rknmh3zlDObR7U6MwH1W4tRxulq5mdesY6h5zMHoFjKzavxLUCSIUECcO7y4
oewOy2iPWeXqm3o8jgXGwZplDH7bom43uIn0foNOUThg46uNmKZx54Xms2DUX6JYpvwHWl07E4eI
aOERFhZjtFdWzLsqikZgSb7PjAK8RqZVFMtvLlR4ZdI/EYDGsLVOwAfpC+a2CiGP9y7SEuDMAZL2
aSsMiZtZ/RMIJABnJ7ul23VVkLLMQicqnCqC4XY3Z7SrAbBxAezTSPT5VibSegU21mTfxg9rQJC3
S6pVyVT49iXOGcf2p19j7RLzHgDT6tnDHHZ1tNvRaZnNP6QJgDEKPKrgUVizDDbzQ9fyg82KUkJg
NN6+GnfMSwVyVvNqLtyY5TQHtRpl6/XKC8FEoWi2LykCi17EOfpV7T38mKXv4CwqL/zFQAeMhBov
vdhUYgfBXztOZldkv1GGt6iKg78ridCdt/E2sqVaV6egyvsER8Khk+FgwoSGmeTCUh/QgnR2sWr2
b/Q2vvrDw3CO6duHxIxAxJg1WaurSu/GeunGEbq3H1rGvR4hfaK+0IhxqjQU4OjZahPogZhtEw9H
ntp444FCnd/8GRCvtvIq1s+cQKV7lsmQXbt1BSasTuj4dX/qcXh/X7uOYfz0r5MFVWvy7F9S/PzG
2S7A7ZlTUCaCZ0eniWBXoBRfxwTkTA9DK1kNClYzxXyrkwKPkGZ8jVGxcUhnlGf3llQF/RQqfVpB
dXgrFRURZMlL8qeIliiiTuBFzmtcI5UH5es8pqbCkLYeoIdIeeDMbnrJcrGktEZuLFoFpqj2t96B
og/EKDT6a7Rmocc7N+weDy8HAsl+5/lAwNzYGM8EhzxKgjBjdbbQz10mh+LlksiQKXbQgIwHZJXC
+YSBJnS4SOgXBTCrmyPI8zxaQA1fNZ4ks5FRXVQjflHSmVUU7Ux6Ezu3v0k2DNN3/ZPFGR5Tua4N
QRYvrSnWKzmseWR7fvrWFX1vlHVlYydKeNINLciVrUY++vvFRMP60RI6XozZjgdCkLFi4Ld/2+fC
KU281GmHnEvIy6VpWLBG4elqBKfAYDFY13ijGvIbVs96240GzAy53dqqoL0cmD2SnS1Zu5dqUKlB
RScYmx3cMSLJB/4DybZ/59gclDH5QgVSG1Nr2hvAtvJN/Z1ootgbliMbuAWOeS2KSJSBqlSjUiI5
0K7klIIK0slCC7h+i4+pGe7zB9P3QQay8Q1AHelvzYDNokR2d1rLOwF1EZxcq5iD56otVFLrynbn
lSpodynnJpeqmgheX4JxCHsuMiZzu7ws1d6LX991OC7FtjwyDQMfLqsNiVr1jrsg+zfVnOY9r/Be
GLhd6B7gJV7lr9lwYCsR+QmYEqicUR38xlPsAZgpBnJcqdqzgaw+OV5vKRx7HWN8GMEISoLV+b7O
Dv4SY2ImO51ejKoLUqXGfN3f/TwclwS6lc8OfdKl8BYK1Evzk3hn2nrVLYMZPk5rVypI5aUu4BJX
w0Zpj49CvEoaLDsFtOPjYPeRJFtCtUmt/czBtByukPrSfxRZWaiPK7DVM67eGWW60Y9LtxoxTUbw
6KpcGF2Q1Wj4JRRAeBB+1Fo/LFEuvq+fZcP/xVbbmGGrzh0mefFWaR9v781tsZGzlhaJRfnoYKVS
1T/b+93f+VGdXkG/kB5UjjMWa6K4KPK/v43/tQ9WY9oqAaougi6KTIR+xWYAUjF3Oc0cfsgafBJ6
JFjW0xGhCGQmBbg73Evf6hJnwRBCrKX5p/rAEynwLkrRmkxBZ4P1Oy9zxiO39NKPl8MWnX/E65wa
eFoEm750wlbCjqV/C/Pa4ruY4FAqU84hbY10AawShUG6/RjL6cbL5vG1hz9mDIp6Xnyoswf0iwDD
P4tUHAxe+U+2CfCwPi0kdU3FgAz2+FJTFWfEJSmWFpqMXuuFOSHv9vrVK5O/hUhb6B7RRJ0cpjwn
aWp2/indwBjh1uVWwpo5FTbOVVf/tZ3xOchYzJ8eetGjRlvskua+fv+tyXHzf6Mgsq2uqCPbnxD9
0vr+OydCaIZFVEDuaiTzpz03KzOu9l1360auJBhj7O3A7TSUpXqd9gMWJkPzh+o21hvc/QC9L7Td
Xp0PTSm3C5LP2zd5Z8f+ridKnIko/YJapF0n/KqKgFruA7OBZVtFiK+l54TKEYXwIkw+Bsu2/kEL
MtYSrElq2uuHvE0lFx8iHKeMFGKOoro0HZRtkqOtCa7gNMedC7IcL9v+3rhLiJj56lChJDR3FUJb
3I7Tob0SQKAj4nxWQVzg75ZcXXwAHrrH2KD5QrDme90l3oIuso58dI34XuQ4/kDVFdHDmZQ3dKvi
WoWM+KfAB+awziLt6jnzhm0vR1vsgfB4ZZS564uCwsCcwfskJeZ5hnmh/c57BPmzxEhhk6QIze6T
pwsOsWpuMixhzedfWdVUPqbVwK//9zGHWgy5g294cPQatc6q9VC00dEEL9czDGUNaTRycrSWgSuM
0ZpMrhelSorCeAL9fqpbmX9JYEd2a1oEygJriVpMfl3yjGG5tajzlaGXfqe6Ah43fJvODoqPUUHw
9/CXPmZXh6zFp+0fydKnL2Rnc0i5+bVGcaSnLIYC0SdQu26Cve03j71bX3zTNa18HwDt2GX9k4F+
69/CDHDX1xrGONuKKD1ViCdIs7X5ol39sFF4NZpk0kJmxBVGQxzJRyhdjpe1cH81HRJIalESe4Pr
gCergsRos4HkdqzunyCSWBftK8ck1r1CEZP+f8N0xhUCC6naNAB1MLH3TbLwxup0CCpBZQqcCoB4
gx8D+yL/f5cUJXPmy3631inaca3Iw3l5GfMVWAS94NdiRURFiVNyviaVrJPSrwmLE/RtkIe9Tymg
aP4z/S7MFNmmOAtAimQaix3BdGZOaMcMKtPDxgL+yjuU3/J1Q/6qR6uOtZN+AKS0/9LdtJkL6Umc
VKoaHpd9EIPAkC7PyicVGVpYT8JXhWhoO2FWVdouUSQNPJBM+D+dJiEkd/1b/EMQQoSsyC3Ekasd
WTluvGx0iX3A4/ceKl6GhS/3nIbg6tAdfPfJ7cnRCJtprf4hKFUgjssBR1k4uzJayoTRuAJhoaja
znxz1w8b9bSqXVegmwS1d11R59tJhKT6CCNiNkJoy9y00l10pQPM0xXFXwS4xmym3WDcdVLdcxJq
JqO9xLvhnH2/G2o8V/x7myPc7qrn6aw43s+RhgprqoE49dKxdoELm7BVEzjRn0VHplYhXccj1fMr
qGfFOe904MKXfxLbNy5vh90N81hoGsu+xgiZ/LkQx46ENnqC13+RU60AodUu3JLvCPZkQzMD+BaF
MA6d+KCPg56OWGF81LdPlR/tAwGSLpjX2KGALdp4J3lYIq7Jhgx5ivoeGBxEkQ/tOktz+H/oS638
EoHai8cwkFzNMDkVkCKtqY7FYFv+5+VO/46TndWkTinmjSca19pit056xW0YKONq3OatDJ7Pz0op
RMzi6kyth4WETPL6vKdiYeDsly37vSTKNM/FLwH4Rl+Ns0LsYyzhOH/QD/Vtj1wwCEu/yko0Ia00
NT89WkQqnLUv4fDq6rIYZq/IGpYxwm3fcYC9avmviNH8Oq7YJyO2nfb3l+fCraBU7RKGP2M6VqB1
dNSGsQD7eQPWxA58sJWnYkxNjIRiR3cNYV7+OL/QSrKqlwHgfjm3lzavbrsPg6TMQmRVY10LfvkN
28cajL87ZbbL3L6vTzNoxN/c7iGF98G1062SUNal8voZ9MbxZEjL1mjtxFNrVLHsVWcE0Drjr516
O5bdyNygrNlfrj2LQpfkT+UGULy6sGbMxXcvxBVwdk17PfqQ8vEztQYLWzMWLVS82J/Ap/YkMtU2
y/ncTTFOpeeAiSk1aiIYVNi5jeTMvRtGob2/lMKTJjZILzHTSnhel5VBCHRl3f3K6gFQt2R8cbeE
gJ0vg+Vpwtb8sF6Ruydj2uDjzRk2/ctN14Lmc8s50+mJk+JH31upO5fRTl6GPkGOIBYQ2zzw6XX0
YMUDx+6Uj1HzxavS5GNaBn1B71zSt38QzEJKBpIvUcjcD7LG4YNm9xMPs4ZPzxL65Uba5BvxklBY
2wX5sFF1egfSr1Aq3hMKP6DLGOHQGap844uOgfDYpKU+Q4rwqp413Q1sNrZbahK4xiIWJiAbnJY8
NbqzLJL5bC88e5r2vaJexWQFs0S3stt1yq0mkZe6yGWtuJuCEGd+t0wSsdLL9vzS65+OxXYwDQjR
6c4/lCmkX52avcto7+Vmn0oE+47vBE13RLf0l58oLd+gCkCBCFhT5Z3Mpjm6W1KLL1uIYjtCmPuV
tZf/Fzw6wlbeKrswWOI6uVL1FC3UWKZEk000ELjIeEqTAxCDzb3Zk+P7sO7WhTzHFqKElPOvzwG3
s7UzC6tBU7jocw/y9Dj/xp3iKtkum3/6o4xMNbADIQJKKGBLfECHhd/fzyDwFFoWyYbY/dZeInyq
TnD5OnQ7ou7h/KDhr+lG59Dathk1QDjvrIolmBV4H2MFboGm6Dc+XujNtnRHmg+GauD6DxaWx47R
MYnfzcWEsWhUsyyfgzxXdDIfscXg7WLdUHzeUmhAf3yHV5jzpWO9MJWtVTTgyxrNR/de6vRgCAWW
3EQ1bm6FeLkKo+T19yAoxm+Sm6onS1EGrnB1LMQXsg/lNIZ50bm4d/W6yaAfMhbKCHoCT3VV18C4
R8ot12kdPfb6YuZPPJ0GYCP/I1141IyoopscQSmwFhzWyOssJ9ZqCFtSDj+wy00isQisFggekIVT
qtpCQNFfzpGSxM0Is6ePCretuRGDL4KS4x0fN3VDr8OQXO23bOypp6xaU+wVSmGJcu+3d+cadSv1
bofjz54kBoNZoJGmdBSMqjCgBEyjiKisBhemBta6IQiqaQcAAWZihC0ERH8v0EB67SPI/y6HDTD/
ZAvhDie6s3R4DPk0EgGkPK8ih2/Lcqycy0mLN/3nt5Vrzut3dBNFMpNXJZAbSZMk45Y26+9YGIuo
q3sFRwui1KoBkdTrsCe4cg4cHwU+ZmuYvM5YcyHbwmHmEM0unxguItfh1xJIlUYIZbeaI9pthdKZ
8rkorg/P3uHmuhVgsjccADpxVbyIrC0a7E5oG0z/jiwh6/3HxwKXsVp2ZvpJ6Azkp62rdiWRducE
vDMpyUFoZnLNBBJ2KJKeKlAHsUXTlTiWQty+m7/gNcCz0EhXpK9EJzUKJBaBcK0I8MGfKNCqJwg4
PX/KLWWCBHuXZlLQvnmM7RPc3It/Wufx0x5LBk9go3C9MXerZbDsBNQRKKQCWSgZowreagg1r5is
GiM8SbN3oGgY/l2XbQU8OXvfjaUvqeRWWsbrIFnZZ3We0MHkQFP1XBGW0VbKqQKC
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work : entity is "blk_mem_gen_generic_cstr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_prim_width
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1632)
`protect data_block
oUBB/pWaECEp3vFtZwVNw/VW2xptbLPv9YDITtJAqnGR1BQn2E5Hg8crJiOfQ+0Bdb+nRT3yf3XO
gJ/ny3LnL2y5/QVDZRS0489eA3Gx66o+qaHgMMby/A0otI9B2e9xeUh78IiEtHiBja7aElqxWVc9
7K3cZ5Lpsbyl7uLw1+r2UxynK2bH9seQl7Paf8rFxCh3KGTWbFZl9STB4+AarCfnU/yG4ircH8Ve
WbDrQ3JAR2wy4CiQ4POolkxO2D9ekYV8m0jv/vw+XDgGVvlp6qvtKfKQCsxXwGJtBBi/S9RjL/6d
j2m97sBQWIJLVH3QaAFhpqnC6lR4SdVLimMHWCjVe4bfn4u7aiGPngRB2dKfmTvtouLt86U+H0KU
IAyvPeAOzIo2cOrrERNF3EOFT98bVmzRzZgiq6FI7fAN6nOFDttGpRlcxQSpqcr0RIyrKm9Efvmk
XYLuPHXshIDnkNc+s5a/J8LTJpPotbmNKgwHxIWI1ldJVxda4+1K3qTnjRmBWjhoLpvZlC9RlQEF
3lT31FCs9HFvuA8DxCiFmMNUg0YXbdj9f2NKnmzZJvy4OIJdYURwOtZERumNnELuDbzVltKlzVW7
H1zMeKem5dnGo2iVAmXSdB5j8Gl/c4us3/eaI+gq57qiyRvA5HLV2zSTqaR4jxgRF0KaQhoqFphI
MsPcq0aGM5s9M7ite+YY/380TrlGkqupU6d5B2jutDb3wTtkbibHrvrQuc0ko18OyJLwqyoxshCr
eD0t+7V1NG42huPqeAdq99Jt16iIJD2lmBX9Rkd20Q0e4r6+oO249u6bkYxfTvdrqEWV79TY0mOs
2AaXNSLqpmT+jmWlFlRf65dc1apMyocMulN9yXgk2a7vGcf1fVZhA3BeDRyRgs53BRyWqRwg/VsI
fowAq499cvmFrJWLijbbNluAlI5bzUH8yt8dxhblHFle05rdwHu0WPu096mTwXU7CstOJUKaFLZi
cuTTQCAtWPZV99oQ7oLx2WjVpM62+Nn1+sFII9UJD/JDnJ7Ha+S8pfMDIJZCZAO6e0YrhGWAD0St
atXI8l2mu5A7mGTkF53owKkx5J9eg2LLoJQgJ4c1dJM3nYAFGcDZZlwBFHOYNpsIqzEJYDbhJRd9
HdWsK6jx92679ad2Pl9qKhSWcvu4FWOuSFHF3fkQ0LOLqNtb6EKr3AmeDN++FO4OE0m9kPGYGm8p
gFsD2zQRVLvyqihqZBiKEdAY2sHMdc2iM6/NLRhF0Rn2vuaTBUnobomynbC9MKipjJddUhW1M+C/
3bN9SNQxGxX8QPbyf0F8419zhVkZLeMLPHGuhoXK1sl+PA25xhoYwWFZEy7os5qDfisnfQXUl0Zz
WStBjQiFcePMjM4Mko/Vblp4lFX1dWOZPkyy7MvcV1IoGqxXJTv3uO7bDODAMnBLLXPAL+NCYzQK
mmA6j9MDdEBXESIhqhlQRH/LqSzWxlCpxYQQIOQU9aGjSXPapgSX617+g9Hy8WI6JbNaPQaIOngL
j4gV8vxORvgb21Wyc8dazvLskfS/1f7wcFbZu6QYItQ0MRNDYPLhRLzXvOlPw4zXtzLDfcihK7Pv
Z1oul2C7SHpdj9FKdRPM9i2s7kjyYFVtiaTGYA9sQTEi37UM/ZY+f2RFO2XAlHdOsWTDpbaBQdqb
1m5Hhq83dm0kw65WLMmpDy+RKTs9JDzdwAjaWuXzzYuHLu+FKeG7EU9hmcuIxa8J6NyyikPuA6a7
XpBNbMdowrt4yBHEAnhwMl5i3J7KRQpCUF4BBPnm6OkWRGNDid/EHMpwuDFIWnoBH6EYsXpArNs3
xnbMDcT4yzhkjCp50LyEc5edLAfUF4Z0cqjDS10oY7nlmx10fNqnSycKkQGETTtXTJwVsHqqdBfe
vgIdzdtVAxboAaDDBrukM+IJCO496hgkwDHFDLliHM3V2EhpKr6xzuO2TbYvPUOJToW28CS4zd3a
yifCOKjYrRcxdxS2vURamhOg1I/vOHo1Jb+QWy4D0OFl2ok40L5u3BLFx/yUQmVKYZJecS1/7fbR
CoWJB5FM0TuqfyswzrC1lDgVxuTFJYXA3AyIFWTab264TDzgxhz22rP5JHinLf4XV1n3JFLyK3dP
JF327rNe/2FOU/vgSHGTEN0cH/KrRI54NERziVW4AMsZgw6E
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work : entity is "blk_mem_gen_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top : entity is "blk_mem_gen_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_generic_cstr
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1600)
`protect data_block
oUBB/pWaECEp3vFtZwVNw/VW2xptbLPv9YDITtJAqnGR1BQn2E5Hg8crJiOfQ+0Bdb+nRT3yf3XO
gJ/ny3LnL2y5/QVDZRS0489eA3Gx66o+qaHgMMby/A0otI9B2e9xeUh78IiEtHiBja7aElqxWVc9
7K3cZ5Lpsbyl7uLw1+r2UxynK2bH9seQl7Paf8rFxCh3KGTWbFZl9STB4+AarC8ICSERvNbBJ0GJ
/h8CSaCDGpxQ4e9b/RDgyc1NFRzydjzIzhIRdUeZgTjWgq0MzaV97K8CVNN6T/sHD+w029pWetTz
TXeRqmTQzSq0RZ7PtbQEA0ka6pBWKhdbA64E+87QTG5ySWI9f+FDJE+QAlNfPBqJTIBylUiGsA0V
gfkbhUwPfam8HUMiGp9ENdQT5FzVtLdzjQQ8ThNPL2hQ3wDbYJt/+aqxBfXH2xW6RKCxprvPunr1
ddZ+D0HXDu3K/zJpHuV33/cGSlCPBGsHAzomoYybRcudZeeVeBPIym4nIKjkOMgt4PcoBufBJhWB
aMbeJ0PTMyMJ5E0I/H9vl77EkR0V+4AeZcuNKIjpRokiSLViiVxogp7UYeAx9b2NRMTr/a9Ym+vw
n/GgDY4Kzwh2yxpTJ2OheQEcJmX+fJfbmpfWkgwmtGfHv2TU4rXnYNr8EQ+xc5QO77UECpk1RW+Z
p8ZX8+IkVobBSU2ZY5S7YkwE6fSDbS5GL3jQZFIENSXfyfu2J8pYvpTe9+6eS3yN+x2kE+cJucSw
GdfFsYNpAoOxUy8nQVHhIoiVKlUNjiWGWd7OCrr2ycYoGMr5FGMFQG2t8kzQKOa4d9hPStBr7QhC
hEfgtY8/jqPEJ/Ce1peguPYaC0UB3Gov7Bf3uYWDb6eivLRgciZ90iePzOjzrsMnm+LdKJ9qx/xG
JRbc7mQ+F1U04YUayGyXGu6iT1elutov5rzDOfT9F5RcuWNXjIgdmTzHcvSnVfz1fiAxnVuIlSn3
tgT+UZF+j/47uk97vaUHeT7h+CXkA/hizYksBPnXDDc4a6KuB025DV9SGpHIVTxjQymK5YE6i0k3
gC3VS9MEkrXebGgH6DlFr2/kalqmEsdjlN5Vsg2lNJqynMq6cZ8hGe6J1mj4jsw0veOHzk+7h71Q
SKT/cd6+jImEEWTi1GGZPQxYXG3vMLuFe3MQFruCzEr++4CaaQvp6SDqcGDpgtplMaMHmdvXEaSU
W0DgouEq5Le6qd6s2onxCAC2Cy9H8ZpvlpEAXgk8oVbi3yggbOwN3uK24Hv+9yMDvG8rb1fp8r7x
h4eHCJ+eR9UbJtaA/sHKMkDhtd3RWmWMeIZ0QjxyNpAF3Wp0ULnYqqIMTunHzSELlB6eISOm/oUI
TyKq7CvBkG2sOe5d/3DYk2ugfEEsNCSxZFRtR7fbf2cgAIJIO4dI6lViUNlqEN1i9WTEmZZMuhKF
ELb61cLGqZdcn5/ftiKCRzGhkG4r5Y1jyAYc46Y1HzAjqo+XReVt4NWBEaGhlxo9kgxEDqnn+LXu
M4hN4yfUbXGpdu7h0Mz4Cguy38BvMexM8qYZcEORv+5hDU0xhaUaQgZ0PBS/MFkx4DdpU6Nmpux+
f241oFko/Bpx4/qNyCWpz/TT5jBYtvO1JdrvvrtNIzG70P+e1lFANr6q+t4bjzs5vqzWXcBeXXh1
CiOy3SglJqDU3kDtrY2wqwo301cs60cg4E3GFKAN4xj7VLCG2EHa7GmergkrD76mMavVIT6zX/Xq
UbnSmozZfk+bjr7wKr7Ks0ibLYyYXdvyHTW7MBVS13nAhhTyw97g7Bb5XACuajLmlKUUukkzfulV
cF44ApwSa6JctvFrW6Jdzy7wdHzHF936uJRmBQeR2muSaSVmdZJkk/psA8MkTiNp3Y+XB8df0CDB
0zIrabTx+5t9jD8+9ZArchMXhpge79oGlZEO+Evs3wJniP9PFiMnBtTOK8W9IJ65SRNvr3Zgn9o/
bga9kBQIIKo64tccskNsy30k4wsSpOOpA86t+lVjDRxn1VyA3TSDvLHNgLZ+HKLXonJhQKZdnJNw
yxwwA/MdHO3B5ksJGxxqVx3GjZ1ZIIL4i27cmgK6FoF76TiPnQWRS4/l3fbWLlsvTYwRmNZ9sTFL
VkgVVQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work : entity is "blk_mem_gen_v8_2_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work is
begin
\gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_v8_2_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_top
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1632)
`protect data_block
oUBB/pWaECEp3vFtZwVNw/VW2xptbLPv9YDITtJAqnGR1BQn2E5Hg8crJiOfQ+0Bdb+nRT3yf3XO
gJ/ny3LnL2y5/QVDZRS0489eA3Gx66o+qaHgMMby/A0otI9B2e9xeUh78IiEtHiBja7aElqxWVc9
7K3cZ5Lpsbyl7uLw1+r2UxynK2bH9seQl7Paf8rFxCh3KGTWbFZl9STB4+AarFrphV7m5x7pDGAq
4piN7d1uMjRLHQ0xiaRdqpLkpY/fg+W6tWh8sywIzN2bWzkZzXXc6PirmcuxWE84aAJsxpQMo7wU
RZdEhgIut61RJ4RPJ3A5loJplK1IcVy7J/YoppnYp4jJPamvAzKXBaLbrVZ/vGJvXiNH/0iDxuTx
4XiiXWRZEMdDrDpGVeA1C0HksFDuOW80JOvST1a1gDNRvZzpp5WJpfMGvyTaoTqYxWenWYQr2Bts
H7/umlsATy6YMc9UHwuP8WwhhqUFl+lMRiUoRaKgOFOySK5Jz/qhCCiXH6kfxC2eEnm7MMZYODpZ
45svuk2Ld2VrVn1A8o8p5/qRl4ov6dMlCsHSSY4ZYBOHsdcu+XAfLRKdmdyNrSvHkoU/OBxXupXe
xP8MQ/V0P41ErlzLQhHhzkbPrvAzcumA6G0ut7lyk+g/yeDpUYxAcRqrYh5OmW174pdyxQd7GB1Y
mftPJT+23wpUA1/f/Z+9wrvXUNoUcISugNOisr5lNoYa6SfssnIUQiXqqpK2Ybgs4wDX5dyHVrBO
ivrMKZtOWcQpwAS+E/w1IWEnQ1ZyJtQbFFVsXJZudwa5/Gy3W+rpPDF4RhlcVNUgX5se5Qc730yu
vHDfEOUXAP8RzhIWyn2dUvXu3L3930ym2gZi0nHrycsKZs+nmZYaY53E/Nqt4SVi1ksut/5Vb96n
7+x60pKt0VW7i0hCicU2aio0bnCp89GUoWGSEbPjzvfJ1PqDVZbejqmC6BgVAOEiyNxDB5UPUp9k
xCi3pOuPV2uXHFILfwAfhSvWzhTEWjhFmm+d3J2E9ShPIkkphsUP1tJLszpiRCtXTa/4Tq9ksvqU
fh0djdoBxwNo4OAvMQWSJnneUxMstxfOgRbzJCpTDbWI2VhL3dr2afQkQx7kbsZmdLR6crw0TOMP
NbUq1ofm+l8sZoZR6tdrymhDDj6bGk21fdHDohiL70AN9JvsPa+GuWa/tnFhKrvs+TX7Iqe/lk1M
itO3isjH+EcMKKvgl9HdUYny/DKnU/5mD0JR2AbfZYYzuCoF8VEXrJv/kxkc96lrf594FMt7PUoX
7vrwDx87GszphKo8lc/MWrlvgWzaPnOHMEKxX/jCEWjH5R4/lYIjfusCVhKNgHuZ64/cmOc9jVdq
v9T/LwOXRvbxAzm8fz93yfpjqnyqZ1Rti3AvwO/6CSAjeGOj7A84dzwGjKu1wXve8CFbtsSMP3MT
Mr12H6u1u8Rw1fxMLTauctbvCC3T6p2LLb2U6aqXM4XEIctwq0tARRvy/7UdyU/9Rl3j6FkH5e6L
ssA4xhM9xoPOw8lLZs/7gZN1JvkdR2zt5F7Oymlr03w4y4Gc8Rhc8F51/wu87UM50l+l6m9nYTnE
nAoVNwJr9SeHfcmc8rRR7krOoJvSPBfXZqv7OLLKTzrPVXATD9XTxgP2Ul0EA94m3j66lUEbp7Xb
dDdSlHMFa/Yn5diHt68p9PzsHNyKrbujPTdTR3My2Tr3UcW4zrj1xrhATKc72NC3nFYx9w1MkhRq
Sm1152a4ZKGIfo8TecvVKoeFQzaOZBb0Nw/SE3xngBkGhDBOspEO0jJTpR9coLSRpXV5YH65IN6u
yx6Zt9sVgM/XFZYQhqp1b4xBbWWLr6NVUFPANdtbSqjepo2K2YVgbvJE3DWL81LRhZCjzcUZG3/h
lovt1taTxAp2x6bqpAugDpWRBfrflD+O4l2hiNWTYo0yQd+g9VmEJobXRFK/lUMVgijj9/0FuqL1
YCGJjfBejezkuS9kgwhSlpv+N5OBkkHRalXKeMI/IyUKH+hxPEljmglX+DZ6nJKOSGfd8zpb7n/e
X9FnNNxUbQn7Sn40IfMYoWTdJ0JWuSvb1xle1Y+w4Gr0G9qdDnXgCG5u7EZC4wRjrPujlRHhnTgj
WJOAa90nMBDtYx4tFv4ha/W/iUuUy9bOQCfAMbvBwwGMPzpj
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work : entity is "blk_mem_gen_v8_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ : entity is "blk_mem_gen_v8_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\ is
begin
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2 is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2 : entity is "blk_mem_gen_v8_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2_synth
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1600)
`protect data_block
oUBB/pWaECEp3vFtZwVNw/VW2xptbLPv9YDITtJAqnGR1BQn2E5Hg8crJiOfQ+0Bdb+nRT3yf3XO
gJ/ny3LnL2y5/QVDZRS0489eA3Gx66o+qaHgMMby/A0otI9B2e9xeUh78IiEtHiBja7aElqxWVc9
7K3cZ5Lpsbyl7uLw1+r2UxynK2bH9seQl7Paf8rFxCh3KGTWbFZl9STB4+AarG2WDtup/dZWFtHj
4L0AOO2yupmrzsIZGNvpvh6JBo9zHmr5KVcERGE/W+66Dr1KMwzlRoMffnw0vfi/IbOj7s7Xwyj7
z7w/ZTlSPV1/wt8pPVXic/6xcCwWnelX3bViVQd5brUMJvyRjL85hkMaFZefalEuX26zkpCwZCmR
AgZuvIfn15zeff7L6/AvZsKt3wbr/iKTOY3bAD0z0Kct6zGAQS0uSFoDFS7HigCNljKn58F9oZxs
1V3Y8+QNOSNICZ/dG4QJx74/R7MDNUmUp/zG8M9MM3+KpBVgMHVaTTieV92rCwZHcbdrkeIMHQBq
pgKNaOBFmpMqiuda8e6+40HD3prvNweZT9nQU3YBEZO/c5YinDyjcm/Yts6FiLq+BlwbXY46wShz
AR7dUndz8GfR/Yie0/0lImDcsShZekaN6jtFe4zFnyZ5r8Et/GgJNaAgZ/VEyDiRfIsKCNyf/EIe
NkIT4p+xazUijKj6RHPAk++Y6i/rsMqhlVzuEfzowEGB1hWaJL5ZtxRUA11OwsVMdeqvFc+A66Ss
855DN1FLl0WqUP3EIOKoy9+7Li+TvdqPvTS9l3SNJ0La2V11vKYkwwX9Z0ZUBBB2TOpr3KskGeIc
umA7lUt7tqFze5XNNOy3DVV1fisjFChvxyQ7ytlcElTrCOO0FJJumQ7NxBQplDFTF5r2TgIfsLMR
fhWuM7NVhfx4SVEgAysokjFDMJOQ5iLH9ivdOfo5ngnTpz+ilvnYPd9seZJFkoTQNvslIOvocJW8
6hfwVURC7jXKd9NCoZtdW3kdR0op5mCzCXBKnQRPfYw1JRJFvPR68FwU8VoFnM3F7fF3u77FKyP2
28MS5eN2gqBcBHmaQCrn9l1BQxyTndttVADdTt8dWg0hCbcw/1Y18w/rKDyyQ1De48D2n0FxwctG
k7JeWERut7o+ninUX1l654FQBH5Z+XHG+yd9GcQayv+lfJc1j/mmHlT9L5bAQiGKLJrv+Ic8eJIs
5KqyDjCk9BFGqLGOtXi3m4wslA7ydX8cb5+lihFIz8itvoXNuAoTYFMGWjQbhphBDHjjTpTXrTZl
u65LtLQwJbPl+gksRsPODpNeAobD2jC9mviZOIUs+GnnsCxEzckYLA9FG/Pmv3UW2EVbpBTkutat
3GCh/R095Z1vyE9sI2dzP5afcbeihqr3inIewanfLNe3HNapyZAwskoeHzq3Gee1Nijfwt6kpMmL
UDmzbWs5j1BpMKZR2dlt2RiIcyU3M+RldczK/oXupuYM9mLH6rtf3IYNuGOz1CTC56j3MUfJTFYs
VjfGxX59VNMoicXGN3Wg4I0RkChrXEGzFHKmgurRxt/x3b5jyEm4rztuDYh5/go4ALwrmE+HkgHx
KkcHsnUYlOc8OlT9Rr47BdrC1PBB0Dt/OQP4W/xnxrQjoXx2f9k+tce10DXUBftAgsYFqSVG3ZBR
E7c9Vz0TNJmIQpI1Br/DScZZmUloeYjArdbslQHIC5Y+DKdSraYu5c6sQ/cBnLq9/AiJq5+oeyee
y/mXYvCRruhjGbSHyHBaiO5my6u0eloelZsO4HWU6RQKYngtjEGA+UoCICRJY9HUG178doKlTuu8
j+XycNsrVNLrVPHey6InfXTX2EX6S/BEfQg/MemniZJ9zXCHbQu7Bxz7UhR3WRELWN8ybqa5yQI8
UuA8GdckXNXikvi7kSuDCR50pCzJTwZmYv3QgbmaDya5lO3vY8qMudbnNNkllZvlPigPcEIrbpo+
8VP/rS4bQqf2aP6RiDy34ug61DynIWZXb0bzvr4jFpeAoMebfa/5jjDgOTKJg0t+34kmSQqGkHM4
vhZOg7dE4Q/XF3n2/fT3g75kqF5HpMZ8uSvlBnMoFcaBn4Oph1eeUFWCAKCibGmiuJ7vzSWs6qyP
WlPB/g==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\ is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory is
  port (
    rd_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_blk_mem_gen_v8_2
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      din(31 downto 0) => din(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5920)
`protect data_block
N8R7t7fG0S7j2ItNJK8NBrZsCD4yjCUrLcelwqnJHGVa8IQnWeZ3X7pJIR5+WqrevbzYD+vmDY7+
QfMifk9q2dTMvNEI1wMWhKsJNl3Q0SwXdRoY6ZO9yDrGmSlunAUDTPfXoAScENPIzs5JyalABpax
Z4Wv6rusWxbEjSWDz3ao3LNJusRb1Znu7kcGIGJCBKk0i9zT4IrcNauUVkCfW7SmA0s2i1bNyACG
CFKrfb6sa2V76xDHt4sw1b1pXc1LAyeNw2B2YKEhUs4Ewvd/IZmxi1mk3oHo1uZ5rlKCJyz00JfH
wJ6mlZ4K3ZC7pLPSPHmk6LgBDWflD2qZgG5vSOxGCni7uDGtVBmXd+4XLXTsnU0voXjz86UO0KxG
hfRH8zZjSvvvy2Ci566p3/Je2ZzNZANvT6XXQMSjwItpySQTGRcApSwTI54NSJw+Ft5iH+VLVnra
EixHFjNwLtUHOfsLsqQ+/rU1lcTYV/UuzA/4iHx/8VWAgY7MSdRa6Pwv8piuG11A8k8Z3G+4r+t2
vRhzkwX5CgAonslGZ6CzZA88D2u4Qv0TBdzMLA8cSkrewLOG63YeC0aU4rUIxd8x9TyEbw13IEzc
aeVuXln6ouaHjzjm2lstrfYybPOjbfI05JLBz3N0Cf9aCGfrud2XmuJ2Q+J21SPesIFzyOYOx2Eu
XDMz1n4Z2olFQTixj28fryq7S7mcutT5M83dVElZhmpmHb3/JyBwfHbpW39dYO3Elqhqx6QYrBe8
AoPTABhT14M0jxpVyuz1HhJGOUsIvBnS7LZ+CnkNnshBRGqrGRtctMGbAMAwjinMXTbIIpspF7b8
pjYKpFtqmoB6533J3HAa/bxpJwx9hEqrErNaFpIzYr09OQQP+JyImKgWF16OsU5r84PvDmokKlGG
AuelUThhNrWIiid+9ukQnfdMslKeKx+F0oJi36RtM5+AcpZQfeIbOD7dmn44vOGTDP3m+LtQiL+2
GwxQUCMgzx9LrHkWBW7DnwMUcaeZI9RAyqxuIvpWhA4IkeeY96jevOTs+3HK/oYxGthUNqq4UKS+
lgLPtak1gVtJW3IewuKOoPg7/KcgVmdMT9dj3HsJfyQQsuPRPqnQnkbWjaUo3AqhfMp86OpeWySJ
7dELpIT9It0RYueDcjbDelB6jRLKdzJJggMhucEe2vsSS/UnkRb6V7WjeeatKoa2RoLxdTIc/AA2
sSRAge/rcMRzLjlJdmR2U6yWgq7cZfVf4k1zFK5w/uXtcly3MwZyVuGbbBj04xjbA8xU5xs3ELIA
9ChzodesW4ACnTm3Z8Qbg8IYHILrGI37TL0IdrheJHcuN17rbXf+utEd9jB8eoCVkfQVz8Mv+4y9
Ky/RoxOQSNH/NO2guom7N6n/9kAH/k9SEw3j3mmV00221GOopmy5A0dFwN6/9RhpC46IJfunrlA5
XupqkppyCXP4H3oe/kbA7cwS0d1oIkzBCuxdWAWZbcZxFci5E47aCQUwG11f3K4rqQ46MFRIH16+
jaSUix3eWs1LYoNlJKcef9k9Wlub6IyRQQQ4jepejCmd+z2ucUdSzW4HFInNu/BzTG9r1QUGz1I5
NvWF4Ecj/lZzFoeNZSxGRKn+BcOJyVCn7hYa9qAB0SoBjoz8NV+0CNMITh7zVRwjDJPk/q7i8vNv
3JqrRwD6N3BjK308htZXOPSvg0BsIv3z0q7Vkec1JnmIL/fyuiZFU+gPdw5bb9Es44fUPEmH5NaW
8Ko1F+MnYz+ySQsojzzmJ03CibN4+0ieGgUMT2ruQMGqGssObuP5MiEkR5n9bB4VFZn84TeOAtUK
q1zEqT1HbrRE9OAigRp4BVKdqZg62/2BjHLQTGDgdzAAGrgERnsHMESBSNHbCMnSIAuIMSmCZj5g
xkEdq147LbUwU3NhgcFgO96kpIAe6ssVUW/Li5xurj+MwKT4NDb1Fvz5AluFRS0lbFOPOASn/YHO
MsabkQTtmMQyZswIr8xZ7LdofsoWkRdig3fanpyL7/TLBvBamZZT+FUGbJXM41X4Eb7J3KkVmY09
5ShDgCz5nHJPrJC4ki1dqCGCnoU+BCZGBXGODUEZD5wo+hshmD3gGtZFI6wBa94WN97eZaTskgIb
ZBaaNs1PnHSATIa2hO0wLxmg1HL9g54G/Y+oNX+jRqm1F2J0KhZhpzRpdo4mCmSHLxnmO5XwYXyB
4XfSjx5rxhIu64xU0m/dYv7gWM1c2XYFj54C1c3j4DsVGEYgFZ3uRdkvlDMg9ljlHyMGlOo8mpqt
0nAooFKjFhNWg2cAE6OOuFTBIryWFmQ42n5PD4j+jm13CASJ6Q+zWugAbwlecJ2xf91wnQ348ZtU
yGuHj2lf6QbTlmCh9ohcertyHGidzmck100Ozo5g29KMRkILdGaGN5wCBzqTIVN3DeBC0SF5C8bN
pMcKEJXyWuuK8ORQ18HkK6vWrlzj2CctG0onLughvc/KXrGTYFXh+r+TA8NujIe7I8vvON9n9xbH
OEKcsN7Fef2KFjKNKcsWBrbHT113zMhPNW8r3RV68ec7OcWOZ2XuELjIOpElBQ1dunc3TGaHudUf
XMRUSdC1QQKPBlOwXO8ni6I4QTCT2+Iqlbeu9rXB/m1/uN1z4Lj7GQQil6Zg6ksx2wSeV/IVOgEe
RsUA6+kUpsWoBOjR3XEoe0WmYc+BcjFKRgHjaQ7PoOK3VNf7U1yXaD3SlOrRa5Lt85/l+Y78howK
XxTdWyGi+0cFtvoTUa1ahpcLHhDyNLP0giDOwNBa5B7AHI3xOFkTEaTsSsR8eZDcpUCWDOwlyVYl
e7WCY6PrHJj+JYghmXlBqidC5MH9AcYCbk/hPi/CIOOidET++3kVFoNY1Om1hknzNdbRJmnNotBo
yF1b8WHXmYg035J/sLy5PEnTqY4hiL8pVZ3U2ZWNgWbLtpnVWy1YMO3fySk1H0jaFFeAAkIfZyrK
G8xcnhWLW3T4A3ccS5ROZtXp8t1WN1tXV8+gTWzIMAlgChrJmjJAd1n6L8E8VJxEY5r5OOGhKota
rp6TWbp6zhz7n4X1HK1MxuJInrw2mTaXjf5PBVUm7meurMJMIBkN9lcJ75rTWAf+otqxc7H93DMm
9FpPxfVrLT7V38WjlGSwWR7jn+j/KlHSBbuEwoCPNSQsQ3gx49TVZhvCiPkMKhSv1pbsC0oPgFRK
1nFIehOn+mWHdW0QIjK2tAsTiboEZvD92IMniXSAdqnvXgMPXgcBDrudb91neg/T5lVuXEayLfkg
s1H17vyE63axg56/gD3h/DPP2ut6lIYxqBxLXG/c3FnmuVnr9aXr50O5YQQ9bhFtgJRPohiD+c1H
sbxZ9xAY1xlmVOHXIBeQWhDzOgZFHYaEoslMStAf3E15XrusbzKp9tNgU1cVgrAtL8q7scqVnb3A
eVGZXIgCH4qTJ9HPs03FnMcmjtLIT9U6t4RGAv5anz67VlIys4/z40qqeBs6NaooEZgt3av6746d
TJkMm9mKaSAJYwsbNIY475UfVmo6LhI7YvLNbvcg7dmB2INuWqkV/jUd6OfaemWDm/lFnMgmn4xt
xnRbSHwd3fSKSBMwCA3ZVUzXp89fx3sFB2LNQzyzJxzILt4IpRGy+jFGCv7T6FTeDa4WVznPGp7+
HcGhq1YjCMyoCLEBWx4Tr+0dl2yKfTher2vSI16gp24kk5ulazbhwUZWcwCNx2T9h+v5fiI4G0MR
QXxpfAmtL6TQioOB1+6sL1znNQB3VQzWlV7a0Y6CUMmY6f/t5XpVpaDSp8C+oBmyvYgAc1HQt7ZS
XgJta7lM8u6JR9Hb5c4Pw/eI7gNyVm+HCCG+Zi12amLZL/ZGvUlXcft6VJyvay54a5mSIMwOCjmo
KGEQFE770cB15GIqd6DElyN1x8Mj+G5dX5AOq8YC/s+SCkt59tU5OU30aK/oyDkbCwT0BH+SortE
P3CZC10YyJQoYcsIrOjp3xCj/EoC8SIUToJGxS8BEEa4brS4NIZ6mwaBlxv5ftSAG5zDQ7EhpWTD
INo340TiF8X5h8OAykq8VOs5PyINvX7xTGkJih3q0t0nEpB8tIf2JYkVd1R88VDbbsFaJKTKZbFg
JWMr17k8AKrg5qx+cmwK/q8JqqsISmiwaRQ8aavaPKNtlBsTK8uhR9IVwEhL5tdQUQTEsPVZ/y3A
0q2MUJPdvt9OTwcls2DrH/Slkpd0XYUf5txwn3s1DFwh/HJhWijVw5ykKshsilmtZfwIenwihcEC
zUOjMwPsVWXsKDDb/btfDJYi7w4yoFJTwQcNnsvgsfeo2+re5/aMrJ1BmkBSQvrJQ8GP9C5KXTH/
HkIVHgbJu6L7FRvvPmdDfaw4XtxhcoKY4gN26Y4y0IbjS+cbFy2rG64VO/0hrqZ5OJ2+hGht4WYs
Vc6jgiQf+Xc9mI//G7Y5WD3A2/Wezss8LyQkQY88ruTpg1p4o9+JcZL/B3q6TzCJImOnO4OY7SMa
pX3S34a8n/+rBCALl80wbnpJP+rbnq0neSChNyPN7HquKuRN6roTcDLePXkgHH1SU9krTBkvDzXS
UV/kL9pZLLr7mewUlNK2yw9qKvDTftol4qwWfI9OMLAlPbnYsLXyWhh7dRQn/HzTHAPdDBknjVzW
UTsSqD7k0Tt/EsYtL6M8qjZmJOMb3yitm23dsrl+sTlorM51vB8OZLqR8yDisCRyc/gLB5sGMQCQ
A69fcRA/XJdL2FZVDlYkPmrMKIoMSAPZqQSN60IaJvQEHtzF0AppwxOF67oCvNLusaaSrqtirwXY
slKiAi2Gw2GfHtQxHfHjiG0Y4iOLWpxUoVnXXzQc7j3UIFAnSqztLLp7NhiJwzB3KVcKVzdeB7vj
g5m8hMLflr2elJl8ML954JzKGS0rWlnRsgs0oUtooIDGcpN7KdETf9KA7dmKms1KppewwoNkB644
IPp4gmWTSJnCESUovPTNVSWQ8ydVFrjVkG2yp9Vk7snrIP1zsj9+wKJqHjt7KOk9Ds1Qn8x5YKVP
pzk0bVBmbGwX57g1c3Bymt8EqS/r8LVyIFtrotCTJTyHUXeLuYY0wVHZATBS7wqgpvjafNpNxmSD
9gemFGUczZQz3hgq+tnmNJ1Uatb+mHBd49iaIzURl+C3kldgkn4rjdMJJpf3Cle3WMSxNk9PlG8A
jy1EYjJ09gf6UV3aFxxrigoYX8s7f7DIYbAGB7sGjzshbJzlHeL8c4NQYj3JEuck4d2H3dAHvAmZ
g8jL78MdHN7xt/tHn7sm2LKuf9rCUqjL4uaYeGMXCLs0Zy4mkhNNVAuOZu1Z0/qMn7qFyQPQ/HWz
y0hKIegoCdBxXMk6p0tsuvWyK1RBNKiJHy810GWK0OGfjyMkQ4mYCFOz6O0Xz9kw8CQZhJXCOA9L
Pzr1YJlefGKJunJx38Y8elixFLASc/6mi6irRTkaqlSTMcNOcuDi9WO21enin4C464H916ccue94
DD5XgAXyySSXV2URVBbXaSM8agDy0AyWi6RB+EZXdL4Fj3/yViM0OVCfAFhzRu9KIDbHFPWvnQNm
/OdCCfMNEB6wL96vghp1Zn9AVgi6jDG/nXW0ZUYBlizJnmsLCfFt0UAjFTsc7F4yGyT91qiWG0YH
R1RBxcB8ixnoEQUV938YBGeHLCKSSYecXB+uFuVVe0jErYfCnsMm1MkaFs/paz9fJc3pMnOxjpfC
6YdWLTLoZqkAFnuV47Qt6WJMsrMWYA1OGAjRjAGwpYG63wkedvfbnvxz5f6h6Qw4C94Tj5t/VpPx
8hLiB4LpfuGXmOdx6TDBx3hnvm3+IxMB7wqolfYw7Xs0wekyU4JgRBml49Y9inIkVdeamHuzVeDm
p2TbZ5jjaf4x1eKtCf9vBPkH5IL/pmhCCXI7bg5qdjSeXWEdi3kFPm0oscvzsr3k3P3280Te1sLx
btcMetMM4SCjPEXMp2eC723yCoU8ddWQX2n6KZ3hRt8UIihSC4ImgDbMc3a+QOvy94HiKFlj7Lkf
kCqsrf5yVo+EnMRjU3FtCrAqjeKFL13lpR1K9QREotzDFYsNQBc0BlHNjd5FP7CHsb2bnQVV+fQI
Lw1bKtsC9wqqCL4wq6ufN3lm3JEHxWtnojH1TrFol4pD3rksionZQoXbPHHr9cEry91eBCV5SBjO
+W4+wOQZFV4sfUNNTLjxwj6/XfFrjeV699/4dhhZ95bE533FMNuO1M1EjrIvAkS9GisArfPhese8
B1L1Uc6rU8iGvhMlLRNp1Ur9AKGZd8akjgQ7gIaqKNg6HMOi5GB+G+SYwDXKOxcyI7ydi5nAsKLz
5W4mu5gwPvnvqoFpPoLTYWg6ipufRTL8b7atNKQjZj9S6uhSzbLGmkhswtYmWRkjUbqVsgE9eipo
jAyIV70CXAlsmtzExNywFfmAmAH9P33pQtH4cfC/toqvoiZgj0gU3l8oJBIKqOE24DYQ8XS9akRC
Vv5+FJeCqIicc01uIm9BvtTdXScWcgfBzu/46hIgCbniPLDoSHPFsY8wx6DMJEAWWVEzt29eWJaw
qJ+ZpfmgF8Z5g35EQW4fApon5/f+HiQqwM4SnT/cMj2PAmn5bcHHWLHcp+Rra7vCIounDe/JvpWG
urOylF6IYuX5Zx7IKp/1vtnFRr5hEStywPgZC4k62S+TWfq01Guh4ozhqq/DsucaIW12kDy8ptrZ
UO0wuD5H5gpTaQz6emb787exg18w4zAH8PfzYFv5Z0IYa5gpOArisnlk77SYyIqVYg5S+P5BLyHq
iQvxtTuJdA5gGU6dQuhFv8g4GjiHvYH+x8H6I13I35PTvf2ovvJpznQ2K/jrO3rxuyeDWF94PzbW
WcEJh/xmPiqK/uGuEkF5r5dpBlMZvOnGuaAmLwKiTk7f7oItZwPayJ+8JbFPmYp2qaxRKkRtZiQG
Wl65dL0y2veteM5q+lc6p829lNDReuLnkXYerERteztx3vBKTv9BzJ1s4YPUilCFVV9b65B3a/d3
nrC3Gs2WUlMdBAQz3U7QJEL6lLW3RxbO7uYTj7teDttAgZrRCU4oFQG9vRj7cJqx8BQZHkIm+4GU
PYhB6nDAN3ny8w9+SK8xW9uqPns0CEtOZCBhZdsoDhdDLf/TKlNzRZA+dDsgncvrqCVhkRUGeGJ9
CQjKoDBGIWTc+4QoS9nDL7MSQcPO3kiMC2asFXKPLz+bnDLeqDXHakrVZ1/pOalNikb8ekww639+
scIYmC35iwgKsXtNJ0ZGmriJscWbrhUHnj3760IIlTN55cIRLH2+JclAR4hRl5snUEtDuwGQ5rp+
nY1H4hozc/y7vRhmQh9lyxI2Bf7gkGrkdZR1dTM/oOMj+ZNsw1R355xILJqGS6FGUY0gCslctaJL
/3wD3AtumCFNTwOmUTTlkLHoJRNBtunEcz1QN34VluabPm4PfLXobk9ILhDCN18dVsHwB4+FPnSU
/EC9aMIX14XWyRN8c9Ca0gis1+3hm9MRjuUKt09M/AtKMcsSnag2ZXT8btfaWiUzExz5ryUewLLQ
PCAAB5tudQFlZYsDwm2G7P5wWgDPqGhX7NSdjvkw86+1Axy4C8+JcVU/cA1FeeUtKNK4VToAYyvQ
Flv+LluwWm+7WlREYOZFtyeyxkH3X/Ygd2szu9l9y+BcaAgFS5xbeWFD6nfhqbP62bbl9T/3d+Lb
+gHEpUD8ddv8wChXQPtmkLvrO0rBNp8XFwTZUTF9IKfIZJFsbV9n4AyCyP8+E0NKsJLCsaO+lbbj
ziUeENhCciivJI3yL75puNSAT2nMfuGesFtwNjLIxqxv+fwCMTahM6N0nd58KeGoMv8/LCjNRhtg
0eoFHjOqsV5FcmXp3OP6iZ6GgWqPuWfgnmiQIthrDTKaLddGLzxDU0NTn5XR7astBg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      Q(4 downto 0) => p_1_out(4 downto 0),
      \gc0.count_d1_reg[4]\(3) => p_20_out(4),
      \gc0.count_d1_reg[4]\(2 downto 0) => p_20_out(2 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gic0.gc0.count_reg[4]\(3) => wr_pntr_plus2(4),
      \gic0.gc0.count_reg[4]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => rstblk_n_6,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_i_reg_0(4 downto 0) => p_0_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_20_out(4 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_1_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_9_out(4 downto 0),
      E(0) => p_3_out,
      Q(3) => wr_pntr_plus2(4),
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      full => full,
      \gic0.gc0.count_reg\(0) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \^rst\,
      \rd_pntr_bin_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_20_out(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => \^rst\,
      \gic0.gc0.count_reg[0]\(0) => rstblk_n_6,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\ is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      Q(4 downto 0) => p_1_out(4 downto 0),
      \gc0.count_d1_reg[4]\(3) => p_20_out(4),
      \gc0.count_d1_reg[4]\(2 downto 0) => p_20_out(2 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gic0.gc0.count_reg[4]\(3) => wr_pntr_plus2(4),
      \gic0.gc0.count_reg[4]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => rstblk_n_6,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_i_reg_0(4 downto 0) => p_0_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_20_out(4 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[4]\(4 downto 0) => p_1_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4 downto 0) => p_9_out(4 downto 0),
      E(0) => p_3_out,
      Q(3) => wr_pntr_plus2(4),
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      full => full,
      \gic0.gc0.count_reg\(0) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \^rst\,
      \rd_pntr_bin_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_memory_lib_work_file_dram_wr_ram0.edn\
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_20_out(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_9_out(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => \^rst\,
      \gic0.gc0.count_reg[0]\(0) => rstblk_n_6,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_clk_x_pntrs
     port map (
      D(4) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      Q(3) => p_1_out(5),
      Q(2) => p_1_out(3),
      Q(1 downto 0) => p_1_out(1 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => p_20_out(5 downto 0),
      \gc0.count_reg[4]\(1) => rd_pntr_plus1(4),
      \gc0.count_reg[4]\(0) => rd_pntr_plus1(2),
      \gic0.gc0.count_d1_reg[5]\(5 downto 0) => p_8_out(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_9_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \^rst\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_fb_i_reg_0(5 downto 0) => p_0_out(5 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_rd_logic
     port map (
      D(4) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => p_20_out(5 downto 0),
      E(0) => p_15_out,
      Q(1) => rstblk_n_2,
      Q(0) => rd_rst_i(0),
      empty => empty,
      \gc0.count_d1_reg[4]\(1) => rd_pntr_plus1(4),
      \gc0.count_d1_reg[4]\(0) => rd_pntr_plus1(2),
      \gc0.count_d1_reg[4]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_pntr_bin_reg(2) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \wr_pntr_bin_reg[5]\(3) => p_1_out(5),
      \wr_pntr_bin_reg[5]\(2) => p_1_out(3),
      \wr_pntr_bin_reg[5]\(1 downto 0) => p_1_out(1 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_wr_logic
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5 downto 0) => p_9_out(5 downto 0),
      E(0) => p_3_out,
      Q(5 downto 0) => p_8_out(5 downto 0),
      full => full,
      \gic0.gc0.count_d1_reg\(4) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => WR_RST,
      prog_full => prog_full,
      \rd_pntr_bin_reg[5]\(5 downto 0) => p_0_out(5 downto 0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_memory
     port map (
      E(0) => p_3_out,
      Q(0) => rd_rst_i(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[5]\(5 downto 0) => p_20_out(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_9_out(5 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_15_out,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_reset_blk_ramfifo
     port map (
      Q(2) => rstblk_n_2,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => WR_RST,
      \gic0.gc0.count_reg[0]\(0) => \^rst\,
      rd_clk => rd_clk,
      rst => rst,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 7152)
`protect data_block
N8R7t7fG0S7j2ItNJK8NBrZsCD4yjCUrLcelwqnJHGVa8IQnWeZ3X7pJIR5+WqrevbzYD+vmDY7+
QfMifk9q2dTMvNEI1wMWhKsJNl3Q0SwXdRoY6ZO9yDrGmSlunAUDTPfXoAScENPIzs5JyalABpax
Z4Wv6rusWxbEjSWDz3ao3LNJusRb1Znu7kcGIGJCR68FVQGS7LowZQQ381pm/dE293vagMvRFsnv
Uoil5JGH82D3yCz3lLCYU73p2Z7bJmZPhn9ZGJS7pci/8P8XqxaDevDnelO8ji69uzXX94B9avpX
CD0ABt1UOv5vDpkDN8cHACT/VlgUOADwkZGGwaEBNl71i04pEsgZBGZxFeAo6oL4+Yu8sd/3dWxj
2+qjQPVG2//y9CjRbFC8/fvpe+H9SAgcHWkijkZoBvPjs7xi8nmHJaLsalcHRi2dpO5TAei41THB
d3RjaXY12UlLT6CsohvTOHHQhiP59rnabDOkyskUAUJzoj4PnScubLF+1CmOD0lUkiSRX/BatRU+
LH1w33mQh/ARJ8Q0QTsWxbDbdQFbQB2te5Ilhfjolgm55djSCGjUoRmSzrRMF1ZTeu8Oyc8kwV7c
FH9EDIRLLNpNEGNcRAXreYJjaQbfCLzkvQ4lJ9hFrBGGY/2GfNZEtrRRxD2TGIDtefpiuTvx9z/q
qoQLm2PUaAHTtQV/JSF6vz52NS0h954Ly/nLpGubLv7vzoLv2+IVDF+npwEnbk39lI5Slf8HbDTF
04Z0kkGV9WBTpiADLOtla/HLld8JewWhXoyDIBb6NDQ7dn4+uCko7u0V+BFZDJLVTKPy5Obzh02f
0eqBIg5CsGWO2xqA9zZfmF2w4XEeOjB85YLU7X4a15Edy76m7cIL78xJe/ZJfS3XhsYjTpFw3NoY
G4lEFjakL8EbBy/JP+7FtctSp7yBxiOeKCKdvtrJJxy+S4GLD/Y2fy7Fz8+f6MlLdBXMwJ1qwX+6
jPmUQ5bPtMuowGaUZ9tlDg+a0P3ku8Ec1phwepoiXY1n8TAxSoF/4+5UboyMnhmlKf7wnig1GRAn
cGM86eS6PrnLjHr8H0Et32gLSejEoTxztYDhrVO2OOdM8R0hcgLwzfZgvHsDZR0RHs7siZMYtUn9
XDeJqQW2XSTCJTv3X2nqeIG4dgO80WQwSjtGqDjVR3DJV9ZtXxFKSR65xgaNRtVpOceGH4K0cqOK
NfXvmnbZsYi2oqmSGrvAfKkuK8jD6owbJbjc7eL/6LvgiAwL9i8G4cHOHZdfg7EW7jTz6PE7HTjk
ui0Y/o+9QJoRqqNX5FcagrG8zYK/MDO2/YpiJFLAEV49tTE0sHGxS0/jDVCzlNluVbYlrgvAg9Ll
FSRiFsIh+ETRD8mdUgwqlHGpI2SCmrodxa4CrMa7/TKX9C53+dH2CsVjxhXv093xHDAkpr1a+6/q
GbPuetEXAAF5efMRe9S96A2hgP0PlZHuOjoCV0zMFae9GPEqAfQAws2GdtYQh51WoK6Vu4rZCig9
tNXrJgaYbvzG9UfPpvP22ORMN9ggO2yZpijKGGJAJy59ySRc9hZ2yfUPSZHfS1FuDEdRdumWYuhe
U7n83+z2Rjb0dpXFTJHjCwUGqGlmJ8wMyv0+U+Lm9JhsvKhPK3xbMBJ6+yGRU3Tq3yzIZIvt03/y
dYU9yuyBVLjIupNGGIhuEwm6BUzfX/AqtN7vpZwoXh0RE5h/M9c2TS++DvBlo1i/wnE7KTw/oThy
JL0IRejbPs/A2XGjORIxoR5GNfEgJvsD8YlTIxiXtIcwf7ZykrSecdOoCSVjRCUwY+GecTuHbfNY
xoZ4I3S5WF59bbF6SWDvq+62Z74eWjsqxeIKqi5+wBIlbipLRfHD5hfOmaGSsUrkvGuP0mw0pYGU
LUnOzII2V0vLUSsT7HPguCBV6fMj0CGpnqDfyaBe7keTxreKvI02e12CHOhHhGs1gE1VD9W3W/jT
Ws+c2gQtB2rhnjMXf7wp6gjOoslcTNa6lcv4aA8uLRTPg491sx8/IQA4f0+jCbM37f4TN9bJuIX4
uMQgaM8zfHbGWbTixWLApA0JTskB5zTy8KfE9snZs1QxP6b91AH4jPXLrU33xFw+mMoL/pZWRnsS
37AeGHFq2forTsUwsOPMI8e7N/KMqWyiQNGFyLA0cTLzKnmDBZftA9WQi3zKPD2hsUoNX3SyU0fI
ml2I2O6AflVAdhqZSUQTP6cUsiQjDq2fv4jlLoJhZ25A9ZMUgRBgRp3xdN4HcZFqDTIz5pTGMWGV
asPvZQHRqF/1z9bWYFws+ESIaWwa1FAOG969oxrJa7tsp31zMSdnOrcD+DxEof/X4gK8lgv5jPsg
kV1Elc1b/5+1GaYf7peBtaHeiiGzaxU6B1GAbry6WE+QBAxqK8Cm0c5WfFiSFMog+3TLcYVNbPPq
leu6U1+87XY7D2cGecLtMWBBoKOrNQs97vcWuoFGe2ZCEcJkm4ZxNWwc1xp58TClmel1eZm7l60a
wfBfeqDGRQs2U5NX3CrEDQbzOkiEx42HFXP5UtBCTpWJ9XLqZSq27aS4SoG1Wyo/VWbR2nlvWzx4
5oa9rc318d8ZcODGyn/8As9H7tZ0w9eLrbaghvl7u33bdNHcCDKWs/B+OkuKj/kpn/l78J/8QMOM
ks/rbWF33cXorozuSMgxz0KjvdqV5MSnFXKkmhRzYN50USl2RYiaTHhMJgDWKmjVPsNLpFbmnjZM
QWmKXnZEVg/6t2lFh5mt1EvXeAD4vwqJgAszIrGda7hBbMglRsbq6amtnxVEVMg8WSzRxuuPGVWq
zCEmTxEaO2uoa+wVUXIiOt4YuoaedRfO7ofuSXr7817DQq6HXpQ/J1yGN00PJjRFpqvfNFKXUUZb
Fdby40BJExCcanI+BIsGa7MVNr3NVhF44cx6IAfLRnd1yLD3XqT7/moqHvkLHwT5s8889JVGYMb9
4dn/Zzv8kofO2ufS9PeFUmJT9U1xPkMS+pdZFv7qwD2zis7GynFWkE032+Zm7WTAC4hXjULBwi5l
U0Zv/43+7K86u9QLbbFCK0DgIGS1Ih8+Bo8F0tFLnL1t2Eahf6lInozWyEJ0jGwwpqSU8glZPsvT
WrCF7nJ+qS4UDczux+k2h9R+kdsXvISoy6XVJWfhB5jG6c4P/XV1l97BR/OrDXj58fcE3u+D1jzN
0srbSJCB+ceZYgNFJGwKfgpsc4Mz8KbhG4EjcpEhQAKAozakh++ya6vWj5+5XeSzdHtx6lJ02irw
n9+uZhgKdoKjTT1dgZvmkXOLY/on6vIH8fJuaH7Z/Qwr7q7u0A47IKjaP44pqDus3R3PhHB2G5t/
6LqScWLdC9tGS0G0/OX446kumOYAtyFBSju6TF3+ZwD5rDbe/PQEU7uguQcsqf7MBARczgzopTzb
BR9bEDlmkSOlvDbgM+LupscOalAUqF0aoFO7vG+m2mzpVFRQsnf3BpQrTLXVFmTduoPvqa1jON5/
pCd4Xc4A9o/ckm2XPkn3pUO+dY+sa0d+JiWx/Sz1mMUd5PrKUdH43MgCZJ0ydSER0Ks1lXtRbUAd
4j279X/0PS+o7sONnnve3hAM/52PbOem7vOx3UH91BNGcZ2H20C2kxrWgfTfwqpLmKbgAb34gq2c
IXQ+eiptiLyNBe+HzawEWP0E7o/gt6N/DaoDh9Dz90CFJVaIYeiQS171obOWRBvIOVRkYYCVTLjh
hLzgGHNKieC9RhVGv0gnOQefsNjXcHte9Rd3UJ/99Bmi8DgTmVNzupAbTXAzHLfRO0H6Vh3IrMJ1
RVliKsDsq89fae7YugVwQUJUwXuY6nuqkMM6kgOda52bT6ekW3iTYRmHakibV26EkLAuCTHiABtt
Vu9QOUusvAlh6RH0hUXqxzss0GTjuO42+VMBBsM6PG0H3J7xNrCcVRuXXu1xQLBSgx4ERqSlfVFX
kq/EBsoLZnPCRc20QtwL8X1nBWDhohb/BnN3E6P8Rda06bUK1G3l8Y8YmgsF8mrieGIZJhLIJd8E
wFOQioTTomcdpbUjWcNm06huH6M95W2nkINicJOSl0YMqIJRBQF7p9SVrzmmuMXmBsBnFkofLx/E
+t2l4sO3dwgbWAdTKpwYhLyk+Y4q9QXJpi+76xHStQvkdB9mSC8/Z5mwtRvyam2cS3YEve3eFA/v
wuDhzSgqeb2XTKG2IvQllpeuyMpU0hCinAoaIurGgve2mCQEprX/J7K8D2p1SY3SCFBUSz0jORcf
JJ0dEnvr6apENzRu9faK6MZLIYBh+mJGxfoMO9tJfWhr3JA/bc507Pdlrntx09Q8AWrUeXZpLp4P
xmRwR+oKxPakkdG6ml2o/Gqpbiu4EjA5FnIBCUR6EVHbUdHoALq3iuhjSSKSxOMJGL+HXC+meF8z
Gtu/CRRdfQbPkwreszQ7ewGvscqqTDZMUivQ86GEDx91d8Uyqrq8I1j7gB/qxwO2+t1/U2uHzTAo
CInuRNo95MtWNEPGH30Q3WhyO2Gp1U4lM/3lHuy2F9q/cIA4RSrYSm2l6EsBokYGtoTG6wKTBd3X
b9EioaTDmSC3SzwVKrWhWsatdgKRDyKexQh1wlhSCVlCnQIhKJ+fc7EtIZYvo/FdBH6/6bT2MXbp
GjRYqMezb+x7qN85GE78+fxHq2vaTx2xRiJDsuN3LQgthQg06j7r+LbvaMqOSvPX77kriVxWVetf
CbriyNBQ/El3EgGFAIHktNxsZs/2UZnbf1UAVvjMAmvVBScuTdJoVid+BCOJpYqO0gdl0c/YAS5/
45hIpwg0EU1a9gpfyU/nql8m9ysKufegy09KU5YuWsgiUjdr82chwYwr0gERNnpvjZWaThKSLlZD
35dziDVyHo4sZ2UVg5IRAV1lKiT6QyDrgsULA0Vc+Sqz3wpOnhVXMVO4aYJr6Pq+ppTxov1ExAYa
nMyDQ4D4FswcOUJ2w3EZUxL9MhawZ6A5QYOnc2yBDSWpmaJLRr0R4QF93YGPSBnHD2043qbPZoR9
I5DCsEF+6zHpws/EEs7/9vcAivITmC3lOpXdIq4gYgbqE5iNcyJiZQuRR6iynlZk9loF/VjAUw5C
Y6EyeymeTplACADsFzijp7L28ABQRn9vk7pBOd98MzIC8THWKuml00r53QCMRc58ksyWZteSAbYY
Fj210x3aKrN0RcQvEwbz7hxzWE5sfOygRuMPIAXImVNQSj3p8DOGP6o+Z3ZPhnA7nXmO+QrJPsXd
x0/ojho3r3EdOahRjwWUEzNBpl0PUmL6YhcbQihPH5kxx9W5yztW8/UNKUhtn+2GjPnE0RrBLRwd
TFJ4A5QihaqdtEL6yGB9EKPSsz2Y4Oj1JxGwPp/UkLUV8PESJ8uCUpWflsQTiiU9Xf2HQBsgS984
0BKuPoJJxu+hl9boHrosQHy6SXcjmFCZMTXmoTgsGrcGZ8792HQqh8VLxo/vP0yzp8PjBAPNbelY
Y76SqwcZG32Fw4SEp0O5JMsegNsGcFdAO4i18PJNwYlvget9ZupkBikLg00wCgARMcFIDIhBPSJ8
3/P1QDoz3edzu5AmBmcmaBVXz51f+KNd9zYpUICVkUKk3VKCxxq+WcsqkIeUo7WxmcLQojCveHFb
yrm29XlcS1iQse66Hp7/kk+pw689tVMgeOb6a8ihW9YiPY+2rRwSeqsHbaVkhCbtNjHYX4QBSVGO
9nRw5RbcWBf3PQR6T6nvQ+QNntQXqvBns0AGe+LuX0Vwc8YydQF7MKQkb+aimHP7lznCEqHYdOu6
JyDtWGtHsPy3lmNKPauoFin0Bml8GMuTF9FQUAROt4I2zT39fNxXa/L3BscO2g50+xqW815aDjo9
p8q5w5voh5Nx5ovKty/EUTZy9ehFE3BrfmMJRRJ8Owq5zxbXOTEa9Kii/+SGmgRK/2D5uhLducIq
W5tZrGZPQ+gUu/7J6YgZmuNHlayo6oNC1r5dLWqx3gEGIBf/oOhCYtmMPEOQ4EnIKSy4Czpr4Ob0
4ZRghg+VqucAobBw/PePGxJpMXlOh6xs68SDaU8pYIYE2EaZa0uk3GtPBG6otLd542SxaIuViHCH
w9/OcTgOOGH/KFgmFcKx6/tVKys4PTnouZIEXN7cNr682Q4wrhKLXr3iBQrQYnyfDeC4SzNOre+8
eh0lUJJAGVTgVhi41exBb2dlaXDBC+naogxoea2oKDiI2qBY2U4fODvX2YmfRWtcuNFpP9Xs04Cj
FEnj3D+j7sIMJsExfpbssBB1k4+j3Q9DQ12FrFkHzpu51j/j+P6w/dQkP0ZjKO/6sIHHan27skbD
Fa8FQA4bLwQqp3tLMaZTHK87mtmta5LFtmvoTmc74TZ3quVu5jWGiPUzjH5fS/xlcs+iZKCy5JPC
leYdk+qyxeY/KZ3rydcbM0hCJLKtiijdqEQjcsVMi4PrhdnxSqicWZjf5GYwWvOKcrmOX3819HDY
mwQnBX1qg1nlW5JFxU2TLhW9Fk8c2SFNJQ24gX6JySFnZuXNg6pHtLBnkP1a5bKZZURJ3P1OheMy
O4Fx+gJqbnVOfOfvQZ0N7uj48beDl9EiCxSSYHj2PdU6hxp/2LUaIzcO1TCvAX7EwbZQ9cLVDFQl
qYHXaimuh92mJM9AJQBYb7O2mMeKdrWqquNDaJmWpEabgsvv5F+fR/P86SHg8hH1grvpGqxjzI7b
y6gmRLIIxb9mCsRmgd4CU2qxW2fBK+9QnG7QaSqeBF4mUCUKbWESb36mZOZhhIso6hrXWajiaf43
E7//uw3ArY6EJN1/m1Wgx2v21WJf/yJ7tYNWnnMYdTlDYAE/KprD4Sl+kUfUSbQdGOyERocxGOdR
ZgVAus5qQfKNe8zUclm4Zz4sJVE4sEXbyjWZR0irJPJwklIybmA0+MmckeUWr4PBTE3E/GG+UVLR
zs9RVKbpH4iJgWD/uOJwVAT48DNgd9R1i/s6/tZGRyKBEaP+vwqckkpsRNUlZvKaPpYv0wcSj69y
Ey0wGSbe23sNCWJnDDPJq+mnZBAHSKZji+ml8Wnm2muD33OjCu6C4nqsZKydzT0wtEhmUG+zHIhi
DWSy83tGs2uhH9HTfBxv/am3ttyFckeIbIQnfUygdb/fBaxXnWhTeCSqhtgvMCE+mHYkwZcjVal2
jeh/kitCK++cSLwdQLrpy/5EVS/kva3ew5wC1ABNHdmOZNZaDmKkg73HCMGSiyNHfcYFrKT2SYqD
pfpR3NwqvoSp3z5FdDM2Vormrl6QlytkqgxDMMtM0iOdIMXH8ogil90V4RZ1akQzeYIiqEeaK+W3
OOI5NmZa15TzXDHqN5MCPEFSZfaTEOyrF5kDnVhtg0gZzj+h1WY3B7p2J2/feK8Z98wcWS10zvsM
HXiF4WgBiQ+rDgRXKPn1xjfbDmBZnthrS1Cxx1jUL6CprQVu2O0TYa7XN0I0r33UKDOHrdwcCQvu
kfCp692KaJD2jZ669aZekB4bJ92MFrsAmupjDCRl0ftwPWw6piLX1ClIJ8qbjMxFXqpve6kjAZcj
K5xIitJphqboQqmz1FfDPgv8/SvpeB3sBhpG3aj7M3bqSba/kpa+aSMjUu+4QVHd8OedL7aqUR3A
2lS6fiAbsIWRrfKZ2Ob48uYLTyrHeAQAcUnKhH70oF7ETT5NlunnD0uWXpXVpqdhraxz8+mcuiaV
DgYo9M4f3xmUkY6TtMMy6GgpZRLvNEfqRCM62/Fu5v3gDCPN5+6cd6f86pdVNli0bSHl6u5wxkv2
eo41/W9Z6lZjusoPJKe7xeoHiCwhJzzt4+wn/IyIpYkbJ0j8c+Kl+x0YEMOHjlP9P/aJ8NbCipdM
xn6+4pe/z7EokTXAu7mJn/lcD+NTwoCDwcYa7cFrobQDqUmDooPLzBj0kNGN3kqNZy1XwzM7HigQ
ZBBFACExE8f/NFoHmgl4KeB/6iwY1BjlMudO3AD+he8KJjggrmQUbj6NQgSrHoinW8rVhJ0/J2QE
enw1YYetpP6vZxitkyYRxPw6v/JvuNaMyBaFe+JZvXJBDci+Z/3LjbbEGT/Tfj2JMH4aQm7YgkKX
TinoyKIP2gtg7fBuWdAmFiow6FH3AWZz2Hdu3AmMwzIdoxYZGbHFyTdMx3c1y3Em0ekj7TEGD2gt
1VuGauyCRRk/NX03tDawMewALNve1arcn/b3vL8I3MfzrFH0WOXJCJtqzuBkMoKHZgY0f7qQgAaI
NlzFiPURNSj8wt4nrKFX7GZ1+nA/mRK8gHYV+z9Bp/EttWzXgmB1ZMHJudmV9sRgihdJKatwNtvf
8fjXR6l5xDCf4SLlG+6Fe2Oq/KjYpBalu6DQdGX1+0VLRKI/Ulzepuy+3wSXW0EyC2lEjaX4oUs2
q9VxjnByJlSLhfK9mFez/hwm0ox2mapJFDRFDe70I59mw63L+oWgftkHGy95aDKF7/36GjLdbr/O
3o2XOgJjIdPmIyUm/m0LI08gwRszVKRb5Hq8zshVFRuTgWGgpFtTvvKPS9ZKUbzcmODICsZGef30
jxcicVqkeo3IaN9vsD3GCwsqo5q8JAkm+mKQLE1yoOyzlPuNtiBr0/Kk3Y/q8JCrYrV3xP6F3FJj
5HM7ksJs8Aus0iIXHM2HfU4RPqzhoZuuxbPI25YkotjpFoGVHnjFyWj06Y7ijsRNONKlnEwKRnGn
26lU9q11Nm/bE15ybqMiYUYmyNj77tmGaz4IFmegyLjQ7tMMeeH3gKDxrmoxvhv3zouZnVx4K6k6
ZDkDtPIsdZxXm/Ex/XcZARYXoxUnc1FgwV1vMyLZvBId+njV/PfkR2vU+g59ny9Lg1KyrKp7PSOE
aXAWYT5h3OhecQouH4+mMupPdUJjUprFvOTUsBg+vOCKcX4ZY7h5tEEXNERU1S6/XSoxx49/c+L1
lmZSfFl/ZwSUIzG+cUPms8hKCrMsOsSiP3+wAts7X+CqtIg2ArLhxFtg3MP2XmXN0VQWLZ4wItyR
U5Nw/3s8HAVTvcJpFzgxU0eboncB/O3YfqZLP1LsS3dwlaLHOu8ku2oWO85e25f2mHZw3Av8oe/b
M7JC6SEJjJcim5zPpTqaC1hk7N95zhOb9sU0XFnbArKmuuqFrlPPF/NRViW47nU1L0FlyK6oI6iG
Y6yOKxB/C4kJaRKZvTBKaqkvGqWW08QQs+20HblaO+x6QLnJFnlnNje4jEycJmmNqLYVDdd2JKZo
dG1L1IfGzDzdIyXScQbjknyrJE/iOCUxJwftzx3C32XLo4adB7jQkyPlc8WQ0A2bT5lViLYua9I7
KIP2Tsw9cTG3jH8+RYsFakJWzK7vQ7FYL1+pfBq3CY7cLrOxEq6Qmj7rxcMadsyxCZzkc+a8n05q
2vcjceCy7VVJjBiZViwg8qe5OZI6xyrGwCDVjFtchY7ODw2jXpgX72hOShy2mRGgVETbirA0Sfpn
8IKgXVIoEvbY9YjHebZu9wFIlEkpekp6uQOTPfhzQX5PYAIM+CN7YZAp0BmhWAv09xQvZnIZeB8s
h8tZGIDmtWUqJlxGKwbaJe6iR6h0xkDETsja
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_ramfifo
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1136)
`protect data_block
N8R7t7fG0S7j2ItNJK8NBrZsCD4yjCUrLcelwqnJHGVa8IQnWeZ3X7pJIR5+WqrevbzYD+vmDY7+
QfMifk9q2dTMvNEI1wMWhKsJNl3Q0SwXdRoY6ZO9yDrGmSlunAUDTPfXoAScENPIzs5JyalABpax
Z4Wv6rusWxbEjSWDz3ao3LNJusRb1Znu7kcGIGJCR68FVQGS7LowZQQ381pm/T2RnaeQosydHBr0
FKqBk8xj0rsVgQ0riMKY63LrWwf8xkPnUCTkJWz1oX/HCzj8k+jEYn7uZaUMZ1vGbaeQN2d93std
O7nTR3HgnJPoFDtMxfFYR6yg+KBN6LgI+NgPEUH/VrvpDZhPgfCrV/7zDuTPj8SZR3FWKEDm7XPX
kP1rs+qZtsg0OlthUWtOj3dNOBWTA+MiVr4jth7aMWMLlAW6ULl/5p5Tu5IWD4fQOERjhA5dw2vB
7zOaYMT1uwuo4lO7/JzS9JaLZiqFka+Ck8W5k2rc8jhbOcKNGCJi/2HFBM1QjE8Z0+cBDwcXqqHE
5a5zb5GE/KQKPIluzR7rgBrXCW4ikwmnQfTJYqscGScLJqWpxTFRxek11HhcBCT8wdfOYq/Z95WB
/HM3JiAQBRt+ZBZTDNDHr0YkmwlpNpdxW31pf75a93Bd4o1gtxsXFY8UsO9J+ErfIU4wzhw+xtmE
4Gvh0b6JRDqh+DAUSCidef9pdQpihEpaYmlifcoTY1j3VwMNgqebhZuRJP2LTP7TbZ/JtsC0aLX6
1wIb0g8NY1Fy27Evho9qRxISkxkFuQoNcR6qIW/U/DtWoQUenF4fkRKjHPDSmjwsp+Xs+XLllR6v
7cnUzKczGWGmnCs76AeqijXz3RG3tLuldqnYaMkcMeIedvpSn/idRy+887VUkFeXxcUy/Elwh/wt
tEp4z/UaHeeHU+8SdWPCco2cvKwViRTm9IplyUf20LP9E9wML2YynRFYMOJ65dOLiwiA0kKO2mVb
EaU2p5txPaLMjgeV6NJ4cdr8Gpbn0bRvi5cgl2X4YZvoD2IayGfc+3sXeNythrRtHIydUBJsVvfX
24vRWehgMNIO6fWHFXIzxDm2+NwvyY6E6LLmZkot6nwGIBSqVWoG9w5CPoilDO4fH33ANw2Alp9K
7APL72OHPPWaJUXFxn9YOybhE+WcZY208w/uHTknaomHuxc4Pl43eaTE0zhWIno8144psnsSV1DR
FH0kS55Q4LMCqkKN0VJiH5Sf/zgxNJmmtfZYY1DVYDx/cfgnpcUPfN8WUVQoFC84LB1COSF/WUTV
7kXI/T9uqpCyPI2NjPBYOAdh7m9aTq0DxNmsxcgblocGoQsv4KZfrSh9b2VyGSzPZU9VIufN9oaJ
cmbJeqj5BPqDQqyhT0gFTaHCaEBGVENv11uQOATnaU2gmHPb4fy2Wwk8HPLH7+D9rSTvLoQUFLxF
zHdTX6WDWfHOObwhp+/xYRaolKd6C80IrkAQP+SluQN0M5xzWKnLyLHccUvPNGvSjro9NoQ=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work : entity is "fifo_generator_v12_0_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth : entity is "fifo_generator_v12_0_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_top
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
N8R7t7fG0S7j2ItNJK8NBrZsCD4yjCUrLcelwqnJHGVa8IQnWeZ3X7pJIR5+WqrevbzYD+vmDY7+
QfMifk9q2dTMvNEI1wMWhKsJNl3Q0SwXdRoY6ZO9yDrGmSlunAUDTPfXoAScENPIzs5JyalABpax
Z4Wv6rusWxbEjSWDz3ao3LNJusRb1Znu7kcGIGJCR68FVQGS7LowZQQ381pm/RIAsMA270tOgUqn
zFHjl//mOZ+mWkx/Zg21tQtAAm3zoIx0NKgNQ6y7xOg85yXSle1x1mfX4ZMUr2/cehQTofFxiucv
lTlqjVEXTQ8Hp8ET5kbrJt92tJ2lhJJehYoKj2ztzHMYf7ASSpdPGjLrAOjEeZkHXtGXZ00qOK4i
epWoRZasHIayxWYktJjS76Z157Ya+NnYa/cbP977axQicNavVqjFe+BzchmysDnPM7p+ONd/1eM0
P0ojvccca8VYNiwm45eQQvn4PmD/Ulv7DPDeuipN4CGqP4cKEWV9HSyix2FytDgZicMLeAf/RnAV
dE3TtlfqKqRuI9k4Xke6EU2yfiA0JnRVhAy0sdPQXKtzOHP7sVHKmvn85xEti3/rYQnlRO8GlJ8m
Zb/j9YkcyiebDgXjW2sKwo+Z4hDWkGyGb+D/KVWHvk84VMoYBr534D4X2cOAk/mtTKTwWGUHh5zs
lxREs1fNPvBh9QpgAFdBszK++eA8ORM+V/13BVPTvglbdXIFQn1ANOnRJTpvyUUMGHjN/GB4xdaa
iAbDAW623jhZJK3OyYRKLfR67rL/TEv9i7SYT+nOOEjtNvI447eS7d4sGt+wX89NvbPQK0ZlyFG+
nQCKO8RxhJM1BAFryOwtfloBu+GxiU3ZrTLjMuUPHNS/tVNOF6PFjh5O9NB3VpC67cfBdbnj5Bw5
W7gkC3Z9Pd+X60LC4/rhbv6dqOB731q954IPl+FwonuEUgRPYu8TPFtIEbWXtGjmlG8JVxo8iDhd
D3/33pK3KbMnQNo8ndrFzC34uHE+m+V6RqLRgDmbkOnVZTDt5+obV4StPgg6v9Zf0JhnBFwMopVL
828f9UnYqXUtBIWUAPre64L5dki+Uj8HaHIl9P8k9/iIKnvDvgKUIHNJOJB7I7K2zt74roX/U+xi
lkuACjMJsbVB43vpNZnR7CGuU7mEUerPjtQhg1P+qQ1uUdVLhvUeumNOKFYqRkrk3RX4N9yrUupN
f/QKHXhYohdVfW1YrAxqElnkSKlghhGqMGp8nz6/lLJ4KynlPFJx/4aTZs2sIKi3kQZhj1wQRj9o
iDbG2GDUE9xefS9Cqnaf1sOrI1X9zsqEj1wQBo4DEdIKwDeBMTFqgDRZGS1gT3Yi4ROl81G29uO2
9TM2SDrWk+vGEniC15XjNn+FcHNqdAL2ffW8crfo+M69InGVGNwPYTllElQcf9JO69vUqWAipgc1
4Ez+KuMMsP5eyoBniUTpPI5M/mEcIPIQwMgGELzSsZuw7HBalpxID3xP4gXc23YCBSKgdlzOP1O7
pnl0b0DCV6q5ruT6sJUloLFoVdKlX109NJW3nA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work : entity is "fifo_generator_v12_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 50;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 49;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 : entity is "fifo_generator_v12_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0_synth
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qsH+0xVeIy6Vv34SDZ9xCV3CDYw7f9WBctc/PzukbtVJ7nBFwS4nDrTimVYr75P82Ott++fhdYED
fiPmEFqDaO8Tznx/cWmCJ4ZP05v5Nj5W0U1qbHMG2yoFI9+F69cU0GpYqgA2+Y5Ti9b4hGQsWvcM
yhhfCa1edN3SBWRnFRs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
0AA96L6mkfzFLHzENNUCWacibTZcR2GBTVeQ7nHqU0RuzjZ/ng1W7eKq+ZSRYUwvLBeooaP2bho0
NxvQ9fH6tLhvfxxixoFJAHQUJ5OaTp58EDbkbps4xeWeUIC4tRYbtMOftt6/ipETmIqpW5AEVAVu
Pzh+URS6hYqT+sTXy3NyftONmOfBwjSiBGXIrAQykvXzGznLomop8nG5Rk6KEp7QKBb1QBKuo5ac
WUlrcQeazYGT9e+IxkEj663HXlwpHt57hGMFvG5c/m/TUNM7U3+QkUGnraHB3eK8ef+BPQwB+UxT
tbqybLiI15Ji917Zu300vD0PyUgUO70Pz4T2Ag==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
AWC9efBEWc3npQy1sZO1mYozfHm7h0KkPmaqKLNMAT36grvYnSzknIaLx4K4PBujZpKAdpQtZCYB
dTLm1wLEUKzvkOmJvpvSO/uR3NgWcAq5irDiRtidu7wq62gmpi9GbXKlyUT9beGHMnziPxH7rSvf
DsP6DYpKjM7TW5JEHG8=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Xj/SRfNq7Y7WSKYhPYCR5X6TJyjjaAPRuL1Yj6HNY4MmXTrIMcZbvkC+xyUPfokbjwn5OivIXe35
iOTM+yfNznh10Mt3q3kvKMxpLFu5ajHxa+e7j7b2eMUllJnfkhY2bLRa28zEzkOEJpEcoq02s/gJ
LnQmArXs08Hp5vdCc48JR3MJv6k5lnmYCDe1uEFjk+XndNi6bsXOozI9UHqF6gJjxODBiHBnKYFF
G1x1um/giZLrVF30Aeosdaz7n8moxcneVeuCpdcIgpssOvD/MkxVFlIE12ho6Bwv07eAmaPHQCbM
xgEFDdBQ/vgQSn1a2MXp9XxZGWnD7Nlxa4gXRA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GJ7pQGVdwW35U4S1lEMXX63eg7rNbwCnU2jJSI6OReBcl7zsX9GbcmETg7x3c3jm6X8b6hjaEJp7
F1E4gb2f4q1dYBabm93wpGLk0IUZORcrndHagTupA0pWFUpCFQy8QbJEV/4s6RohK12m9hpmfLTW
qpsTByO9Ur+loN0x2Mz1nC9omizaaLcKNd67Ly7OVzCaWRu3pReKvC2C7BxItx5uJBLixpS85+9i
jVv3lg+fFSbGIXLzum8fbnF8li+UeIe1QFLuVGeRbptfEV93evj9SGczbbvWR+cgvMphX6jJRGP8
w4pxM671JEBBuWHdMwmQ7JbHdYEH2vVJWRlxuw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O26ycpEDdE5uO4UM6C9j0VMvr7AUcEJkRnunnb7zYX+R2nq1myxxCCQd0noQHCLHgGHMf/1JHdKr
H4E0HKilo78fKRK3mmUSQGkahzuaM7eMqtIigzdN0vUylH29MMjcGfpY76S95Epmi/xHFmLhnEIQ
wZ+flyDZPb/KuyYisKxqiHTgfwLIER4r0h2VINcuNXDyXAyRPpebJjLIIzziHqJV0bVPTa3NNqmC
db33qaZmv2eNmHk5kBTaIUu4Nz/jnjJiDSPkQ7Jq8stRCwBJUu2tf8ht1XRx40Yp0fMB5QhlGtfc
LFIajKgDBa5TnZnCts5V7c3LfARnv3Du8jvRaA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MGoFTkgKNm+rPfjz/31xF84Dii2IDyHbzedd6JdhNZvPcYY0tSo/nWkpHrcKTCxxgGuK4FG1m93o
xZrxPhJF0mduRf5HstV1aYNozBP9m98oT57a9j/evly3pFehQF51IyxHpPOvge/lGhNJAf7p+d9e
DivxEF2uxaoya/4yh5GLdbgaeA75sJpoRU+YyOBuCIXBFMr1yLmZQmgEwlsj10tfV4Qb5utf7dNL
aMMJ9+/F219AARxNPIxYgnWNX9PTqS7IDDDWndxCHpPRuCFSGch/Ka/ajezkevYLndwrY/+tSerg
quCEXGpTnwO2dIbTn/RVOFc0x9BSNEYIh4H42g==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
aGAamGAsbCwS+Wkn8lIrdk4LHEqpaIdgKgYHoGKoL1cr6PyDA3oM+dk0chkNHz6QZeq1TC5Rm3Pt
85kufNeAkVWIRzG7TaRzEYjCT+dZhlyrQpPPZH5gJTkfGdgrnBU299dFjdgbugNFPsyWrCwRxxZt
qQb2zXcM0wE4Hsn1Uz8dLvnzoQ3AhXpdVEJnKLA/KaLML7LtxWE3a/VgmZ/a5qHpCCBHFockUlXw
eEXX+YwSH4Ek5WoyJ1m/lFbadJGmrukVGPZ17aALmkKru3KHulooQ5arzADKj6RzmnPQJC/cPfBk
omsg5FPh0/rpdiJqdwPGqHns9XqUlhul6ZybeNMuxrk8PQXhGLTbvOU/00ahh6AANbP4T9jh7Di7
OED5NGAk8blFgieTMFLd+YiSedcMgvU8vcHZ+PW+dulX2fFdMXtsCjY5YyjygP9Z1eaAmkuJUkG3
Wgnq3+5iQ/F1vRZwOt6UvqhWRMjs1rwPnXmFFcTba3424BUgBmWyHHXT

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZpNMrZYqJeLHXjZeb0d6EBaAKf8FC5LgIj0jJqt7SEzPKFECnsL19o47OBvYgLrxcLeAxdRb3fUK
ILYZbvBD7IQiG8UuHpkvnyEc3IpVIGh/Cdm14jHhu0XLkKU9T24y1ImHEat1IVVkMjWiCD+yF96Q
h+uGSLZNoYT3N9Sp5Pctg1ngeJ8imoiJlHV7bRr2ZQySZiqBAhjTj5t9SIAJ9Ou7Ea0GrqOAJ7Tu
zFcuj8hzoJZv50SaI8VW52N9lCo1utDigtsl95KaLf1Bb5Oh0zbrsVttGwDtACmQbxfvTQtrz2Yb
YXDEpn9milXQJBYP40DtVNVA+BonajGITKWyVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 61392)
`protect data_block
N8R7t7fG0S7j2ItNJK8NBrZsCD4yjCUrLcelwqnJHGVa8IQnWeZ3X7pJIR5+WqrevbzYD+vmDY7+
QfMifk9q2dTMvNEI1wMWhKsJNl3Q0SwXdRoY6ZO9yDrGmSlunAUDTPfXoAScENPIzs5JyalABpax
Z4Wv6rusWxbEjSWDz3ao3LNJusRb1Znu7kcGIGJCR68FVQGS7LowZQQ381pm/cB+10acTHeLqySJ
bIQMMUNW0+si10HVr4oxIuwY9zS0mzYBQuhvXF5dq5yFn2mBSFA7HtUGO8KFap+Z4GR5T9rGHZeG
crVfuIqIXFUpqSsCCXbtc5PawN06PveCwtOIdYHgR4bh6w/YMxZBmAMiW3+GxfkZKvLfIE2Pa6et
JC4fajV371Bwd5N2/WG6ePF1SxetLDf5G841YXMVax/8yWDBDMOu+wukCO1jIS44DXll4at6+zFP
/PHcohFux4y764ttR6nlEQxZX0WMl1g93NXoukfx9LeDIeGon1tsmmXuWV7U+PEXYIEU7y+oA6TP
rEs4kvJMqWfnWhlusShBDsm11WwqMds6wV8NiChCi0xoMAq5JoBVFFZi7WhgXJJePP3FOsXMfDw3
PIQk40KyyDhJVDzoM2764i6ogw9dnb/4FhkH1CmoDQkBF0Yo2CeM5HVqssiB95vbuZDZI5zjaLDK
FjAIto7dghvGsIxcyHHfOBGSPeL8OcWoAahoUEyt52jDvZwQdQYBoStfg8i3ERxM3JKYLFQw+WPO
M+Wl2+ZdlXYZvH8WroKlGISdne3Z8dwdALncl094sSAgNTDyE+UmRSXvYtpsUh2BiJJWuyZY0OpJ
ixtqk6Jg7gDMi990wfVs8MSdiKXnjYR1MQHALX4Dc7soO0zLmWtK3Uxkc1EQk8TYvF1lCJNvqgqT
45C/uInGVUHbF8BrHhZhfvyc5ULW9f5MaDB4I/TOfDSCml9Xvsr/mt+OSGDG2CQ3hoH5vMhUmbts
DCAL73R8Uw7Vj5/foLqq2NMiWfphgTkFpwuXK+V+hJsbSgsjLhIeSXx4cUqedEiis1kTYsaHbmzw
1AJm75G2+RSFk0X9q8td2AzFe1qFSPJabdNZzjybxDnwrnk2u4P3uSpSByas98G4VCTX9mLGi1Uc
2rZ2RK9I/cM/5SjfFtPmRFVMdCb6LIbJ9PBvn5H5qkCA162tP1kdj1NJSrNbzz6UAKSBXCr3oLrm
tHLsqKWPwQhhJV/bwdBofsNJQ+LKWyhB99P/AwnntArJ7+RolINodNTp2ESHL5DlOuHUej7ziSmx
h9S26L0Cvm32aTXXMo7njHkfldpSlHn2ewwuH5KTAaH7JVSWQVFCSdcQJG/zkIDJLUkPWkkhYDKk
xts4WciF3D6bVUN0Njg3k5vhRi32jyyBULr0tuUOWp4T55PYFzYBypTLTQAN/U4McYmIRLuSpMvt
MpTFw713SGHhqWhM8rm9YXG7R/8n2q2PB7STp/je6L7ZYF3/I9sVCG5a8USkt3dhprQdHh6M4huz
AA42Ign/z/Qeb03S5ukIP7RE2xyrbl2yYLo+ct9UFBdZ9YeEPs+6/3DXtMTDbWhmg42rlPCL0hz3
WaExgbyAWsqsdSUmWqOLsLGkpXcHf9AUsfp9ZKbYDp0NoPQIMfGREdhJIsmSuDj8q5NlsfjR0K8T
sIodRwkF+kOvmfzJhUMpIeeiaJ/ogEhncBbDVdXwf78pB4D/Xm5fyLJ35roicCGj2DVpyk9V9xpN
VfbexZAv4AKc9MEGNqKztLG5h5ncxo6oP52RgZhStnyuG2Eg8YZupWKq4l2/9kKzVmNXeekg1dyw
t1At+Z640EBhjvpvEzcL6ADFeig/+n/k7u7Xae4Yc0Ac4CdX5PAVfvIWVcrU1umpH5STCFvkXXmk
dqJmTBRAcaLCWXeTSHNqChzFLNOLjK7iQT37i5Qn00xWKH4g5lX5NnZVRCPHbf9au3MymOUTij2U
9ci3n3QJdcAZP1Lz3XG3ux23EMenTsGmZd37JAPK2GkUE0EzJPteH4bku5eUEMPMZ4yhEl8H4yVZ
r/rshCaq9W89wiQEgjnvVd1HdRxI61xCt/vnVliJWhH1Ptticd6T6VHdBpKnbg8x3/6I7U/yKXDo
aVFeeoh1UYFb2Mu8bC12Jsm4/LDULb3HcO7o7b4q1ywyldoVpuq3quYUDu0w6NE8aI0SVhMm/C82
FGVSuwz0q2IF/KUVg7OpPSY3zEoEjmo00DkOhNw6H8tfmabYuiBnsDy26e2y7aVDn9l72xQdbN/C
MZ8Wdv63PZdUkUYVBStB5qzKSg0E/o23EGt9TP6QnpaR6yvMt4v6nJ+4DIdYh7Ns6tO2v6oJkM0p
zJUv2e7eZlZPFAjpCmFMrPsHOnVrZGsF9Mf8FEnFTmVJgEXtgbj2bDAJTIfZ3mew9boXjIuGbhOt
A80AoGTpaNSeFgsejRA2y8xVP2riMYjb+9Wwkiq9arbkOfwLNM4LnNoPfhNLlodJQc8hhMYj6pqj
xeidcmbcGRjd2e56HnW25vlu78dQVUCRfviNxDcg41G1ZjxWhfz1d1XzXOvj2xpNykpmH61Cv9fY
HGNrSnYhJpSjFbJgjm0sJrB5t0UPJ2yaVbXG9VCgA5r+Z0sHRwc8K/aVgU52GvhRO4RaVnNJd2tA
zYudFvRvA/Da1c5QfEx7JaP/Ochghv50lJ8G6mMYelr2jTSug+8eIibRUXDoGBQ5D2KK2JB3eieF
DmdmUqkd4JzBT1yrqbHbeYwVxsK65NhbFumlBFL2d+WP8H8V0HkO3f0lC8IGicYpNtGMQy7nmCEz
4DcgQF/cbOyw9DkqVL0Sw90jT+OSb19h8H7BUSoBGdmyzeSyH0WP/GX3EMC4UaHYB0QmX0DBkkXD
DLPFgYTox/dIShKwvhi6DytzUHjN3QgyMQat3gjkkF6LakvEL1NNptZFwtRaByd+ipaQKFFiI0PL
mZj1J6WI8Lrk9bKdHiY4xSRb10XNVY8iCsYs9jpeQYPZArnmq1Q0KN2yqxPk9wvWD1iExHswjBHr
cRO2s9IlLr1QxlRfFnkFslF4iynHbsRLbyhzfr+ZIQN9DlsPOqzQHulNobOZC3gF4tXyceaJw01Z
LfeOUxyKRIfIJjcf5quh0YJdFAp2GsrfeeOc+1wNFrXxqeicQEyimeAXHikyP52vZcvGeKbWZaVD
MwiVpYBWzCFaWUIaXZfhZSrfc1G/y49rPNbvBRBgqTvyFUu/L9weZZW/y2T30fker40f59HJLucm
+ag/I7xHUIb0I+zz73sp7hgHb3yIDQye/CbhlavJL4tQIPI5ZMOyAyIKFqQQoc4vN/96aBGfj+mj
71oZ2C/IThaJKjHt8p4tHEBNHzdV7yX/wlHD2j5igTtdOzvcnCe9u4Dbuo/Mqp9IdpOrhEY/1iWc
ZH5rBD69/LQ/b3E0/yTe4GcoPke3Mn1gY/mNfaWioQfXYmsooAq585YQ969S/jQEusiXA1418ctV
Z1tBxLCLsEUr6L6whebSTxkiBwIZzqJomfIOVfyzAlIXrgn0XDIdipy6oteqBGaufpJfTynaZqD2
JO8P/NBmB2yJVKsMWGDJBrGIRtmWi05K0jZempABRM2rPZs8ySBV5DPBl0jKZN/heRtc7evC/5NV
u1orF2saBHA+FBj9zh3HM1mxAqeOY+RiV8lwC7R4zIgvXGw5k8Sj8WDt8lXqubkEd4xx2BsKzrUn
H8F8LTKD4vHYI8hpNmaXzHK4A7EOFkANa7CHktGC57jRjwaNMUpbjb4g0JtU+tJn3JkIfKSywClL
beBNK4BMsnfG89llydwBf7K56zH2yaEzDncER7xHSmpaaWWrRde32oPLnIvnzYICX4bJ0Ftm8u6v
MpYeVUWbeVi5KNKWh8nQPxDqucX/Z7dNmLoyHxNWgrO8NzaT6FzrFpzaIuGICjJWfQ5s62fUCZuD
txumK34gkBF9ke4gtaQHIOcuxGSt+zrP8P9B9ucCp0gyEtA2PBiLVJK2I6eTy0mYQE5KC4iR/uvJ
aArQEnfP9oqrhyIPzGbhrW0CArpcldFa1LbXa72XCUJmJWwtOeJSv61yzatdLnOjgM1nL2VtMYnF
NBsKv657XL/Re3flj6pVIFCn6SUt46+cinz7UnUSF85BW7vKP+H87s2DNaNAIOYxEzutMR4zNrEP
jJYqvxQu7HyAz7pn56p5k2L0TtBw5yyd0hRks8LMlV4/cZ+oIS2wVoEqb3+vpk9I+FGK4Ps92uUS
dfhJLyQ/7cInHvIiuTVw/2ar2sS0CStcV8Znqdw8iPzDeSHLGo2f1bD5e+NWGA+V9yXNgv8usI1m
RUVZn1ypxhkSzqzAvMGAqfilnqRVR+k68hqqkSiEVPG58f6cGGpJ05fPkG46PhGNz1uZdvRjuxO/
RkTs1R+pGqjQlL9XMg9GKPiG4kZmYWzxFmUyEgcBVcc6gp7hcSex3xOFQaIYGkaXWQEFgO5t9m+o
a5zdfHS8Da+C6HfkyO+1FWaHsJsAZVjIn9FBnZG/7jkfaQ2SyxYOJnSlrcChEXcYEXqM1UH9LDPG
DKymru/G2mXN7I1zmYOaO6Dq1prPfZ3FUPpgQUNIH6W9BMVU+zZP+w58DHN7MwCkKSVbIcKG7ncT
zQU3wyUkfLNSwwhMfwr20cl0/Heod45o3FpEDX7b/1mU/oqN2a/DlWjJst4FMwfL1McSgTF/HpXw
Ek9NI92K08BVynKX8F36U7X0xxDPLxk3AxF+1Zb0+5uzIWZHuWEe/mf1UH9kTaJGpivpIzv2tm0h
e2puhGOadPT5RHoo7nLO/HmNIs/jiymRnYMW60Q1J47cybUnzEm1/IsCmBQ0njLfEl6ckya+1UML
Bprgy/IjypTajGYytqvfcSEP7zRjx1vkRRJqvdPNOd6PASHAsOEtF+sHXJpIqVBbGYf+UE9qqyvL
aSUVbvzWLMRwk8awJmPXRh9R3idDgmxFfI27Gf9z+ey6t7YuQO8GF3U96g+9cYgGI1Q9JDHfyA7g
G5kzBYUWCoJe0zqbEPI6jmKp8O5i42Irgyap74b1rO7HxeUW0oB9/wcaDjgtjy4kkRNV35EH97ZB
cBeFALP4TYfjziY7nsWkyMTtzw4+NVMszU/a+1mb6s26stfyayY3MftNrLb8NZYoy86xIbZ2gw+C
Ff9qdEcWrIoXxFHVJjAAH8aiBpp78WQ8GbQu3l9shPFNw35r4dOLUDh6mNrbt/74IckUU1pmLTnv
gD0H2A65CZCwbF+WY2W7bVmAqZ76j1atUlxkX8um2japl344VctSZV8Z9ju4okUUxwmQOch0riRL
OXse4vfspLp5gpvdqH00aP2V///djcNYZz5Uyxl0xBVv46W2bzyO+3/p5R1y7q2uHRDj0qk+x3/B
FZypK9lpEtOrhGcdqV3XsCU+GPdLe0cROAozBeHw1edU2QMU6f8m5dyAZuYpOsaZjseHUHyREJZA
VMK+CZhVpluOLj8aliXquUmUTH32RaLdcsaZDsKFh2XX3balXcdw2cb1itHX3csWCvMjXz9wzM8h
HlaOwsTsE/xkR3y5GW6d8XDV58Jfg/f5YYNJIdawYzOS/R/l+HJmYMtnjsy0t1l7XHZThzQCa7Zl
OVSlD6kzo8TYgs5OlkoCjy7HuQ09AXfgPLSh5xpZGx36y9LQRzJCLLVgAsXavEKhJd3pN6zLHEvZ
QXvLtf748W/0VZ/+XBNQf3D7r1H6vvMY3RHd9YXprOYl5REWj91B++IZcyJ1Yr1i1h35Q4KtlpJb
Tm4O3+swC1tkgua/ISMXw+80TsgIFhk7f8psDcBedNdgvKjs3RY7aeg5mSyAezOu/5mDBpwrsusp
nAMAyHU34zWbc1zgrxoxK028HafXzg7zf1vBRCuSXEjdKHukfx0Qz8/K3757i2PYlOBwKjTtdnyt
x1/bK7EVWlgtgTHdZYkYtW/mZf1lyViS48txJGYYN25hqZt4j8gcTHWwpPquA11DaHvKnWD39CBF
q/6YhaFvMi7aRYVP6a6BKR+i/2NR0QaCsMJBnTBJuKJXO9VjlBSoQOtGw7Qe7nwW4eqQ4co6WVDU
2XDBPFUzw7ZEqqXf3cWc4y0cgD3VOqg9lDnIBd5uj1usRopF+vBVVcEULgaiTsjSljiEHFpu2nfZ
1Qwk4tLBZpOF6UwvauIRdnc6UackT/NZYwGcf42xoG9Ga9x5hXC2URKTLu5zXSMjbgAyxhXSSXx2
QzU1o/8J1UStOFhahOsQDyKjm287qKdSL8W+X6sH2RGupmVL4b+CLJ5axiLQgE5NUJfyTyHmQS1A
1Kf5DMBYnqp0InX5H+3IGTplzcFvdJxOze/WzWf3uuM8qABIUBCA126aYGK2uSQCUgNmoGWdcLR2
1IupGk0hDpkrm9PzGKnAY/nAgPSm34GPU9KZGJt6O16LmQflnVfd66oem8c0Cv7yAms8vl/QOKxp
xsrraNktn+3JcBWtpJflD6r0pwULeIVVyaNtm1w5ZeOpkCRPu8VuTlQD1cb+77kU8nP8RNk1l5IM
GeEWjhp6J7me7KnGrakaixtskKqXPsyRrXfjwcVyc9M8fd18j1HmzL8L++RIoj78EUbj5H2XdwUM
8URXTnA9qIufCzoq3am2jJD+/FBARbdgEMT5L7nDum2DkF1HtANFDwA4LMZXKZAZu8CL+FDXRHDs
hdquABvS0wNwK72E+XPMaInC0z4ks6AbJmM7E8fwodqof7XCbsQ3XreUDbvSSRKJvNI/nV2oq9sL
SjSCsgo7i63K6RPg3h01P71x1d/TCCssbVqLRDD3LDqpSyDDaif9Q3PCf44O/t8FjqnEdulzLQUN
/l4XJBTp5QeDQ8c9mgmg3MwaN4+asR8ib71iUIazuxkeLZ3bRKqfJrxtLxkeSqBwohmVwadEpWhs
8HOEtbAjIjWf1NGvKGNg7JWWBskP1PpVPUmMZd8/G001zHzs0TrnnD76OojqlYWZlTvbCtF/642w
2Vw3CScUyA67F3nqXRhBAVkgDKU0h+KpM9yq8eX8DW7UOrMupf+GMTxYZy9zuy8XYvnLiOsJduAQ
GQH4jlC7Y3GqTb55B/DHpKAqX0io0fP/a2U7MqO/fAtfnKC3qB6vKVRRhfdAs5L1QzB57IMPT71p
47GNLht58fbh45G5Fk0zvQns72v6ojTrQ8F4dDcmwNk84CkxwAQoKJcFiM8HtYuVNu/a75z8qW9D
FuibEqyyvBrajOqIvCfop+onA5s7BGifs5vEoKxSeaT+1pPUrTy3uyg6Tyen/A6VJndkLIsF9UPD
OCJUzLJZxjM+pjWdfRMCTVgDOGhLFtzZcB6YPmW0cSA+j4p2PyrSa8Lqu+I9qcqZnlzMldbAAHKb
7VjPLK/D4wgJEcXjxRdQ6kQSZdjqsmie/E3gatedWazWa6XtzBn0nXto0AfXRuuYMtRXTjBZWJfl
6rW+HL1hsQVjjOSGqmWga4KRL02EGSFHlIuoBpISaTnFIL79VoMODucs5kx8spQf7+vVyaLjOrig
ZreCvP6c+GlsR0aNSMQuHryXH9uadZfN6o4rm5P5bJkeNhhv31hekobwBQ9po1jH30BfoNr8G0pD
jmLO2JFRSDv9cekcIo51XOXpflIP6qy7FegD3domu19A8b7A2u79dSTA6ddZjfQlrWUxqRvlCHiI
jFNqYraI/1tpyEvyjjPMRSQlluPAGVryS4clt7yHydcZ42ld1Ya2JxUgkZnBZL+bRZ2JsRDhHylI
DF2zgM+zWVAuVwX3zI1kXJaZeGNvWcyaUx4p1fZr8HGH0mMY+3/aLQIUNJoSH3p0YVta99F6mF/c
oYb+YblSrPn1xBTUILCksKKYAjvBlJ7i4SuDciyP9o8oRIoNYkRWoqy5LMzfbnd+yRoJK4efCx1h
qxdoQMNop4y+N9NOvyGpiGzeujeh96MWwKc9C2pSG4TpVNXG3Bg36zLR5lTuAlhc3e3vDAGR9Q1d
xk48rXqJNp92LJLnwCSxgzCqCdB8FjLYpIUj3PlyAaGU0PRMyCoK9Wul4LsnhaItfA+JP/bUBNUo
YBPDRWzOYpKya49coa7xlrvDwN5Ox6WAKNJmO9WXuQLsTCc7VCPauBgSruLPW1Ux4np+WfpZSB3o
SV9B5DQ9018kxE592H1IMn3I019HqeMQHbakYkPqN8RIZQB5aU/FiFIiyk3eAsW4U8x8wGe6B3tM
P9C6p8jmwyyH6JwXmgGvOCZWUTEfhUwNCnVpA7Bu2aUdjAEvKCSRbgXLz+b+qAiXZntMdVZ2CiVs
GJrhoNZ0wwqEPObMoJ/3cq2DOu04FSgUS5bEPw1kUsFICuoVZsMZp/crUcECjpBiI0TDBxgY0lwL
PDt5rZ2HADuxz347biBlOJ/ZbfGn08O5bj/f1ohfm2Sd18a4Jrwrt4dGLcbUWQHO7gfR6V8P7I62
SL2AqoR4iWtCsx1z51TWgGGcmq1OCPkkwVL27COOtDjePtDkBaTuXckx0DAUBIOkBzJkkcm3z2t6
QTghtPdNJaHsGqJOhDi/EmHs5P3zb1lREtf0lM9SnwsFounSQNxfwX/OeQkdDhTzK/DOD6nWv/xP
3Yyo0tEJVnuUaG1GMLoPTbtgM/wc1KToHAutDo0Ebvf+egexhCzBWV/gGERQrnrjM6VSeNunSRXt
saI3BhYX8LA0lZ6YhgW0f6IDy7XXavc09j2HO/FsjXU8IS3oJV5nCOgUzOU+5m9Zi+W292Y65NgB
bQvB8N8i1rTzEM3cR9NZBEyPANpkXNtt9SZ7i3Xa+g2ZlQ8YlQB0cTtXYAWkrLIEDAEvlfYILBXW
PqNOkXLQqWVEVNRXvgMxo24Ji5NLFUyb0bMlg52jRofLHFoZdxCffdFf7h7JZrjIdAe5NsKIXex5
7GUkgfSA2ff2HnBSTAIJ6tLuo3bcJvgAej2ppcyvj/2nzdGq9vn46I+TCnPIeECHcYdAXGgz6SnX
AoOApJSDiJckbFy00108QEE4F8Ax0y2Ah0Gg6bokEf9dWw8H/o5BtOhrZeE4V5ssMiwq5LDbAZeE
KF/BBkaRgE6TDvDSken+k07gboXdLvL51MgJp1ktdkepDqGyuOj39XuFzL/RtpyywMn3u9OLaXya
A0t0AQcRk/m7Pdzam3ORwKC05pWfsTseHB1om1GXpaE9KQaqTIEO5Nk602TyqFSj7WlZ6AsGT04t
G6xVX4rIxtvxRA2bJKncNTTqR5rUyqzhaFuIRrd4wanSa6OeeM34NQD6lgHpnBjc5IPJfabQA6Ov
9T+bFGQYh81oW3GVco3p23jyrNAMSpEBzAGC78uARGK+uAsALp8EJtQvQ7j6ho8bFX/iyI4P62tz
SbD0sT/j1SZrJbjDYO183ScyJY6OTX9B/+YpAJofTQrgT8LlZcNlB4dZlvAZVuhHVGvBdqJthMGC
GOlU1d5tuyAGXE2F7OoCtuKokqcrM3UY6m/BdHfecxnXmwjLf52Y2pMLtcRRgmFwO7LyM2KyctHJ
Yn/UJhOVLAFRSlLN/mqyt7bK0dDhvR5BlfmRZOT+LdUMUx5kZ0510h0Fs+6NVHz7wxLX1Y4djGYi
GQMXIzbkVdXmt35nPKuD/Fsw5YSYFEEqIhsv/gQEPSlgqpiWmtVsyH742HnTqcxQaCiWOt+qSJy5
3Lhkvy2m2+k4IUXRXLwQN14eazeTPQ4JV+sLZEJDP+OjAOGEdoHr4DFTH8u64T9OzB9i1UGfnaXA
qwtNdePlvU5X+WkutJUe8vy3rVRO7SCTSdbMvABHP6BwUyugQ6385DpM5l6f6RO2A6Lx/V5GUCmY
2/bfjdPEezcCy6Ua+/nfC6UQAt+t8sNR4Yzf13afzODNcL6WcEOP07RyF9Iy2f5nboHyQ10lTEpu
WovCy+pRJ07N2lwiz7RtLQLyhYi7zrN0uUYLfbYBu1S2GBMGGTWFFDcLAOFdvyvNt/dEQ09K2QYE
oswNoiNLdFqmZaMnJ5zYTTJStUO4ODB20O+hzJXAG0AHu0gdmPuhhEwH3tLymxMYqaOBNjVOwGZW
7bVrOCnXftRiiI047Ra9/E52PEolnnOj5V/SJFMeheS6AAbim47a9Ab3d9A7pr0iVql1iujDonyU
pcjVVUQG+VRs7EDi68wDqwKWHgR4eOAnkFNItHoRmKhWYwdk7m6qVtK9Wy/3FLbVa/JXwyA1efqB
wvVzbbM+DLJ92Qegfl80M23CcEHrTssJBJlyMQGROE/HzvIMGRqYH6pPkOdrbZaROYS2FZlfNrpb
TdwbFAM8S0LPArTscg+It8hvXf1ru2OBN85Fw32PVTkeHxiyDELcyIe5RN37CNPHUDjuA/AkOR3u
AR0FxtIsein0Epvh8E+BXzMkYuWJBkluGp8seKzBDHkzxFFG+cRVoPeTlybf51kNtnxjh6dz7/G2
N+fNQ13ZPEo616YYxDOrkACDXA9zDbUASGp1uor+sIGnVcX5tNp0ERNk+TwedjarYHKvxJbpNtgP
2Bb8aWMdBZulldvj3A8KGFXQHda+cPqh4BLfLtgIivADi9gY1gFgoD7t5GlsebbygiK9kturXG4C
v8X9//E85Io6xcWL8yinPc/WZ1G6+GTaISlUDzJMhZ+4D3DiA/oFi1IxCIq7fqqQ2qy26hrWDMBx
jSiyFLUTl3gwD7LleDpanx4w873L202tkSRs6pcrPVqGwfTvAKpQfvZaqecx1RDz8u6Ris94pCaF
guwSeIccjaL2+U2Ael+O0mQXuZ/odVqMUn9vFDCOyVTm0lI25Ydy/TA8JMkRZttxTyXsmn0OKsm+
kWbEwWYsgvoPbww7xvohOQBDjiLBpZf7oEOFIcHCWolD8h7P88+ObspziDBhcNgjDxpC5YMNfsYj
XDk5gTN1Bta2q0bdwxLPM9JqEHT07kQF6cf9Y7+VQOq59IScy/PAJ4EgmEUZ/P1/oc1FBHt/Ee7A
5mD1V3ZzCQcdJp/gfCicJhm86jplwLXQSRVF1Ve82RP2/959KfRcytp92/5cTbf67ugOXgJveKPr
/dtVda7rnffi7/MEHEW0RYOT1CypN/xr9FA92RmAN1DFmkd/uBOr/ZF1ajIyz5DSsFLxfdD3Ry7L
j6kTIZNT63Xtvmg/9tdxTiwHe/CNdrL2wd/FX+FQDFMgBoXQ0I16hs11nyWVdoQ3hofoJIlutb37
qH7EjqK37nZoKvjRtpYnTRrSblzqrVA0KMggligvCai+aO2ni0q4oIoGldjzUabyxzOLkDIjAOuS
OufURIUPyJsyPm0fR2nIxYshcXjKnDOdS/KUje8R+cEGy9OX2xLRVaEXOZ1SLNRRg9bvV3XEtDBN
SBqyZTcCNvcYqo7yIE5KAMwqv0Z7HKi/pT1Kcyz4pXFZM4F8k1GNdluIeKd933FjHtcThwoeFbHa
c6gtzCD31kDcXOA6sc4unQcbEtV3mEdzkP2lAsH3XED7XdI8I6E3Ylbg6gRa/Oj+ZrRKLA2oCf7g
3A7OI7Lqy1X9NiC8Oq5IxhzvcZZBXXWnnHEyqeEBHDWk6p6gJQpec+93gpUY4EIx+6tJr01/cACv
k+hHkHKd/adJzBLOedmIEHdhnL0Y+gNzo2kFempjH3HlLv6fP83Ma//fWDwXbj7X/4CEKxxarIs9
4auQE1mUJk5jVVHEXIJQmezIYSdn9fJh2s9tvEfhP6PHXKE7WI8FxPSgojACz63+eLMu2081eUx4
jS8eOrydHnMbBQH0ZibXNKR3hLX4gJ/8Io5MlaM5wMpEzm2N4LR94vly9hWoHHg+4nGay4cvgNsr
OkBIHj2skhbG+ahl/YuaBf/6UCqk3p/VJQrIX8ce1FcUVGRZNDS/x6jWPSyND1HTGYUZQQnwjtoL
9e2yoGfqQVm9XhsVfAkUcOGmV4yXHWyh+MNBgoZOULl9QrT98XgW+NWUo7yE1JnoOpPACTeCKUTL
JIK7jEAjk//d7Y/IV90VnmP+MR6JKh6qIYRXdqAZzK/hViUPFM6zRrGq9H04A2h4v3R0JD61UL1M
07Ic3ka4GroaQ5kQ2EQIopTFALW59ri9cgKQeVNVsgJV22Sa9P0v2Z+BqjYenc7MtQ4dtu5hA+Pi
zD5BhWsaIhQT42nGgDoR8HfizjsJxjAK18W4XnWJx7OiOM7rwHZoYk07LvvX9CDISPOw8t8BVmzJ
01TlTyQ6pgYdDzDgZFe4LbbJjZfFz1OUeJFu0j5ypbM8y8MoBUIBiFC10xktsEZEruN3hYCY0c9l
O+QNcKFHmd/upnL6jA+sEPAKzRMysEn/+oSYrLPy+YuzHHc2uLPA7bW+B/hSMb1yI3VEqgLKrsWq
hJmU828OE/uW8M2zEA0+n9iw4BU94aNgMOkpqPB8JqHg99gHCEmhV9S1I7LXJwF1S8iFOHHxq+Ss
FbO2vT3JhROORxV6VFuut2Evsts9edi5wW37+GVR/4CCyR785Oy8e2+Y1XWomSzRcqnPryV/WN4i
8GDoBH1kdzs10PY5TDdSMT7FDxHJ1SQtKtvkvjJ04J5mntyLCp5W+GfXYcAudJpzHIrz8PpEfbtY
7+2DwWsx8JQPh5yoQgGWO9xKg6a9E+7jT+Ar9bk8Kwk0JjpYDZMm6GoQJ1vznazOgcya9sXREFOR
ZHluy5OsYcS7guu01B9PKoYneB30Mwunn0dRTYGs7pXjMRWR7/jaWqsv2AwoaWt+onEpVQEYtM6Z
aLIiquk7oDXrsG0jWVaPA5X27E7eoIrz6rGCB0Zthuxhj9Xwz8FWPYg5XVRXhkD2FeMwUDRc0lpa
g5kLWKZXQDENM/axJJ40v15rVvEKJ1CnX5QdlHCJ0zFUNQ4hyv0tSMgJUunjKgr6Dbj5E1zof+00
/+l23yX8gC15rz84rsDAz4YL06CTapY6K5EDERAwXN0J4RLK8rgLavZMAn4w2Z3DUbWJXS3ehYfw
CgizwCQ6aA2UXhNwNOPLrCRElZBVvPzq02TmqAPyqK/s955s0QbTS01/QAGuBGWTzLjfYUM/R7rv
57kAzMMcCJz2uimxzzQ7NV4KXQFlkUAbk2D09yR1uDURFiLunDl6dDpDPRBIa3fwNJK0Qcu9IT1c
kNFuDnlL4ahgZI/F76QCx7Q1E9hk5fGBtRnad2XG0Lx0eYo0uXwoWU4an5hzsL00wz5svZ5G2T/W
9R9gRZbHjxBakQq5Tffmg1hfvrkziILfjDS4gjjgtNRghg6ZQKtx0NqJBvYN4BRGCfvXFe+fCiWM
E4cWWCPLZO6O690VFqkhqx8dfekgJIDVvZGS4YbFqNETjMIvYJsPYnygqznIyFdih2YuunK1WHqK
gPT/x9lRkmCjAukq1zUF1gWbmHnZsqT+NbU5mqFEamFCyw9HNwfl15mR5tVHvLMYSG4TJBThPzK/
o6OnpJe06F0HQ+pCS+ggejqdMC6UmxUCtteFDLhsPRK9tA0+HpsVVlQYCixKFFnuRMLqYXG3Yz4F
gSbMOmT9ZlxDYk4/SyyGuolK/WbfUxgy3qYh4G4o5fw6pQ0BETG+HtbsxG/C1LO5dAPFwY0ZXNTC
DVcHFtLulJwFE+WPDUcjxtpTdNhVR6S7XYEddMXSLuYqXq7SxMgrrYD8aMHkT89YPn7g4QiIBLa+
x7qhoa4bcxplBC56r0B8AGLH9u0Oq5pnxrLzmjx27XhktC3IctFj9pT61LwP4yg+Sw8sO1iDXRuR
wxcclQ29v/IFhl00xgbiTdz1JDMw9MKBMB/6bIDnMhyIxby9YSD4wUZF+RyXJWWl5TunvFN1PO5Y
3lU+oMzV7wpnXkG63FcSEzDhHQbKAw2QYAf6xxQzs1DCxMPTqwU5RTLfYtuLddD4130tx8XoRbGu
ukm0hxWpGSV+cUskbVq/1qaLok9P1Xms4wpRKQaZSczwy6MUBAUmbHvOhxZVEkIxmZC5waCaKSIy
0MgsRaPNsOErE/wFDJ21ZMIB5XcIbDSvanvgaHDVlwFVF9wRxy68KC2SDliUcmXpZO7rZ4QlWp4o
v4RNHGRntaNFYUTpyAmErqU54lbmL1jtxnC9dtc8L3/2K+eHbjqMywmizW3icdZAUy5IZ974wcJj
DKa62jhGFXVCagd3NBsfSKYOt77TqQ5MBTXEW0TV4lpxNlv/IVU3ge8/v6PXaWOWjZtK5RktprwL
B1JL7IE2whto3vUb2gyCJv8yiPAE5mrY7CG/WLYZ54Y2+UXSQjoumB1cAL1yuqsXvGZIxRJLmaa6
69AO3ZyrPf18tj71xnRcFd2AWmEDYq/uD+bAGcnDgcXTqNJtE9wmspUG0zEVDH/ucHc5GdwPrxE7
NhYQthPJwV5Zol7mpfizMH5e9noNAxU+huilKutK9/I3RUqNoXMW9ML4VhG1YTEWFa2TexAgMtZu
AdQQufWcELvcgguj8nwF4zEiya3ZXXcABbeOy2f+d2Eoi4IcW6ZgOKYGd2XuluGPHW5ClwVInzoA
HWtEcmjLW7GWUTd2+QYaeNfNsTl8c4oBKslC2QvSpaANqJWASzhE+p1DLGIKMPdCG53BCQMei/5J
JVzFUl8XTpbibUUkWJoyKzbFcilDwmUUQLRvRHRyTGnLeRsDcT5obXl6Zp9UrGZ+/Mcd7FFftY3x
HvXgOZqFJYTwZu+rb7OioPEB+hqQL1D+6j3mMBJ/LJHPMSMnG/dJcsDOEV7Zx5OJkAF2x9aSWe2D
KPH2SEnNQozQItWLfuf8rM6mKKn/9MyXICbUum7IXGm3tBFO05HtATS4HwFQkK3ezv3tSOdqED6T
2jL1nVsFukq0WwoAUqUD0cDmeEz1PmaoK/YK5sy80UuymdG6+NnF+dhP2j0Yq7HFmFTrVuIHcRcF
iIjYp/ktSSTxih3luBKjamgG3wnSpOC+HoPPeQ6GFz1MC0sSOcf9sz8G9Af4+q0qDYAaB/yZrf1g
vX+7vktyYRMD4b8wXoj1sBiHPE7Q1DlTKRUKcGOxDJ9p4T3NSI51SKMGMiaxGQ6fMnrnZAjGo5CK
tr07BNcuejJmOg42BLVWxp/oQoXiAJ1Gx6ytsbf+Ou1CfEXtsZGw9JtFi0CnIZDONoK7N9mzC5YP
dd8Eh/HDC7MvMwmdWEda/SslJdNPXuV+4dNGXXSTXpyaJepkDJzSN2YR+XppSoTOhBbt82fjDyP8
u43bSTFMIaq9H2L+BdOjIQREFkuPJPPJv3GT7rYBrbHQ0Grl3Cme2E1hu5jXIvcKsi/tBWCJvq6w
XuntWnwzBCNf8rMKgiDPJFXu+GiCCoPk2WFsxOK9wommtJoUHLGv1T0wbxCT0M5b8XLRGNDsbkwM
5xuQaZwn47GjCirb8bvnk+5MLKJ0T3BlxVqRFd1fNteyujDmLqax4GlULsWjmrblj48c69zpGsrk
MOdDNuQ26TGZNkptkfLjeDYosDxQouyOmY4yyhlRl8KaXrBJ/5mlu2bNInvdqGU/M+9/6dK8vQlL
Stj7ICWz9PsLvtIPTt3GEVkQbqQKTdV/RskdVEkJHLbAcq36rle4HNIaDOvDz0YtndZhm64TaYqz
gO/AHfCU3XH8I6fZwb/kZFvWjUOWBe83bCvz7TsdiSJlYzm1+lzxu5bayseUJukriJ4SMqJt51CW
t4SZuFMcng3rxxgaeYzj4+QjgC36/79zrsO8y9+uOrMrf36EqBVMxw4k5ibWLV1DH7gV8n4ehy8m
jLOigNR7UqpZzmFMyTZrD01VvkJXkyl7JhvB/n/cSiQSQ99r3G7qBANncDlilIpISBLS0UThQhe6
vxlDW+K4p6tLh3BXVkfnO0IJYD35I+8eA6LK0ZEdE8gyZRDEDJFUsbrqB5cv2SYLKNrKqccA39HI
JnZ2GSO8U6Zh117jvocH8lVeZzkt/rlQI+1Tx9obESVwMiVsb6sQbTV5n9AeJ7/Nk3fWdYgZvTGL
Djk+/yqka94Xu/I7Ajgr8KA3fZQgP0OuPmsBDL78+vIbAl268Yx8oZjiCxkNNbtHRpESpYwBZYn5
rFFk/lGFe0fTPXQgAPRZYOltr4MWyYHUhCFrJuoSr2OM/9aihK5DI4tvA59T1BDINb8OXFcnsaTz
R2AYcP2UmDfjujSLNZDLBq2s+wpMWHCxpwr0ZzbPB9qy6UX0bxaNRsSaLuFeFEyyK06ryiM/xYsx
MMvdTIYcMq0vWE/07mk9qhY/RW/51/y70k9n0wW0SIJlco+zhqU8WSJ5zgi+PyHnDLK5eC1TUL1O
oI6eT9PRZrqxY6OCtMyCEcFYPFPAEu+hCTERfGPbovJ1TQJQW0gfVQkm5+iZq9CFjVoHY8CtxPMG
nZDHN4nv+G2fXvRVrtwytgm66JaP13l6HsZTlOtNXW7Nfsa8cDNzNLR4CE15xqsR0ZEO3nI/Sifl
tuB7/7x6lTThGhClTCs6YPpHTJCGpS/XfUkuE1CAu1wKD9nXfyLY7ThCUuclpS0ZCRdy7izRP7/f
UQ+fTbkXtN1c8fbqJ3Feoda7VIiw3D4s9GFPFP2+L24hHN/zi2O/pMxe2sAAZI0K+7akHhFKVygT
4u0ga2cecACVfdgfNiaQBUom9ElIuu+yB8SsQNmCuJzBH93TgrWZAqORf1lLi/8ZWQ0ZGva7ScN8
nhtcxB27VKlrgofIrYxNYkkbZCpljW0CwB/8wMX67qO2UwoCkm14jHPRwiisGI1PFWXTYfJUdGgl
klyuo9zS5HK7Fv/Dyn+ZcttwVtbQOsy9hBGyFYmkSCnpzuNOJXE1dneUSETTGpqyXL6kRV6t2A6i
7jW0UCEO2iPxgebv8kCSpczYzJYwBsuLMNhQh3CTIkH6y3HBnNqtMpaU5VJC/CmrBAyP+mtMN5oz
zI+Aky8liPO0f3jDlh/+DgYEn+cm9xi22V8w20ksnCrPGtCqfW/+Dh+CdoG7iwsDWIyQKCSzylBx
tM5d6XbPRahIs+zyvnpYSCvaG3tGymEZpam6vjZV5WVNxA34d5VnqqNbLEmVKgTm4HR/qeu6vSaM
FI8bAnHtVww1ip0o5U8q/9MF6phQxM5E39AUJtw6DrXJgRgRMpwljzOl7ZmLvgG1Vbtf3YLh2l85
Ht886n3x9KdQr1FXee3eeAqeAyoALmoFFoi26FfbYJkzo2tgMTOC1nhj2H0GLgYhNtmkJ4GLLqZs
1k1ajvnZN2N6eSD/SeLwKjQdpckoPomzUGzcHm1R82izHt86Q+QFRFHx9qrnCSy2V0J+hQrt5fib
s1tBfyR6OLp9gsPBLm8lmw2sZ/NyxaXUUVNsNYin9Olcjus25MWJCxLNfZSCFOESsq9AIPie6So/
NQlRJNq8JwZp30Ypm3RykCJQZHRDSXB8y8AR5eUcDnq8TM67FuyxyyKkzPln+uRIqgj36cnlZ8AF
R8EA/OOaHtjJpJ4vs6ukjUL20l/5z8RaHDV8brd6ztRb6dnXOa6BgtBxIJjHWDPvgZ+IOyCZIx+D
PX70IyDhqnuabCjiixtO8CwW9+qE15c7ASamRToWpzUj2XsLAYBPEGcNSgNMMsbqrq9xiLShr++X
rTZ++d5AYajjS465UXlorAlbGkvzHPMcuW1CynKZ3eNiK6p3lDFMkXSgioy5hBvKDYmO5DutKEyT
/o8XqsBtRN8LTlan5dqF4H4chc5HqpfPG2hGrcT4Kv1Nq60BVIN4HH/ukS6+MMbu+z26lq8DQlNv
6TKqW5xbWm5GFhuGyMV4LhVjdz0Xmx/1QwBflnIgSqcQoNjxh6uysUid6Sas02UHnNX+IrXPjawS
jCC9Rr/lK/yEUImde+R07om/Ctjnw2M+6Z8mXlCo9ujZdLFxWSn5Amejw6gjAdavuLFUzgxvSIC6
n+EGuD8aaYV0TpooEQqECq3RhaKRNgHe6vpPeWQNvtby7MWr7SK7arn1ld47HRpx4k1tQuuEsIn9
iExL4hS3jA789c6MHSZ8tTjnj6+m7A/MIYj4tmefjxg7crI+k1fwPe1NwGyPPUp3/Vwo8WEEDBby
c8bkZrwsEHvcZBGbDPNkpWZu798fx1naH16V8DgJdk+u79P+GdhV+kjQgb66ans6XNj6bdzztVTy
R0/myXv/9E0LcKj8fvauUgm/R1zqn/g0d2ZBmsdZqaDP/ushbHbzoKJpPyX4/evm3yZ+5mrgOM/3
gmbvmGlPo/w/NiiYkGE1V0us6fwmbIExIUfjNtabC+8W51nhzvTknfOQpHTbvsPX5G2edl9wXyJz
qNs54oYngJ+lbDsTlsQpHG62J0rd0YERUg3j759/oGQCWPF47aW/6wU8xHSg/4kFmgHC4cTJJKkn
x7mN72jRbr2VobDW1Sg9XdeMdZPWCrl81C9JdogeA7mEvMnd9BWDHItImq4MXvOZg3P3m6NSXEi6
YzsXfhnz3l+s0q5/95cKeA5OSy3rQlLcgf/eBGeqbcSoNjIAN+39NIsoQh2miGC7PKYUabewgwRw
oSb9PAmKLM5KEqC2geOpTbi/SzWiHW5rll2GBWU2MI+7T9u+HzGLZ30RoQmGkx0YlZXh+UMmJpi6
s8Uo/o97ymFomDo/D+S3HWIer/Ib7FhiQVNZQsBoAwG6M38XF8b0WxxYm9HbFTW968MaT5uQScbk
1+wIqMCgGrs7ee9YdJzRQs9MUR8fViirR+rK1DnM9CGoGNDqp1+XptLjB8TtuAT7M6z4pPPD4vNa
+CVB2UQQxHhO5bRkqYIt4lYHNjaa/6fkB4VEYET0bDnhrNoGWQd7BtaWyfMqcCnY2Pk8lYuJjX1a
Dpc3O5CGIwfLgXY8DFrWMldv2k3dkgC2rZeChhNEO/XXOhkddmaG0xEum/OSIaZqdjCBDqIuP/nX
AGOuXIuYi4gHIh9mMXAa1osAzHtfiFH5AsuGgA1AZWeq7HV4+32e50LRhRcNtONWMda1omm5B2dK
OBd6xBoqcFduJj8RAVragouwk73meJ0muI66rqS+o1QlcinybNFoBEY9X5lj9w3ecimMCr4BcU1v
C2g+9rLeK+3U7FD8OStRjkHcOFozvocB/xWDDiQ/TEeZx+Sq8OrxKs/Yfe2Uh1lAqn4oGD0XWLCb
BNMJSqwzeNaaf+kIHr/XEKryJ541xShXEctb/Qmr/m0AI4u1qbJC5SmwFAny1MDIya6kjDk3tpOa
AdpydyC+0baCIjNQlQ7WJhsxtWAoyu2U35KRsbQf49z9GctuQnCud8E0Z9pm0w4VJKaJ2OUe1Ln8
462N7bPuECzZIG4cJI1ZTcHro9uc71nZL+nnTp65Vy1qK4vp10JMhKqXWg9BMh9fRVqecoB7JQqx
WuXbkGzauwivXt9FDtpKCHv8OW/pM5W1v/WFU8W4mYP2oTmL7ATGonFkz+zrqKoXIVRsTh7Kjrsw
eEQ0Y7oQIK/ciL5vFkSKpeRgUvtVFlxh8hx+zMKMxmHq/XNSGWawqmh2F4CKfYHaKfbGrPIqAlE9
R3zFpq12UyXY/Zus+B7xSKX/62fqhzgpqJ9PS9Uzliuiue+lNuUOowjJqC9dtxfXkrvBKroxaZ1g
m6HwCI+XT2a2G0bk1xQcQFO/oS9UDufWBTCI6IJxEZZ0I4IfUuOgR4I/IJIuUdfideruMCnuQoAF
T2wX95+XGlbydzivUlul5FHRCCcg441+RX/StS4g/GlFlDVdBoO/wJr8mm5+8CdCljXZncT5q6rU
FqmMJWOT4t3uJYA7DOO1o9QbzBVZcBzcgZ2NtJuZQM6O1fPMBkpLJU3NS/JS2o5rNCdjSWdKrWx6
l3Jozk7FeSYWvpuomizsjHL0HX1CG6JBOV5Gg6trk1OgamqoFdikzePQGGInR6/LB1H7jfMh+rw0
sFh++S/Oi/sXX+N8NVcYyJmKCjArontSnxBE7TzsesjkAKmojKHfUg7pWRrVahR1d5ma4/FBQaah
U2Ph8m4yV34ApCs9SAAzsO/1/HZQnM81MxOkQteBwH8RO/b/iDFPWrz3Eq/wCDIDhTeq4ZVtdiwj
xwipOUwo7BVXUJGNyIWgR2Vy5SrZ3oRqQMml5tQPTYFJKTShZi1tWlLpZ1j758tF/8TM3nmOlaaB
ViotppZkf9H1XK84bM4ka9alxmK5E/gRlnP35VVv/ozj4aWEiGEN0Ja4XuejR+sI7dzFVjnX+7qo
TbWNGbgdLUPUShoultANqZWWrVzzJWszdty37ORxAk8tayB+FhjGJgMdHCTGTyEfLm2bwPLo1axL
kw0qSFGPTN1cUUTHpaB7m9YSrDvcBfWVXbWN2iyO0Twxn6METN5dL9IyTJcsGgWaxQ7VMtlK5OMi
/eg+8PzxtpEC90Cen9xqY1NnpLnnXlODqfaO1BlCFdeH37jSY49mGZbWYPXtwiZZiJuRSPLurOkE
g3Dnw7iQjaMk65fOOvZqY5oPVD7lPzhNLKTb1yVgk77gcBoMmgHD0FsGozQWJIrAPLtooFROERM1
usmv2XCU4QeZkBeFL6JmD2ACzyMehxV6s2gX1GtaVAuJv2XfPSMUgrYj4Md7v1w0YWs4rb+Z+eX2
JIo2PqX7eXITbRLlEO9Zfa07kC3dLxq2po+QrcBOmmbP8EK0X/AfySSFhHGwtDng4LTZ9xTP88Ve
ORXifL7vf0QFVL4tDge1UdIp+Wyxho7aOs0b0BNnR6Vc9GRJqlWG2LpV68pRIBAooUnvdkTHOpm4
4T6dis5+K/HbUQFgH8esqKrdrycDIg0yCL9UKHK/nravEu96ZqGIntPjnM2PvVCZtuNPxB6MTcWF
GnYkclSesy25yeS2zVVpOO3kDkMlhNAiw3MQZK0VtadUFYHXR32DoptMVOZbKXcIUOqN+b/OJxEk
IuA0jWst6TTuMJU8ACWS8pIm8NPkenZnjwdDlUGTLorgETztzgTQHWvVnz/mj9vOsOYqZiD51P8Z
eFRapZJ2E2Vw5sr82iTPXQMxMtV28Iz9dG+Bvj9C08e5PpljGjZwlcDLTvwnfUdr5Fy2IlFi6SMZ
hZ6DVQ1ElnksXF+7HUSA0ugaY7fqP1KCiy4dIwfhqbtj7X8GcO4T5UXnxlAG6u6GDGyM5dxUuHQ9
aiU3s6qBPAWI4MO6AJVy8edaGFfk70VeNfFXf2eInVzRCzbVz2QqdQsBAV2dHz2RYeLxo7FEURTY
JhNr8yAL3+3HOs3ySc7LXjuORCN7mTN06sAIBNU/4aPJlkVTcLWeSp5H3TlfM0gG7fxUkBENxtcg
wNEytmBP7NvQwVanevUvevoUFq41jDWDHWpnFH8N2gGvvN9eNDbK7mIca96G/8kEdwEpDASsNdHO
RtKI5z6AkSC5qWJmR/Q5sYOUgoAH3Lby9LerdmS+Xe1CNylKCDR9rS0OA/osiTagvhKPGT7JjDrs
VuOjHJrwjaBHXInFYi0jQHgSKH3/ILSU34PxIMEXI6EwDjOELq5NukQBf4TgzGqg2jSoTK/ZaCrH
EeRwKM3ku7qjiToI8YTs9Za4VOi9LjfWKvjrlvh67MVNzVIkYlrP/H9IsXJml/adhgQtwxhfn9b0
YqJLM8GD/6pdy0VNIk5ZmjGOQrtSw0P24BYzG4BdKhPPJ0ycxBq03QAH5xy5o3/zBnVq0jnXEYRC
K9ETdEUjN3czkmzHpuaJGnXexAGwTn//S2suBK7M0RncKO6bi8cHjXT6HvW6b9D6c/xOdCb0CRXI
sTbSsTtUXl/pOQmvdxF2erAsdcA7rQ3aJ01BAd54AWwhqMgjPZKa7MGQ1MuqXSQWNPgRwVV1ZY81
wxz92xhfFtBE8bK7aJaUE49QNla6j68uOPgPu6YLL/xFk5xMuBvBweOQIAokKZz20oc4bKaybFm/
FdQJjoKhYrPVLXKyMbAf7nicCNBqe4Ks3DEsOKZTRU5GFVVPIP/UB1eVpSzYbxROzjtjJZNS3BEP
PXeiAv/gUZnnYfQXyKETr+LE9+OxkGxGlhgn4h0uk9bafGi4OxQ94QHH/aNGP9aLucLH7UdNd1ad
DksxMkkdBMvgSWsU/9lNeytQYrbzs75a/o3VwAniNZw8ctooFgHTZ6uxcMm/km1JKSA2a5hR0hKR
T+vv5H7oZL/R1Zjdn5I64vNsfpNuq9d6rBHqiMJmAvwhlqoOdZNyI5Ko60l0p5Ca8sPSTCGMW4JP
Dd+IAB1RksBkH4NL9nIJe8zdoNpGl6FmJe3iK4SV6hrMpreZy/31gDmvz0n8T4gmDzDcJuAeHkJu
3zJ4aylKvvP5he6bbayo4UW/d88ypI1oTF8Y81elCGJYmaIdEjM6of/53UVwpO+xNmFtJYLY6dKq
k4OstdG6/5bO/zdUx1ynfxw9nbJGa5MP1zFYKRyCBBlXzw6QG/OZeZ1jk9zpRUq4Vs2UOrGOm6qw
otAAHz+KaCoq+6GqB1nVjNLRJukrxz31CayBcEXckyEz/uAWKmFf7S8e4o8EaUanSGVixb7y0sG4
Cnhw7pGxyB/Zx5O3UbzBmvOhwLrPTNSrM1t1t7cBPeWmRFZHuSKwUmauZMQXhshapzpsm+e8JV5G
gWCdi+MAdapzuAyxQ3y7y+xq2hutIfRueU7ySwRcWsyKh/K2St8670r36wBx5MnhouPvs+FIs7e8
BjiQe1qKRoA0/nzZxjc3WBlk/X0CSDraKUZKIMf0f+kUyk+0ewZtQksuEVPKe6rrcpd8oNeAy6ID
hjliv2FiWQ1ErqLQOLyqM41yXZxOAGdk3POxH8KOGwJRDWW2sAtd42XvmuwL/xEuP6L+PIv6nvHG
vXUv9ryJ6GIsGyFOsU2WsdXxsJHDqG6dY3RsNlQfMB9qX37kGttSk60AFRQpP5O6XPDGYJQ2QSLE
8QcVbDoIm2jVnY9IueVGQfy+EEnz+1j64aFKKaFMITR4UWMUxFaJyOPeXEWvcaaEsiRg7eshloVb
mUaOs9LjjUySFyfQYQzHZzI/mcmi35vIq3lJORA7qPUWYZmWVxkm0u3UqmlR2VNmXBPtRNhI7G+H
GS3X56fXwXXRoDXy9LZuzUHLsU6KgljzCJ0ctfIzYZxJ4H7HMOyUDKR/P0/mtccW8pobCIhoTkZx
RIetrrc7+n2HGLxu93CTfySPYW//+wu1R/hRrEJGRJe5a5flEN7ADl+EUw95qYtxsmg2DQhR8h05
5x5gMr1QegwcqvC3Q73FwRZkiyTArmO3+pdaazg3GHJx0g9nFdbuf0Hvzw1U3TjsMlqHiFe1n1mz
RdmYLhIaMuX1gafLvxe1zxQfxp8EuAZOsoS5/YwZIFt65JYxtIwCV4FVXF4bKdVTVVlsJ5vS+uBL
bQbNog0sXWAuWt/JtkfhMMsYV+thXqFkJtDEXOsyNgMzhdjk4kRIssQaVH0kTuOT6ac0uUjsxnJf
HqwtRVqs+t2/1Sit0NbZHqTstqwBG7B6QAZb5yxnyaKXTN+lVhbN9HC/kzbDq/Ll46qyhnQbArdh
mHM/x7RkdTsu/LF8KDplnSNnx8l3gXmhPEbrGY8WRGrkELX7TFzAKL7c3cSDxvDaJvQhfRpogNxD
2BEsraYR+1vlwyyeLpHrAQ4ozzv52YvtmThBFASZlGIe8mcPeAPxGbaHPXCqxfTB062MKMCKDZTo
YIy5X18BvL7hNGRb73/1ktYlImx09mb6XKlc7JueHGcoeIu7zXywH2d60Yt9ry6Mk+PR2yNmVYul
EiD2OpMqc2Uws2CX8DcIRK0u/bhTa2CfdGkOohoBsq3AsaMuOj1S6b6bvZUovUYXvPvlMDvjudS2
Xa5EAJKGSJlyI0zMKr5meMS+C/ua5wgjhkztuc8YsznYbLbZMiys3+KWSnTGDLfs9gGey4xo/dYq
DW4YBhEnArVRL9R7F5e93CtQ3o8NxlmctBqhXLnDICXZKCjxLYRcXEiHEVYu6M7fYb5QuFhpvrOS
pQg6W3KNpU0eqxAmRqwok3NiRIhU5BH72A4Ty9RIyWpI0CsI5OguFdx1gVHoEUvIqSgOyDZIKSoC
ZLevwL2k1zdecW5a+B2v+gH8yLU8Eqx7t0emsfZjel+4Xbj5dWt9jPkw0goL/ZyaOzytUi1KlsgO
xoOtNQ47GRiGTr+m2JegFmhj9N3FBemc0Ve9pTRTEaBytV4NRNfR9m6cabWr0gvMKeOr7yVCuQMC
gF9J4kS4sG5CAaMlgOZ9aU/9q6RuA65oGL3apUitHBpgwZkN60ZZWa0eiHTVo90YAAVXv8ir/diF
vO9hDtDK/tr91JwT0YyAGT/Jm+4LJhswwNakLXwwq21LqAkWIz7EVbk6SA0nkRS5lsy0MZedk87J
PrpOvQcFaqMrUSnHp+kWlIuRSaNATPF2egiRmwqUUQIhfpdfMWOahvHFA4cQCDUmxtZXRhLK2uIr
EXcGCnoXn2+c5X5GjB5PSVL8O2h6hJq+bcrl2s6Hoio78Rz+defbkDs9dPTAQqwz+7KMbl5qXXE5
GywtOj0NF/qV0L3RoL9Q3cexTauNvbvxNQR0X//PSMNKs3K9iB80TJOaNONFw3rgQ3PCo7r+ueno
T19zCpn0NJPD+6dYyvH/5BhQYTOdFEKtILKQnjECYWMZq1BR+sz3FChecVH1/f44dq72mUZGu+PE
DNoh68HdfNW8iVyKodBOM8CJzkKAj80K37EsV7eMtMkk/EjcvBbRDmT0+YH9/CbEBBG1JK5nTjm6
mlmD8xqp9pDLbKM7BDWtN3+b1azKGsy5C4jRxWBTqwSGq9aGZ3Bsplh62BrXRm6iNz8w0UUpbZ5z
P7dGAG+L+x0eCiIBw4wPM/rlpQa/eXBYPJN+K7TXKiw26hv+jOTEwnZtDLJxeXxAH53cqMwtuigv
sfT20884ULgdeH85zA7pa64cQkvQRecV7YylAwVWL6bbHSa9zwo5DtvIEgg3u8wi3vM4VmOCNXpp
38QchtASrCTLVSKKG+CG10VaAlSxqfTXZo9GKq6ysh4W2KPyV0aBglHzLN80Bgsv7CKXH5gFtzoN
Nqlkb5ns7rTOPFnzrc0bhJO/SQ3dCVb06Cr1NC34u7mjrJzt2mS8nBo/poI8zGbwD/hwLhrUs5PW
NbctIN3DE1eQYWsGNLiBZlyfGHZwmJzSpdZZihTDW547EhYDKDBz8ANnaG2LqCEtJK9EdNeMSEhp
/TSdAdBpim25YE7gBKK7QzffKkNspqOwLJ/nDWt6bbXBmSrzadys4C/VCwCNoeT42flgXAcikYbs
fHimuzEB1zhB9qHiuHgDCMpvzMtu7I+e6e9zaVUtqo9SS6ERE0hFtvAStgqwIqd/KS7WMdroUds+
t2m3WXFUz+JhnN613Ay+gKSbppgekTmz4Kpwkr/97VM1cAk0F0DSiSsWU7eBAXQnl0PXpnS+MNBO
K0qk7f3SLgHGFQkkIW4s/Z7d0uymmpSDmhTbT+rQw73XOHfUwvUUJQlnHP0z6io8dCxkEj3DDKaI
94lrNFTHb4xHCuJ5sm//cCK+ndx4CHhu4JLXN/iD+v7rfI5QrI2SJr1+zjCt6cl9Qea/qq3G+wH7
nkqbGdRsuFd9HWSd3uQfdzwXhGvzXGcXjMMcLZ5h5eufLul4/wAe5Op2Mwn2cVlfuXM+c7DmsdcP
GnMPvhtxpD0LMnHxr+6NROAu2GisPzSkMl2lr8Zfoo3r0lMWGPXDRvDyBjuQ2gIXRwpM6IJKVB0G
Lsh/5m24NZz32dmkqXLX0Fumchg6dMCotVPwU+pjvNFjQejz03gB0Ryb/h63s/9J8MDEX+AhOz+A
k08VXghf1ux54pUNZmSAq+x0U5QSVHWN41dsYjUvyXffwA/ecjVB59K0IiclP6+fmYJOIzB3dD+9
rc71QLOfgWKWr/WSQiJxMeIFO22THL38UyLviBP+HjW7swYQCdfYhCPKiUn63KvrCPmoVAsLB7s7
IkfHzrp5XM1n/M1q7aKVycW1o7m8rCcq+hYMtO1Sw6gkVOjBrU9OLNSHxrqX0YGeuS1q8e5AXufj
EkOTjZRjqii7y4PwCoDaAvfQw+NwZHJ5UsfOXtUmWu1y7V3T0t+ZpMuVp6v+4a9BMWcNjfQEpNw9
h7+J6gdE/nrrqzt079Nz1CxCANXt9/TIkL3fhfHNHP51niftOhLPVMSzSTuToV9M4okBRzEKFAqQ
e1OVqYwcIcGToqFaWU1ySYzqrar5t3SOxdXj5gAlzkAUEWjMZhHWpgPUhogjclkZVqJsrMbuA9Wi
6yHFqmmHcMCE/eFQk3ZBmlJw0aP1yNlfZIlkB/r7BqZC2yyDOGEm7bCf1ngvUEoTcvc39wC9c/bn
5P9e606wg+bca1lgeILyb1WB/CiDoZEcSXf+q8WrbAeswOJlXwzzM8OHvcgU8FMQtDT7JLrDXYJf
IxD1AfIog8AZUtuGtOAPyBHdKyY3LxwBSm9dBKJ4RQz6Mkg7jKD11AOyh2PMX0nBJUDx77MRHoRh
h1/lmcxV0pfWaerHjBkPsPIAtLTAWDmAACU1XQDH8WphdhzqChxuheihOOvlmyvMzMt0ROHWU0i+
A6C4gRVBGZI5QjqtJ1KvMGPtB6pLQ2FBYfXJQpmV+MlfPXM2cWJ6R6RdvaOuMXpx7b0wjEjXlgd/
AtUNCU+qFjyKufDT/CAAWXIu/sHHN+pt8b+4vbxa1xpZ55GyFxc95x6rx+gHhUDDP3wdoYwQufVY
Vx3K0PCjWmDAPyCq5mi0O8Rl2yU+qSS4A36Z+uKrLinMv1AeR/JwIUpn9Du7iFMlPxs4x0Xm0mkQ
W9z2kVmI159sHLZ9pxnXb54MrxcvjB8quSDZjL9qpAdUhmQAvC2WsM6ScUJFyu/VhJlaixnypnWr
FoEJYzuJMhD+AZl1fr6bTt31/jl8JH+uj9rvF1gREoBSv4X78ibx7YhMoXm1sEy6Kd9vNNzEXEAC
KESC9UJ2k9mo0Euf7MX+667Mgt7l6x9Xoou+JA1sZPQRvMJXo8SDwtXBs01wvt4AsxocZ7ZmQP9M
Q9ap1e9wupCB0507vVFfs9KDJ640jNtY2pTOy7xFfeuty/OhS2wDbkTeeYMi/Wc7Ph63NAnrOg8d
H5Ze2pOfQFb0lLyYjKrGZG2OJ9Ol2d+mX/cPqNuW/BkYsGf/H06ErBPvvTSXoSVAlelAhv9qDgNq
VeNx0KoLfWO4OXVYaFZhhCjKH1XORqpc0/1tnLuMUNiq5UrAQllVvcKJ//2Q9MsVFPwDvLj1x6TT
SwhkafmYLzkRAgxyKgq/4VOAAX/N5v4jhfIpyJlxQAwuC/lQ0386LLgADLPyGMIr06SbKpEqIfUd
lhVWoR8M1zDXq2QYdXVmGw8/qfOtybhd8XWNBUtUykdfQqA1YviSLvsb3L8Rh7tEwVCUak+LavU8
0GdyaE41LDcwEwpThZpsR55l0gD+bqFgflHvcNgJFgCdYUNGvukkzhomY+LsOgnsa/06bAnHignH
OdsRFu547x6bDREv0/qdKnIXoHLF8raaOSa832vMB9q/lH8IYLWs3x2u9hSa0EU2t/aPnI9FJWcL
AlTIf/mg6kVxvJGl021orxNI6CQmtpcl2/m46f1KwMCNceRkU61ZyIKJy8asij1MreEGVsZpzaSA
H9vKeK2XLzVtTCDYAuJK/diS0PtwTXqx2XKQazel7F1ug18obzkFJctPx7wO04DBknGJgtMJbco/
i1ZpiXfzwfgRKDxleY/gYrLKtIQm0VibABKjhuDW3nyIFQ138Tuf9+h4gdoW9fXTLnhChF7N3q2N
1E0h1I3BGwktAsHrzXyhBOoggLZhsSBn/Bk6CZb0ienszfelmlrqSsLGRJ3+LzQmX4BbO9IhNkhH
Z8aSRQnp41FkO0/XCMIH1fXECKm59zSW4JmH5AOfZ1/uZVYrnW5zQb5G4LOBkutIfjHLX/4iFEzF
YUKBwa+4r7bn/78+9c9uJvxquzBDnl1B9Rx9LS9AlcAir3Ypm/pQqFIYGpsfMrxYYZv3IubIY7OR
oItwtmt7gZqS+6CLtKAZaMd/gGsndPDdhfPkCAcK1l6XuPdeRHm5Q0nxFQAL3WKJaek6/Tuywo61
uZat7QxYzi4hspPENE7blAfy3YlQNRh2kVN5I9oz9ueY4Zd8ooBILNuUROO9XuMVe5ZUk0qB9WMI
gEvYhFLGmC3l2ZZtl2MBD80eNvVbHU5hs8nhovPuEuguByRhWQV+nIRcM6SVRlkF8fEQwEXM46Ux
/5PZ+2IfoakJ68MEiFw8Oo5cULFqCzFqb7bvBv9VC2/9X1AL8rE0lgSJkkgYE9WQ6rA/j9RVWEY2
9Dbz05fNBjwpCNWg2+kqKnCf5XRlYDIQ4x8RMLiyahOn6DA3e2lv2HE5SWJ5gQ8/B0CVMV4LSuHH
X3aM51RYHJGLAIo+XmLojuVl3U9W6ab7MyeJ1CgxACjdLxhDuNGYVHv6yw/1faKbmNyAEB5UXARc
FZkAxwf6Qj9+DQ/NkZYMpPakbzurPKli+HWwGk5MGzoJRPZed1UNz5ILFcemupBnho9iNcGRKS9M
P8x6Gmxjnock/c+1Cgcz6ActGAuCYUOGOenareAXfCyruaV0qyiES8eJpzxf+wMuHxNhWGHH+NYT
Rejy+88QRjvuYcFmE6pKOUvtA488TcnS7dmiqesID0StUZlNq8KncoMerG7WKHp2PHUn+LYzNSNz
tpG6B0LckLyP6+I6iYTfC/oitTLIrgeW9kVqgiQluBicKtPqgCwyxhJSTT9lV6PTzRwkv3V6ohvX
flR9VM5XSs9T4z3jl45upZbZlYJGVY2eeb9U2Slu6SjAFd3hrgTY6iT5cBg0F1BXOjYWpfVDudLT
xSHOeIV1dqjhN7yT2Vur8g8/UxJ3iGmds8KbNXIrhPERx1aeuLP8jfpJf1D5rfU/skK+iXkXsKIA
wkQafSjLfj5Xv8IJimANE0z7oOciE/AfUwgsWc4uQRrMYsaCqeq0JbT5Bt0D56NKSs4fwQVosFgg
XZYpbmQ+WOWeWYLMtIeCqYSUZwV8EcgZDQ3cnVItFCK4eTOMAET0bJS1MhYfrcbZ1OXCTHkQtVfT
bS8SkuQ08dH9xl2+DUMi96vXZjWYta6hk5tGBd4jW2ypP59sfvOPyTiUHIz0Q8wJu5Ec37u7n2MC
jIkYrARAokrWDxmoiZZ6c9zi9R7s72zt+AbRQ+8W4FxR++1W9uKnqO6S1etIeF9bJLwV4r28lyWV
lyocVYIaVFbEqEKAL8/DfY7X7mei81zw2sB6WflupnPSbGGlw9pkiTcIqRndD0SLNuxrFpA6LC/5
Q386C6fMcr1mp6b/sTPf0sr0HWoGCINNAnKTCCzClEdcamX0xFp5pYS/kCefXkH92wAWi079o2Qt
YcOH0drD43U60znteL8q/0s3Qh2lLqhY5Wser1bU7sxhdHyZ2DicQWaQ+aSccdUkX6FMzwh+4CxW
l0J408FgstNIVgN4CfW8sS9DBNpqT9TV386NK554NiITCZMNrZgbfQhQmU0gEZTOJv7G50ULhjLt
Uly/iobfmPuDMJ9whtFmeaSaitg+o4wpf2kTGlqHMQr7RFmtticl9E9Y3nvFKXRze1vWdpj8GLLA
4uV4HhWElQYyF8AZ5OWnhH02X3Gp627ibnjhkfC0EFLwMvhWz9mM+D/85Cw8Qf2tig7NIiPbruhb
vYy9xCBfdkEJHw1yHqWD2tS3+Lc2Gwimsk9dxil/k4h4bHxiT3sJ/7gwDqfD0ce78MoJuBzClGEi
hiMwrxYB3n94/MY1eL+TEKuMPfUfomdIhZW8xIabZ1tAzrumGiY2JwIvFrTl0cZosAoufIXGNCrY
xIhtYIJoyb4aE5TkpUEDtrb9uwyB3kZND2XvJkuJU+ECTN6e8Wt3GLngo9s4YFzm/tpWVxzDu2Nf
HCe8Yb985QkEVSoryZ84cLt9B9Yp0IexQk74dDMI6uXtvQC964B869RSf+apgqs1OmJZkZO9CR+x
VcMGfONoBxnFqVlZaI1uXCRwvLcF1fBySFIBU6JYYFspttiWgMbc/Z486iuQkkuwRuWdXCRr6Egc
vsmTVQMKWv04ya1L7fy7PRtlMb1mAhp3Wb5x3luoIazco0B53IQmmnLoLNTSLXuyS3vmE2ODuQ1W
1dmskIM1GzKT+G/x/a4LTPrsmbxaSgFjOgyM0NTRbN646H5864zzmFK0YkDC/J/gxmbqRtPLLkyZ
1I2H00nHvJHx+s0YRT+bHHtehvE2Nk+ERXii33orxh9FSjDSQ7yntxar59vvcmv0gQbJezYrcei1
wGRmkjfoiUYh2+8tCw1Uqc14uvHzEXDdnngF0RX2eM/c2CSKrnrlivRoh7to3IksTwm+Gqi4VCZ6
3FvwGz0LxkCjOjkrDH0b0yPhgDC5ZSMXwlTpUbKuQVvDfsGRQ6/KNR9H/qtTWCE6c+xwCSigVLqK
cJLw1pBJuJEWxK9ByJ58WBz30xFYwalGMBYTG9TNfTT++EErc5Xcwiubf0gsdOJ3/eFkvIzOGVK8
i3EI0V3w+p6kO69R5bx86Fq1gMx5mmFN4k6wSZwYhhWocaQNV/S6U3lg0JeOiEbqAwcejJ63a0OW
EiiCE3IZ/cYegysXwg0yGSaqbNlsIqNo6xOO7QXkOiGxQj6YggzrVFyQEdjvmIC2rFi4oCOh5DSr
ITmpTtQaqNZGv+zemWxHu5URBIWcJtmbMXE2pWlwc0sDwM3cZEX1xCE3qGLkK7Z8aTMgOcAOwcDX
eHxFGfhKOdxuzSajLmy6uF9YS6Ht9aL968TxG/zQ/S6aYL6fYiUoY5/dzQfEeVEM2FxUsg314LOt
he7FV0w7E9acX4gL2Q2E1RClr4bRCDV5xAw5R39GhHcvGxMWlnvVDFd/l8iQNp1prPUI3jjM4chd
Wvwxo54LOAgBYd/ZwJRJ6K7pVmo7iR70sFybTdk9jn/5IQ14d4gnDtPlCq6Y4f0AMXguW7ftbq2c
LX6ZAm7OAp4q5pU0HmnwlZI/4fh4GV3ESmwJtKp6iSG8wK0jeA87TA8YPMjJ/y0a7uSrKynSq8cF
6gVHgjlPy4O7zsW2avrh96hALGxTJGjU6pAOgktYX0IbL9GhFGNrQs9GS9zaVppDSaX67P02GIZM
eAOrwkhPukdFFdL6vrmFr/3a/ynPgqyBVi7/xWWTgQI3BJ1pH27L7qzPZx6u5PvQ0tAOuU+B7BvM
9tYnSfxJL2s2KOzZZoackqKXkl4uVAMCjEOZ+kRUDlCv24PWd39VZefNq7KpUrqQoWuSy7yhvjYH
SEVeKw8SQjdO5gpmkySPOGZBGsHCOr+bgbSAJSp6ztj4P/QuL7rk9+gsI7fGsK5u2Weibf78bCZa
RRJGhnV2dCJZIB1NoowNyVKpD5km5mdBg6n7x6k7CgbSA9GYM+LD4/K5kY7ubcCTwdjRh7eg0SXS
Z1rzY6cY/hiCOes9STnxp93GolKyYqNPbs7rkfr4iymWZPNEa8Q2pE+2j0juL08akf59BkdBdeum
5TAqFkYWoksh7bNUbf5Trqm/dlU5zR3rH5eNtgr+PVLkEtOhbXlhoFty4jxEswlSi4GfDNb3yy0l
OZWOvlWfX/0vYGfk1gFpIE8r9MySIjOLJQaY5OBus3QBtTAAjXnhdR3IEVVA+kUzJCkbxDfDJDeo
SGSfV2r58Gkg8oURaeqyBOwyCtjvP06Q4Fdd4asz9HsyBkxY9pRvijq0MWko+JuOackgmt3/fPKi
mfB8tMSghAMnLns+O2FtuNzICJNYx0OQ14W4/G4ZxGarFmQRZNd9g3hm/beOklC8sTtzLdA3bfUt
ut2Y21/xpEEina7LMzkMQFtVFdzvsjBsgVYW70ybXIrdNDKURjbVUrfkgIgD4C/EfX6dOCotXS4Q
d93Bu0wyDwlWCEmq0k3xErbAnOYNZ5fWbQdnnvFsUAIgXiJLxZ8lRg2Apq30jlpZt7izQqL1EhKk
DfuT9ZKJgaBD7sexxy+gzacXQMhDFVRrIjDeSCtXYvSAQx43yRXb26gZ3/M4kiQwLlMgBHQhIPeW
OwbFwIzVNYHOa3StXlKKExRVLjWJJhdVZb4LoufJ3u5EcE0sPnWvUAy83IulACmdwOgQyeaw1+ui
KXHs30sYB2MQH4OAmdiw/qe1goSJF8XoYulpGEJfs+2FTNeJ6ZCupniY4aH7yd1/4MG0anMXrrH9
LOkYP/e2mb8kKVgv48KCyWJz+iSUn7hVCGvSpll61HyaT0r7qtp8qnoLy7PCkTzfADM1p59aVL49
LL39eLfIpj70oyN6GMdJ5jwqfoTQ+VFhvOas7QZxeoymDz2z6Ne8XjlcYZ8KgLvGHTW2oJc1ftTt
7gh8A7CrWGFlHL07XwmHDQU1Fi+8UvMNilFsc01SzI/scjhaXHpHFZYwbU20f5qkLD0+6t7whjpr
F12xX6EnCos2QSje/Q4CJEAZkfv0H5QmyeI0nqCqAkSC897NDoJqo2bitEHt1PO0brtKTyoa27Ck
xCwMBMZmCpCfodu+I9jhz1yUiDovk/NOtkFpH25cVjlfsrIZIoj0fSbEQ4XRDModCNwuvV5bd8dY
+kxrVy0kNWDD5DJOtZ/5S9+tbXGwW4NJwOgW+w1fjxLiNRcqhnlW4eSLHH1GST0zPYTFs0UgrXiE
9GM94b4eOPHzgwToTu0Q3HJVNID++to0TeX92XG5XFLLvzqacK34ml+7Un7Owb1+fc6vDt+7/B/y
ygqtT6lJirwvRlNNkIi3ekMLNay+kT5uYjd9jlyMzZm4AClX+1sTBLAjdkQPUqRdGEoz5R1jEAUi
h+k4Zc/2CZWQmvILjT+l6XHmcsnZXepQ/VB+ELUXqaCadi95q7rC3RkRnvEcKL62++wnTlLtDtOO
w1G2DoG5xwWBA5Or/PGqCrAHLr0yvPtto0pToqNVe+xNv5CTqKbl1qhUuugqsl1s67l9qxtUXyuZ
upq2yyd5ABbVN0fm+7vpVy/377w7pB6vUD+Prw2gtFhHtvOOLI2t+MXuvwnjJqndHyUrx3BntBIc
w9jabUkXHbzQD5p6CF2XyKuKtAEPi+2hCIL1f4KqHiVz54UYUkD736QXjql+Jear6Izir5VfCxs3
aQcBEotOxdhjz20DfF7exFPLLOVZkpCC7N4LERORAElkDHAqzDu5bEWXACVmG07NkoH5qFutTYmA
us8LkGtvEBE3AJqYPU6Mzd2hmYOVxlDHvAtUJFzmb3UWwxzibazTuA2u63cEWmtun73M4e7IUAfr
Kxte8QVKpcR5/L5GM5giy3CC2V3KwxcvGmxqjlMgnJjKSLoeKbuJp2+/5qwwhepRuh/AV3t7beVn
1NoQOa609VC7JjFkI8fHMfpAzWS2r0bjhxmwIb5xETIkHbS5GWnJob3Jt0bBzZlxvUmEn+/jqyJX
3AKtKOhQdgl6aCoNPszeHNP5RFa7piMwXUUwqRDW5Q2MTfD+IWt6bFJyDx6Ev8TWkMaiixEQuNbc
j7UnQoTLnWT/XdwbjsQMySD8aUoMxPrjXZ9gPJQzl+RQayQAOms7NR3Qnpke3hnHmDIz+tuLrKjl
KYi6v2gzIFMhlOjnAUy4u344j3YrVcAZFs4o9mZmSBAsJpBOR6INk7vnzqixp+iQAF7XhPyjLeYf
/R6JaFz9uKemD7midsWDTbhbQBH+bP2bsfJ0aqLToffZ5eCfXkDsfhZZn9xoMFXgs9N9qjm8xfGc
VxahGRpnvHM5iCMl7OR1lo2kKkEqXP0BBHYi+AopA+wpbNOHXWKGjbvlkc5d1euSS/ekMKuvO6bF
z4Ih0Rq9/ZnU7FyapKbJezL3yjfFvTD1Upva/jdFf4t8XQm0yrXBqq+zY3DXCgUMbTmPsw4/n1yi
AR4Sn7FXT0m3VW42pRQvN4Ok+u8LliJ83VuGS7zRi4eciJbcS7IsL/azgXlk0jXOUdficbIqEn0/
+qWA/1LYvClDYUH9kqdcLE/rE5ILqzzHJnRmaYfXknr9UA2+YAIfxM1iiYnTFBAhdQUn6DeTBfhe
d/9IwdlGCucooWGcXpajVOOc4IbTymzcs/pOjNRBdMlBVuULwdLFR7eCoDqOjbL/CEPqWwYdPtcz
psGuEPLozUaHJDDygKO+qsGc8hqiL1Oizn6OEP+janc7BmsVr+TLnwo/uRmR448Ob+D84LF+5SLG
Nf/df8zgoKxnZioWOnTihxZcyXlGI6Ig5WUU8w026BQKapVw/VIw7c7sxxJVUwls9SpPTsQ9NfOA
O372uLz+dRsWuOe3a/xWOjIYJgegbj21TDYKefI/0XyXRVaDp9Ye6Jh7SjlSE7xlNXDaKOpaGFCc
C3/Xw/sSyy/KwfbNTiYfsDBmy0B+MU2SXZ+ea10WINwaKvEitG63mSPzgt+GDqBqHaDjalGpkiYb
GOs3+FHl7QcEMa+bYVYF53FqnHYPhxv5lBFHF8meb0/NcLDqd2pUf6JENCfHHNWGg42KhgJRPvLi
m8812lNHj6MhadMHaHR8hp1AxVOxP1xO6dLvJboKryiS0/RZKbL9/Z1ItdeMg9kpkDKhFL4Dxary
3N2EbBDZKsCGWWr5IzX14lQ6rEB6HPukVR/xflEaaKloHBvZ2KaTQliX/uYRM4NNCk7gNJNmHAwO
ZIiWjlDCtjxAdKVkEhccM69rihYrifzxJYDQghk+SGG62uBMGWiV2q64xe8GRYFeANhyvo2VPcI5
MQ4yusvDkZLsOWTrBad7qZdvfTuZ1ue5JazlTz+2SI6RTJKLGDbn9/IFGrRkXQHo2NOwyjqC2DR9
8Cfcxs6QEr5wQGyG5BCMgZ2Zluxq6ixRZUAcTuRQSai5/A6V0ul54RLCQIIoLtugHZhC93TVFLaG
2GUxMYO6Y5roJZRr1i+PBmy4BjFjCl3HrbdSQ0kv78CABpbhk4WYpvm8XOjpAaTC2hc8+vQiULJQ
VUMOCwnOjJdQ9vObMN2P05BzQc+UqSLFwIqV2hLopVw13+paVRsAsVBLgIu5Xu5hdekjptYqnP1O
BJ3TSe6AycDWkqPEqucYMiae86xYB1ezCFr+uuHsmWzRHww0HJNP/kLo8St3PdXnZoK3mcjpw5Fj
egqtdv8TjNCodtnoWWR576I30ot+Yozha56NJvysvmzibXsHK6Um0qccyRfNdxHyepEUAZ6Ikrio
9K0th04SjKvKGoguODbYBTYdCFLR+xCAgELG/iiHF2t+6oqDz+fy410mAHU9k9tPsr6NPCDQ5P+q
69q3ec+osi+r+H8RcKlGtEgwCm8qpmxrOZJnI1+c0VIhMajAD6bctTj248ViYdQ0vyp/ZnJ0j8BK
iJbCeKWYT7rVqg+j7SfcpufUORbbcDXfd/TZApQJrrFCH2egPQdPSH1oHFsNL3rHYuoNkZSlb2LD
H4mID/4L+nMy4J8+LJaPVAwnE4bNPadvyBg6aMxX8S8ptx6mgVP54/4CzrZjihGTdNwz/XlGwoTd
RBN783sP76zOAc/N/ebshcKIxOykq6e6HCZcF+Mcq45CCa5ioj6u+tNXGInRiiTH0gfJ4ZrkzRLj
ueHRItGLNPzz5wNWL6ne2ykszI1XzHmC21GT5fy4hNdJbso4XfmHc5Loc6OoAsBddXyl9V/1i+LK
VojNHi+PdQZU8ncAnmas6R9vjhFf70ttO/XIS0x1KAFhCbVxFPV+64aMj2cyNO/4wFJL3pmup7YW
FPT8nBk7ss5zRa9tQPSBjUzp6L7Qk/JXu5oINQeGz/+j4/shZacwHRpjPjLPMoVku40DQE8MSP3e
YlHnlFaEtIr6BdgF959iF0Q+fqRW7uVg+3IOO2OvbEOdoya5cObCq21TKVFoqzyU+BGcxVwHY6Nv
/6qv10j/pQk0B/UkgVtNMcbdnPAjjOsldxfAhQACMJxPxjHQGq4klK1oAzo5DqBOL9bsEDO1j4LC
ES7OPx/N8CWya7uCQiHfJF2FIBvBggAKmsFnFTdUk950zRxtYSxFaEJkZWcNl+o9hA4VsxpD4bHQ
pda4b7CHvpZc4Zf9zxiSNWkN5LnhJmoI/U2o/7JgLHwacsMJDatC7qAp8VQr/6LK5GtKxoDYWiKb
Qf2cXqa/OmDQP2eh9TJwlk3nAvqyHJCD1YAkj0e5uhh8FKksaHhZ1FcRVggvLLDQklPrFTa4DsRj
/jaR6YQgu0nEthDggbaDf6A/bMHH3mYcuL9AOv9nLUncBDge31anKK1vr3Dbm7ocbH7cMNOLJ7nt
CM+5JNWOh8RPDCLys7JcNSytkF+GN4S6FPZNzxCTZ3+JzKuNxuijoau2b5bJQWX0yl10fQBwxXP8
kGYhKHgrkS7lhgISUp/IuqMUGGA4hVOUN4H6wFGoKCbqfPTfwMyQomxQj921QbVqyirFtDVLVbrx
hLmlGR7hWPuSSMm036n7NKNgUkdRvPJ5zvw20b1Qkq5o8tva7TlPT5uLHHlm4mpVwjkwG3jePb8E
1XC2mP49osm7nnvxAVXrVFYPPrR7R+MEn2572EbZUt6eYAqMozTcsyHP8rVkbc91buxm2d6Z2sNk
KUHTuy0KIR0POCnTcqN6w85m96dtxtLxLsbFdvrsgyMATmuAub9mJpSOSVihubefLprpx7Vwbvlf
zw/5XwEjNoJDFk5ct/FZBg5Ei3AHzxV6PfWkBA2dcA+416K57T85CzXv1hnVrdc8c40PdCAKWAar
ZhgDE/X/k9hk0N9g3yN63Nj6FH35qAVx0/tN5yIDR+WV0vpf//O4TljTMiGo35Bb67//qzEtGmCx
rmTpfsyjsCYaMi7ZRJT3ivkkxh+WLYcoODXHKXPJzMaxiSn+J/w7+qx4+E8rVxc4S2hwvgDpzdC3
NrwGx2XFoiSXghfNNYcbktzXU99yDaPjwycRvDafg9prbxTVFTAwp8vKsL9yKL2SOtAbTZAe25ax
HWtfczPzuBTT1F8Z+mFcdeC54g3q3iboVFy5K2CYdVwA/bHGo7ULXQUjAU34yWBe2SF7NdX51qzo
muvWXSicG7eLETHwO46Pv513fJ8lO3RHe0nmGIY7QsnwTFd8WA1rdI5411AE++GvPUFE3QW8EExM
mCWVaK3gYC5TbbtgVGMCnN0XlS7KqO1OmJ3nZQEhacD/Qa30HagdL2jQUozFkMixgf8b3LoUcEI4
YY2KQT+7rWdLKIF4wHMA3CeN+4dorG99JPCIlQ0H2EHiQ9ZVPrVq+EsmCtHrwtJtIMHvG2Ncqj/Y
MmgD30N55yL+BUvFS7vWbLPOV2EnqU76zrZ9idwJl5HfNrNp/cgvxkD/7T3IsX2TWSc7qENvkwR5
4dQbMlUqmjixMgFb25/u+0JCawS99cgyCAoKMYyDhEYUKkCVnazjqQnVbM1fuPXPh04pJ4FPupsg
JRKC/8UecReW45U706439ei4Z1euVe55iXC8ssQucGRjl+ad924HvGofH4fb/8Nl+pziDlGpKnLh
jK19j2RFLbMFp4HDlMJrgrdiWy0LwfXn0XCpkIvJm9LFomtSU6SLq/162fX0kMyo8DP3p6f6ALSb
Bn2XaGFXaAMa+3+U0mEb97hLSrqY4BE/b6gZj+QF800KZKZpSpI0GOPjf0RM1crhy1qq1vRhuFBF
qIj+ecGXsAzSnBspo7aI5iyeSKG8go73s9WFeSYIB4TCUI7ZspjBNCrz9ySrs8XlOesPGRyJ0s+2
bzwRNl/vmS3d/jcAUV7OEutbGxVnTGs8cqNNi+LshEP+suEtRHV7M5Nh4pUCQvzMBXhOL46pS4GV
phNIDpl6rsfcCpkWOz4W5jnDiOyYyloEcq44tBzUUvtWzqJ+hRlZWv+vagC7F2Io5gpo1M8q9zN0
1iGjw5xwaXd8r5IPZXDHGAWMaD0K84927o3YxA1DbibVN2/Fp9YPi4vdJDPiebleNtJYjJLPTlia
zzjxi8e4PHRGp6rgkv0gyx/veu7c3NBVKd5bGuEe8PT8V4/vciuiNY7QPE49hJdP9mdF0IImXhPe
lxuFA9nXdf7H9yJ8DTfPF2AqSYxWd2r6Ny5gLjBzvj/CZHlkkVWnQErF4g5DZnb67BGmw/BNQQOs
qriQmQbdoUEM+EBNElKxyrMy3AvGIM1WdZJnLCEv31YnTz6wZVaZOwqEE/UZtfm9+KYFjXio+xha
2jctfQLwIophIir8H3E2rhqyUgcKeg3z4SCr0dsY8T6LZT996pWKYTFdRf6aBTTIVyUug99ngRsU
2Spa9AZett+XNdhIRqZk82LYuzrXkRWZZIH9O2bxdenhgvNaz1SHdEwQSSiEFGwX2893+KerO+bS
GTwAc6tCgsQ8hmynqCHW7tCDO9ucNwB1pyqFoWrH8mFlfUW/86qZRs9MoCiZvhSpnZ/ptt7V6A9I
TJz5eJTnf+unn2BIxWR2e6k4ecJuq/Eo24pBf/VWeGxERT+WUPYUIsaWuRqN/2NVtqYovhI87IIz
+6kkOaI4evyd7QJYHY01EvwjUnSpNHOjJywgw9BA/qKTjkM181K7ODtHI4I7DK1LID2GdbRzcduU
UFxChRd3AfhGUSCZO2exiJpdTu/fkfxhfcd66SI3uSSkZ0lhzh1Wu2exOJgyNKB0DMJrt4Gc5/2H
Nny9Jm6OhcC7PfmFCkZb0rni32KWECGyUdsptmsJWWuDEVWP56ai6rrTFvLsQt4y8LVkULCzWlJL
XGJOfWzd25SpgUDdP7pFymTgFqdvnTgXPrBumZaW6qnabzDoU4L1lz5FdfwSUi6k/kkxcAM+J/Zp
uf5tfzrgDqYwTvLV2WwyzYBqTecw9Gm9y2LupTHsLNdVrkuIqit2Aj+321P551C8cbNohfXCuH8y
mqlyTn4dtNZVj2gBqHABdp1NOtrRUbNokKU8dY5inO76uAC1847hMLzgpTZqDgSYEiktxLMyVdFl
OApnAZxrGHA9J1G/4/1HjomvWo+miaBbDCJWDqD8S7lZluh+faDqC/2OjDgz6T403y8413zsgEgo
rrMM4+QlRhjuyklLT8pxymflQ+G9T8AjvT41QDfEu1SoG4I1yyJ3mdQ6mM/O4ljCg4Avrcpu09P6
RVxlAPxC22HAtsVgh1rsYixlUchy1KC/F6xQ1VcKFQ95pxgaFlkkFx2+9tFwCiYZeSwS0zWksxPQ
eM21bxguka2XCU+FgHZn1BjX88mipjX8CdXTHOnvzP/x9DcHRmHzDcgEFTrnSc6bDH5S1vGnVVYi
qf7InV1u0O7jgDiKEiQqampJUqsImOwmcb4i2UkurTaVVd4c8XlHmazONvXDpGV2u4jqqvkVhhhK
Rizmi8zmS/JP6Cz/l5PSX+NcZNDHHKOuWnhTNsgkEvlbYiTY1jD6gU8PIdx+ieSij3RRm2xYYFmZ
HISbst8hDyrOvjs5ElAWx4m8+Vxwdffv33nlSL7WeqVxcmMRsDQxLFj/O0sZ6IfPG+LYC9oXJV4g
EFumyerFN+VX+P6cM4P5IscSDGoyR9hnSPlHwXT988JoJK/hu9gArs9dZ3SSX9JPo5UCUIF2xSmf
wMUkl7OxCEsx9rXUdy0aVkDEpU34bAnIUWBKAc3ERMFFsmpmgTy3LHxkRSpos1JRvFQvTrLtIzq2
3HWnPMDdRzbKumfqt2wBIc98d/3uWnS2dfUes3CD7KE0lok+dTfDCW+wavCaKzjhNJtZ9Ss9Cr8K
Wqpp31EPW6sZq0DEfHuu+qx/nmJWMkhutzBU6jK7hnar32vDWruuQBRWj7BMEqu8aVVOa35WV6o+
JuVhSDmR04tY3h+UUqJgbx7G3lFHvw8r9cGbPhVMZb3fi/WBnTAkmRrKICkIRokEnDLTo4HyNyXO
O9Gkj54RLYF8dtVVwlqvJeDmzPrFN4Jzalh5rnXi5ycKdYAX7FmB+2ub2IqPNNRhhqc+aKWpE5MO
US+a4WEXq699soL8mX9V8qP7aw0hHynToOnFZh1wUkFDFceak8jRiC+gNsKTFUUfLdf9Nj5sv6S0
2YYDA5zpvLLAczHuGKjOdPWMJGyDzDkJOm75sbrOd52kHxcPdC3eG7q6MhOWt1cdi5bceXDzcQ9+
kx7UjgB+vkbbipukJu3IH0c48u2esFX7tNMfJhy3TvXCHtECIYQ+oPV7FYZlPO69Fi3jR7kaGtPv
a8P8MevNLhZuQjxHe/6Cuxqlp1ogurAcgaYfcAun4wGgbNqpE0SwWDGvxW+8PqxzKRZR4cw5TJ4z
WYvF9Kp0MjR8Qr0VCjajVcFdbGNfFSXvNOetVeUB9LcwR75ffPYJwz3ZasQYYCuS6seTjqQ6tm8c
wX9ZDpNkjTORHEX0haFjKx8dH/YunTNVBe42ACqif7sRBxUalF10t8KF+aHG0Yx7Soo+7UWX+56v
1NDcH7sbULigdaVnf0edIFk4yWTLXyXiQhZhwjjKfrcys8F7F3ufVsB2QQi9xDwjeae2mEeysz7O
BEGXlpuPbnfga6YHaa8pidcbu/h9Z0IC/VSs9GNw/bae663O/HazkK8ZAIXVq/MRD4gkR0iWaeKc
7DZXVoiCik4P/fr3LNaPKuxIh/KvBG6jPBwM+xF4OV5+pUUMZ7TVNES2fKlcIjHghnweFzY9jwbR
LagJlC5Px+RsoefMLCE/MzYxzX36tCGXA4RuUa+16US/miCK//446i+YecmhLz6h+svvDiClW+N9
zq45+t/iOGHCFJWkx+nbdEw0bI3WA/p98cdbyJa+apuhm9arDWs6CKoLTuHKpikEWu4GviF7G7mY
noRT22ZwvBjCIT4kimNBfPRmH2MhbYbDNJCq63dRIrxRGgpZwQeNkn79SwfPvShaVc9m6QuClaHh
fKspQMJIq57hWf2GTDhSQTdI4XdmDFATC6JADt0cbfsOzXdHxoScTJ0eyWGMPCm0vsXnbiMeuIsB
0CKLkqVmoY+xNG3vc4fMdMzdoJTkY4TnFjG2/YsDOWN1z6B5XbJeMkJRFxzTqxboSJ8gbFq54X4H
Lwagz0qZDr9/X26RWwR556Q9IaEQfO9T0RpeS8VTsOLQ5sgRgi9TKMiD2VUKYWUiwZJbvU0faEsM
ydFan/jjCReqFNP/JQSKjVYWddQBuPYL7Nt1iLnmiYyC4aWufUZC7j2T3WnCdAy1w4EIB3tyTl+Z
LFb4Wp2olBFoVD8Z1NI9CBDhaUX3/LIcWrx8awBLzC+cpZGvNFLxIMBmECEIKSk7a8iIMEIPGpLT
MO7vklIUkaK6uw0ql/l2bLmc6pPOOFxafUzNFHl+L5sf9B4ryjmllg0nUOAkyX4zOsKbFpNRj3mC
rPx7Ygka2o060BwcqsBVJq1XwxEtMuCmHkI75gb2tmd/6YJdSvnFRp6/UJiSTzjnu8Jh1HoKH/jL
PYixqkbdmhzh1hj5GEsyOvCgLNBfjOBNFQr6bmF8dendhf6EImKUllQLWHT+ETeNFTUKieQxCKAY
BVHPJ0M44h4UVsZs1C8Q/KS6fj92ufOPlboaeuXxpyJxpkG11EeLGN6ZS/CP4s5uLQvtLm4TAfWI
5T/62P8vW9vV+jxf23qCDy2+Rm45uzj9YBX2wnPEPXpk7r2UFBS7No+++3+GIRSbbbi/HO0pvzsd
FvdV+gGg7Vdsf0+CXy7bUf84lfaHHUSf00Mu1gOLaAze0da798GklRantiVWgkxA+hU6TlwfneVJ
2yJNnq9n5w+i8+AxTd6NDA5o3AYRpjBYOaBTOhk8TQDJDwCiZNaIkLWeV1fssCj4LcdCpZQefbNN
rceLmpn1Sjlsl4aj2Ni/ilYHtYGMeAaJx1zSLP4+18Snb7t5hkIkDoBIcLM7s4vV0mLEltscIcEo
IFn0ARJ3lxxCuqWA6trFlw7G34AWG6QCEdA0XyapIAFNCCfBWn60I2XkxgqM2Pgnj6zBSUdFqWkH
Q8IeNeQZaSNwaK9vhG29mlQmVjrwWw8Zdo41EHuM4GvwnXa0jxrSOFDPQsnbS4FN3oymvKm7Dn23
qZ4yJqBSE4IYbyK3PFjFL1BO5QlOCXk+NgiXd30uP8j2Iui25fdGvA/JQxYE4gBlxPfJri6ZyD7m
5Pyk92raeTa0DXVXAhP439lGU1QbfSADXfFp7aQoIwZ5XT0vsRwms94tnOGnyCmCQEDsLn8oLD82
QmCxYBX80/AqE9iWtJwIzqVlSDVBld+7gJGYrej7arVzc4BCysYvGTzlbqFRhvfUuTcFmVq7lMMm
eMN+3CalTpXFzXNA2RXtmbjBzk5cJkdKpJNhtqA+zy7WzsP5ipQVIivTTpdb6xiiobb4bLw21HNB
/PqljDIHaYKaqmR4DUMJP9yxteDutQmk02Ft09JUhFdBqyLgxyKTL7yMwo2E5pSOzp5Hr+mWasG3
6E+gqJzsBBzG15CDTrPQuZzuGFYFXFDkdW4eDZ4O0Fo80hzWC7Tmo7hvyHXYfSw4pNwnIHpTybiO
Sq+w5k/UTgwAkAWm2s2fwpoTHEYObfZ2PObfn24NQQu4mlmDUYPuCGn6wrFQx0B2o2PBLfk5mnol
G/0eBN2V/AWznkBN4IjzLFp2e912yHrmQ4ARy2ONqrCItEaFPmFdvSegalSnSYIqCBJTkNLzEXAd
bUsTCPqav7W9xA6Z3qp7Gzx/ey9v3mDnTXqpH/jc3+ZPnTZY4BeqZr563TQiuLZjFUqjhwgM2Tlp
E4+vdbx9W0LJQ6nUBYaoq82M/SKMDRqPrOj0bsYLThe4vcoJCIm2AhM01CBeu/8FPn+pOtkYvPCP
egNygRZn1eaIM31Y0TiTqx2RlwFRN4XfuKol6GfFC1H6/qLHE1fESRXK90VS1nTJKGrXSujBNk4d
90fFX0JG82/2vbgI6YP6aQJxR2jciEbq7RgZAL/rbV1AK7nqwsZ86sZuOrZ0DXuMw2EaVpPryEZE
m0rKZpm0AdbOl3AHuGb+bjVIr2uxJDSOoBy6Al1OzaGEFkPT+rwVfq+Ncj3/ZTt1+QzBRLnHS+cJ
kB6wmUKHVGp27LxKmpXuCMHOSWU1Vxxf2oxO0f3PzZpNwugtYHCv1C9QLe9fvsSJeKw7C3X4Quyl
5SxivP3xZYExWZ4EFJemLA30VMM61GK+N1XzofZfw7uZTVlwr9FsdvEZKNt3ZLin2mw+XLAZketk
DZ6oB+UwkPLnICrsPKZZrxAS2QZsORMdZTmqho6jI6KVLJTxl6Gaks8c+be14fbJNpaLpg8Y/pky
uoF62klNaSTQKCErZ4rpcUlGi5ygRl9+jwRx9eYd6s6j4WFUZiSSLt/hmBchmBMF6LWMO9HywO1e
HAVXHNQx0E0/aGDbU5ue5kvIScY0vREG098rhdnBVCtu/rxzNA8CKZTRF3W1c++0rda/rodRVAGs
t8ngQG85HOA5dSM1/WxvDiID01Hci8qUhaI4fZ/ndw8jH2vWn7EMBGRua90CfI2dyBiaMt6MHHNU
pAUHBX2xBFYcY43sdUxgi3LW0I1AmV9ldjzPcWTfkCOvKDNY4a06hisFljXnAaovhwuwT6hGB1wB
P/IY4dGM8YMTQb50zmzbYiVwc99C53DDx0IyjfjxJls9SZHRjEoHa4c5KNksHPFJJowLE9D666OL
L61ZxcjRb8RZlg7kqNtLBEbc6pqITmdo6tiYoAo9mj2KqPOBjyRuzYBhtHv2x8SLiAyytcP6zudk
+ldKjCc2Tf/TlYbgJG+SChE5F+ZjsoTdmHWaE88kPs5TZbEM7c8J6jTNT1o3VStf7m5c3+o+0tsk
dTQRs//unvrcgmJjgiQNVs2ZaqDxVKUwJGxMIcXRKPn1uAY1gMVJpRcszCRX8E5RTQh3uzBRuk8R
Rd1dcM5R057Rhyk7fcFmTuibROufw6Y5eWnvpj+M9RvkXX8q2b2Oyd4Rh7I8eoGwyDU6oUuUrv3O
kQh3tRsJP3N4IfSflFAvVx06d+ypuf5kpfT5gOtrW9QWaNPOXIXUkdeiV3Dne05pt065DXE5brQf
6fVtJGhXFC/T3NEyy8q8uo4E+yWeNHP9eNIS+9kc9bWVhtW3vr9gWuzLgtfMt1WRoaArDvHf6vo6
R+tAHrfcKL12MrQoKeQ3tBo5oTgU4B9YdKCbLSHvezd6bnGnQquX5cKMxVkm3x4RMb6n8PY8HaKK
o3G3XpN2iuALDNu/vn5mUUL1JFQ+t9jFeLTEKPLc2lORT9aGy0baaStUCw4v+OxR8c66UtGrbiHS
AiFerg9J0pbPzeOFyuQjil7R+Uu96sopsRttn2ZjtjdI7B/hn0jResCjtaGK/ZrKcujlhO9ekUVh
a9jKlaQkNqpf+nZWYNXr648R4qV5SpWHqRLQGsQuSW5ui3IIQdgXxdUeFIoXR27+0XZUgQ0JT7sm
Iwu5dpTsH/UMMpQ71XDSjx6ucd8ml15Lx47G5ExmJ+e428eddfxWSbOeD8GIPbEP6DSnuoHZwRsX
36iO5Vhh3xUwG00XAeifLx3iT6Ly3TH/DNF4rpQT3vLbQvNLEN6aYEupnm8DJfBrFSG6CT7neZKl
Co0x7D1qVKHNECQxVS+Ri1RSkKIKQFrIUFYdnb6foiqFz9230O645wNzVjq5rnk4GXJ1KF9H0ORA
no2XMsJZ/LA+tda9vpBoY1v1nB0EyHxk76NDDe5RzZcvvGRsmIavEpvP5eTHrepWHWjsLjW/7LZs
0Xyd8BYr9QiuOScHJFZM3qPDbYYiz4azNT6SJ6ERGH72PQep7NKRFMmal2GFz4qXvhBmJBDrrIm+
Gc9myPyDZ3bSX6AQiK28zMHmx+TfW1l0rMJA3DrrcLk5ieel+1IiEJEZIjVQyw3RaZeGvwlPMWhH
hpRQeRKcvx15fFuWsgR2P5TwEUgHzI8DubUVyWv1L1PXNtU5BVqy80gSzxvoVGv1f8ZdFz78Fv4t
GU/mUnEp8oygctxFmmXp6R7mjt/pl8FCwi3IxBnMc6bF9L34bPy0ZI35x2OIWnCQsFeLSGkqO+wT
IZBYFs6RwWFtZhn9LgkW3J19Xe8cnnJ4ON4P4w8jAbthkDwDMqvekhRge7w/F8rBLC2TMM89yEVH
Q5RMCSCGFVh3Z9dKqlAje7wWyMLs/P4QzJhd/66unTpfhDPzkb1yHNi6IJzzEzWcSQxDfWlBpCTc
w8ZCQIYBXPpB453/uGNjenNnUCyZYx+WukOZ3h3J+uLGIPXPbbP7LT441D0YbFJrbGcX4l+cNDi/
4pmSGItD+9+o4Ubua9DXYRPHSFjInfaP/Nh9CB088ufNe7C4DiZtmQF78sWkCoH7QELUieWPh/La
v+YWC9TpPc0zLJuf0kBh0xlk/DmFh0hFRnB01QigVaFb0iCJW6TgaBigo0HH4NtqXx93w6vLhqxt
S1joGQgFJteqXJqF2ZREZfeo6YQRLTdGqlBvPdrNvtbK9BAVmkqzHwiKhMlkZYxBSp77Pgdb/hxg
M0JiOaJTabtsEpgJV012zgPVtxyrvn4fMgTFkHm3G4+4bR9r4rDteYvwarrQ62aENx4yljmS1bXi
5qNA9yrQ3l8v6/3atFdJoLVfVWM4vw6D4FNsMP3oVl/ddAFpINri/gPM5Xki/uJ0E8CbB/AbrDgS
pN2EQhD+vOI8G5De01OksglgYVQ2KDVZajBYVWbF/1+3UsS0o1B6gftWvNBQcUI8FZLir5/BtXp9
SPN+4G8FWXm+cR2VPPvuO/cRYrK4GTGmCIwpj3VWFJ+TsoS82Qj1OgrvjNdkfYitVoVPi6zJHXvg
BWZ2qrxnrkp81kCsu+x01A64OKzsCx9XZXNqxEkl1i9UJ1QNIlxQoXycCCPc4SsIchYirdpd/1jY
y7Zs/aFUSMXwl0a0/9AuEZ0ki7+dFYDEobcwOa3VjYIulV6kpVgp29PrtUcBGwqVDc8QZB14I5Ch
YVsu8F4IVriW9pHqWZN3JeYLs0Af4F+aNE6oV+D5VveA0F6fvQvFJHs9lRt5j+6/cptaHBPTYMPe
+CfL0X6kMHEb+BaouCjV9/ym2bywnRWyH/G8fRoWo9wb2RmXOubx9MeqCUKHJrNRZ1C8uyLV61m7
E4ndGibM+SsFgsdrCeclyiuT9S+ANeHjOxAqOx3CsTdrPneINOcyKKxk3YX4UOzFf6I/6wWpeMSc
zO0aGLpUY2ID0NZTZ7z4sxY4yV05pZBH0g3oGJrLOt3YotBWxEtwuK9c+5fDDhA6cGB/6UYYrSuu
g9h7a2HruNPBiKW8TisioiHJahB/pWEPnqUTWa9prM8/jTzIZSSgNqEDt3zLEAWfQsdxwBNnt8eE
rDePCbcxpq1NeKcQpQi1GoI8ZTakJYYgJMTiLQyA/G2vUjW5SWzv5ohHVO7qVw9yS17fqZ/RWC2Q
E3+b4Ev9wiauZyg+xkkjtha3aHJJhbRLeolQCOxfFTeRApdeN5YXbARE+RoAPaDv4U3ibjBgv2cv
0f5i7VSJhwKKkNye95eeGQ250F4lrEvTxmyrmEuIizLlzqKmHyW8nwS8RLkkWtwhKUsdlV89A/XM
2Bio3RsTjOHwy0SUnRB4bwBn2GM22WWhfkKHXMWBhYY1xj2Msv09vh6lE2Sv2dzgYTNjjwL9llXK
jFwGvSk624Y/yFdGBfUWBc5PbVOKhUfLBi8FLAljWH0H7XO4lORvZp8kO4yu53V+EATkys0K5OJ0
aAiTSK3ysP9ROwkfkoMfbdKC4eiH1DDTWfMxz0Dz+1FMEXYgyYHV5RmViFQNj2IU0hQhBqV0EIdA
HdGBuy+saK4s1cAEP18mR1U65ujPkVkjqttKdWkAHHUUDsFfKXy/2mdsznDXNgFrVWh4bMKxmVAU
/7qVzHDCc91pZ5mCQ3W3XZ037NOfIVjOIprMd8gGmiprqwALSgTmDwS4bpiisw/lpbh5FKJLEDz0
RVMNu1FgZBpE2Y7aLI0/1gvDhAaHl6yw8t7feZoix9ZgXAbwdAcVSa2Rm+jka3GZ4qJ3w0HHSOTf
Su103fKg9DW7wH2hI86EO58VlhxyWGA5NAKAfUjqPRSZACMB+UsWX6wWWg2j6ocSu5eC+QZsM7i5
IjXevUJqtuNNw1XSZVaFBcLkUlqRDSep2sXIFfRnUyeRlOLAXiBsSCbQXHd+RjWcKC1SgHJuYAXx
X9Ng2eMl6bHcd9IXb5UUqpYEp6n+a2FQ/hFZ+9RKJ/kgSShf0HTtv1p47JK/hq9VX9+LIJyMtC97
6bD2lBP060QhGE/XDkvRlltCjzfJnAbDpYJGTNtXoREYflmqFqeKNHHFQDzZ7x5/HjX1hPE/CWkw
luUijXunEbfHEQse/M4Wkqos7b7Pe2RTvkjHdvO8Xt4nRlmm1V0uO7AvpgM8KtMYoN/sPO+k6DhH
+4gNxK+j/JgdKgwdMQg1WkmGgpMh/PJHzM26ndnidL/0HUY8d3mwyq4zFqn4AniyIgH5Dxu1gvkn
d3ELjr8ORdHfH9Ys23XMPT9/8m0vjy7URHBuHaBNP1qzlNtSYzyC9wjoQotYABVjFFcaZfs6mZqR
BFSb4H8a7uOFq2iiFwtsfSDmfogD0M6Vg4XknWQ6qT+jo4StwGlraMWhLNljGDUYauFpOhPD2vDC
lKxIiQPJw24IMtc26abBz3PznDB4GiLDGPrJnTvek/cW7XErRKkLk1UKzL6jVW5mwXOUOuOKt4j+
tCLgImiov/X++svEKLM1nqULLSNvpyPlgZrLp+NsPUmInuHO8louxgIYatHlFFxVBATCQihmjaFp
VoN1KTH6+k+yye1UPKwpepHHZz+qrcawLOPtkjimKd4Ji9PB3A1SVU2N9AAKkzjn41rr+LbQ6D45
7ursoOQTnnpmPgPNxz05cDsQPRPMOMX20HABipdbBNkQsVQaYXny7fh2lSeGS0CK5x7GJ9lzMuGx
X72u5ge29EIS3YUYOoJdgxfDbFpgwD5/9Uggw7gYtL5BRnFU8xsEWnEvIiW2TcUG9edCqzOCQKBO
0sMJr0NxRxlDLXBb7phOVucNfai/ihkz0ENoqYUphHX6qXMZroKrcRzxGTEteCSctsfrevt1LAA4
aVL7zYa0mmdenaR5n18s9MucKfcNCAak6f1b1k+eU/OkMF14am6Nms4bq4jDboK45LPCVFmq/sfg
z0aeukvzQs8y8ckRZiMzxWgn09i1P8HCqJ/4IKBKs3XX9rJc0lfgbmJGQHBDROsZ0IXXU5iZdrgq
UGClsgC/xpL9S1UNuRULlZLY1F5/M5dpDYX/ak1X/EcRJj2noWFz5AnSkSkDLgV9KkLQZS1jNhS1
moZG/WXIueyl8gxElrQkbpZ12rcUzZYfwwjH+OsbqmD3qrNzbzhEwXIIp7WG1kFspwM3yPm0vQ2O
o03+XditaiyFSRn3aHIAxjmljiOKMbJZBF0pGORodVG4MU0tthtrsW1X/He8MpKbnGxV2UovDMTy
GUHd2WokL24FbjQ+lxR1fafxR6F6+m1tCBL4bOsAB7/ojlO5S6BxIweREN8zDo26S4W0qqe9FEx5
TlffsX2TqVAPzIXv+Y6+kUjFwqLH/6/2yi3FHRyKo2bnGkGCHkusqhZw6rVzlNiu0OsXE9VIyktR
Des0cTVgJnXtTJkjHFimLN486orZp+fOX3C164AvfCF/Q73RRLB/Kg524V2iIV+rkt3qQCSPr9fB
8ieRW6OH5AuSCXNpTFgpOvVD/ApIlZbyK+IBNer3I1P2jLu+7Kgiv+YXU+FMO0BJ0h6vPAgaS0wf
C7VwxcQIHEWwH+7Dy+yVOaaf2iJPpaRXqZdK26VXhm9iP1ePaCV++jHrUMd9nXBSMTCOZp3VNRMU
nSI1d/VwbL0llOIRzLPrMkBSI9Py8uBA1n+4TI2tJQC0w5C7FHJk7MewyWLkidO0BIaRfvXPob8D
mlnhgRUoBPQdNEpTIohcU+aFApHYR+kYw6nvZr4IXVokvi5PfcJ47fHvPierpr7Dj0pTmrFzysIL
gQcSr/rakGhft6ZLXTVx2K2KZMhJldflz0oM0+E4n66fD5sa5+r0CvwS/Q5VhdGt2k9YxKT4mgSU
LTeGrAah6pc/Dh4WvsrqExhlXtIFpE2pnZvpKs06U2kUGfogpfW5AeM4GtTlL+O2ESJIOju3scS8
k4id5g0Jx/rP+GLnAyx23Eh+SDnTSaM/wi0P2ZfnAD9H+NWEi4yW4NlMoj1r9WtIpmQXbrR8G2UU
0p3RreyUnIjwgpVEPHbzTuXqCTPGzP/3V31ATM7pn4JT2V3IbhVcDWAgFlFepl6NaYrS4lq108h5
zeyk5GSYsWUrb4rTB2Vd4/gOK9nWIsgFkCsdj1+5CgrFkcXhWZA+x3HGSEtbJEB3c8wfZcT/3MSb
vF3KSy3nt0PEWCgHHmlRQJ9JeSugvPPXIFsNRIMfhBuN9+9hFGBZn5eU2tQrW6pkUhRTuDq5ql16
vduPXk7crkzOTnAmVdLbAITiUJf16czPUFMlLx12gI5iGes8SyA05XHymLxwOWzoUnsxxLxXtOMS
bwEfHZQ3sbEYsQKacZuKtcOtnS5MyK2pVY6bX+RKFRsonbUNZJesNFpG+2pacng+rs4Hykmot4+X
A2foKW8V4tIng1K/VQbCXkHfzCzXHpTm0Se+xLmX7d5r6GhTeP3O0uhWwNJY6kVh0OyyZE4aMqvb
0AOpiIv7yKeZ1DtY+T4+rvB8CBr+Wa9MBUycCCklpKB08TBXi9RrFYHcvwMzOM3TIpyHaHMAYdpb
U7U+Gf6fm04U6jzxM96oNhSkmzKcwIF7dMMDriydrD33qGjjQAJWZ5szAfYjSSILqPCOTVzjeLYs
SNqQco4K3TIVeWYxy7UnGGuAGdPkAhBBM4GIokpctxHIxMoJTErdwxDL1BrUpSFVUc+hvSwSmphN
BpsfxNkMUd5J3GukJebxZxBPitMkF4zVacAgNW8XqUROvk1GKoHWkRA3PyXTH3IJSPbCY5ROaE89
+VlQjuhIfUU8X+XNmqloam1mxvFF8lGzwXJ++G8XheI2fzjZG8p2xKdoqrvE5QepoKPgUXw4hBMi
tRXFD135z1UT1j9i58flaoaIWSjqNwbPEt1F8b5czKIuMhP49p/YDFOL40AMOVCfzULTlF9PFWtr
TucuSXQ1beNg/3YJXQFuzATkYwCrwUXp45Izh6bLE6k/gWm//qqljy0XlCUDqIMT/1Sd7AziiFy8
6K+G7j3wheC19EA4Sh/uYv9tGgv2aXcIDPuxVQMSKmypYDAWC9Z2Jqo97O48KyO+75eHXcb4wOSa
kbi8WyBge7kbIP1JncZOctmuP9YBFKaYoTLf4QUSVFwZzx9mSYXSp0Icf6wqHQxG8PMHtcSAGorM
7+6eZQzvbW1x3svaK8S014YO1vfD+iBL9ONv259mBpBkH22t1Nz+Ifu93pvyvvQ7vwDm4ZblPQAU
wCMmp2I7krRkB8BBsoBhlI6kgOjZeicrJibDh5krQ51/z9nv1mTwrJD3rHITDY/YAZZuetyKG2Vl
Hvbt6bWhgPyGdqzelN8Jyv/exb0EdQz8bRuwQ8eMZP+4WVj+iveVQ7k1f6Ahgy2Syyh90MszNfJF
j3m+Vrivn1LKAWdaMkSd1Pgh7NYIOWnQHlfn+knHL4trcAlJztGajUqvhVNaF1/n4Q3jmYV/W4gk
ama5GDethnhl0qKof1RpGG0BYc8WfW7qoKM3gAnS3eA+dEAsB0lr/ERUNoNVJ65Dhx24ChXSOwHE
c7ysX8TJfZ9C3pnIigE8PFQxbEN4Ai5055LDl+tduRk9mLSxe/fGo+K6XIJMPGmCbjzOI4HLitiH
VBbKzWGDpPZ2hxLVv2loZG0qbrjuArt+hQdoOvPZg2qfYL4V+ujWCUherjBYQZRrH/Cs3MwY5u/r
kKbzTMwDCmhHdLuCeg9LR4heB6x+wFRrYTHAhuOyz3/SGAjMzRXOyb2kEuGSMPbqEKaLBX6q1iM4
SKgRd2SIKSKX0vpP7YeF+bbqWRYPr5NQUzRf9mH3J04IaG/xvEriJ/rVHPaTk8mYYyLYSRp+DjT3
UxTwRyMpRlidztjj9UI8CeXt7zlvoj+uHtPYZMeC8e5FCsxPNrrPS+y5NNZsN7UDVmMFxJAZzLTk
y2L5QTy0ERGCdY8vogr/HzqfvSjuhuARvn+cU3YSlJ6SVG8tL70EokU5zHmAazUdFndDOxy/5cUX
cTwjnHblnkEmcxwzz32WQ+eegvEVNAO/oqAFX8PlNWNXMqb9UPFZK41sbIHNaN1Oi9WEG7BxNvrl
DwOgC1W3fty6lxZLY0pH89v6yRQ2g/YCf2Xihr71VqbgIYhzg8824yRSZOYkAapV6uk9pQqCCawU
uz6m6qnFkfWhjrBnptoy6Ju+5DjG/WVybi2Jnp++lE62eptpEQyhA7ekZQond7lY0rLUf6Ov3apw
WaCq7pzFwFJEezJsNeEZ5BKc5e1nb9LJNYWks4Efc9YZ+/8P0Jeh4nsVvfZ36o3faGuMVOdONK1D
KiUN0xUMwIw3n940hiZVaP98nyzzRCrItAsVvpEWfLKDoLWp6+Mn5Q8iAkmvmlJcwJROfvZ7axqw
GoqZoeN/c81EclJoVQ+GahTn4mubJ7TsQnHKMSnP70YxKZxx+Cgk/xrxXgG7ueRzECxneo93RSFk
blBIb8ud7qC6muTPAntry2MHLB6Ah/qvz0RWOxf62OEnCZdC4QlDFa6eT8Iv40HgXP7twMkInDBt
uXnzph8nIggdi6o/rbBnhwnV+s7wuNN/qQa2KzifJ0st90ohEuQTlm8s6J6juKOQNDpQr2381+fq
X25LyWFq3uFcST49H1gD+7HU/ZxMuDNUH+obAobnfoGJbMWt2CE8aY25S1BB5Bk2pKaAO1dwn1BN
i6dWnZaixSsjbcgW9l8/fksoMssgFYoSX2UJT/irxrwkPenONJdKpuphtG2QQnCFVJVPLbTbN8Y+
sj/PiN87fJpQ/5PY8/t2yEytd4JaB8qBgMUqT+biY7jh7pS8XB+F1Z8KB+TKvEoxIus9YvvmpH5h
Lb6/3MFxSuia/stjuahL0mUhL6gStj0tPdgZBf8U1b61HmqlqjUy/DkGuS9ULIbGsM08ycScUf/A
7EmdgyBKZkvzFK7odtEknX1V9Tx1fljyuF/2uLvNz+V0l2N1I/LttLWXy7Fs8YAeZV+g9Sqn7Vjt
yJrO6z3XCqSFrnG3c3FcfT0puRVlhV09mn+l0SOyPCmSllF+Wrf5f19lFPAaA1/rPQufcTTUmNlw
bBR897jjn3k18zN+LwAmnDyHiAGz0TgMjiLguocQJyva8LdvSeoKAoif2ED6MxXBwYAJNT/5HwxY
PprYXfwAxYDNw4sq+4/UslkuutceWZ19M7MuTIAdmZDMvPaaGOFDj/WI7dqQ/ny0HdbmqAlWnCN7
DCJ0adtiA3SzUx88N9ysqkeAGLmWuWjsEdTMkz8YqqY+cE1uGwTaf2Dd6wsyoJqov1zo+OtmhJsb
J+2h07jXTHOrfHYR5sGC2rWzSlGJgc0Q9tQXMekLynzjw0UFCgPh6wt/ruoI1pbScr3y+pUgK6mG
zbLScG9srGH1BwUSf4B3PqsUeTxJD0d9/9fC2ZPqzBk5LHoBA4sGG+k/piUgHg2Nl1ktexOuJ1VC
6UNXit5GoifiuItqi5M3Xl9K0GP3SWwpr4f5GIfESEpyovYY9NtnI8AWPT8+7gjdW+ahy+BFa/ga
+otMNhIQQaWCFASbqXNLVggQGBubqUGlWFFRfRdRY3lDLC5wRGvTe43J0j4XJEqOJF/JiyZXdKJl
ni3TukPu4yYY58CPMuQaOoGNCbEw983I8w7rljyBzerrAlrC1GZXC+NixcPveSW1WOp9+sUVB1OE
Bvpc0/u0gma3LQ4jbBCKUaXRHVOTAYemYHydqSVL6WZMwkvgFO4p9ilLYTreZOD7cUJzX+cftk/0
N/Vc3P14fhTH99y8YhgeaI2Gpfyo30N+yvOJ1LWxBOFLCjFVGzBlw/idAte+ZlTxy8+duzH0hEak
r/xlfYUWSjWFCN0ncEvavIfa3x2h5PGId+xTAa14c+3cYlCUQZKKTMJ3vm+qeyS8oKa2Z1FLsH99
G9e29GdICl3M4PYJwfqBpxT/NoFqtIKbgnLGUVoIUxhaRnVjkdpzqU4vESpOqMZkwMx4Z/wZBbEW
tzSqehOaiLmllevktnsY8+Ycbbj8TgWXoT8jUzT4teqXP2PanQOh7yNzRXwEZN83J3FY5JD1e8Bl
3WpRLP9GrSzmHvwvhK5GTgSLEm2O+nytX9OHrZ2Sx8bKwLTejJJguK62ug5EzWHgrxMqqKFYKsOa
4o4I4/eWORMFsxotzWGLSUk0FMi75s1knVCAc2+Hr1642aCtd4ODHvzoKnQRIfRcJXDPkaCnQh8F
d9zrH3TcGphSjQkAIqqV//95Jt45PDd6tgOYyF11F768rWXfPLQz/veYYCeiCoH5bQSUnwDLVfgD
+rZm7RugjGK5DoyCe97+EEVDLDXQeYW7FCH8W7QGQCaBaa+x2uiHSTZ6SWBPaQND0CI149QupAm7
PYBKv0P+XcM8fa5vB1xxGnGm+jfbPfvJ2xb4thiXQ3Oio64evrwlz7cdYhDkr5UcYalXWgirhgcT
uY+Ifboa/IJ9zHbUCE23ardP0ViCxdfEuiYQjsGenAZEJDB2PjiAQfKi8CE0LtbRG1f/Xn4Ni2Vv
J/Yki8A+YELndxzueXDMf8hEmOBwhaDxJz1Uj81xrPKpFM7N554fbN/4GVqyS7YJ/4exg8qVeGHA
IWhIhUYdHeBVgmdheY3KKVBw4FizTYsF+qC5ZlfCR+hdJft8hUp0GOqNwZ4Dpb+N0WofOtjV1ozQ
GAro25vbnNunt44qg5qe5z+SI6yi3SF/i1BAbkkcP12ujyVpluyCz5417XgWAbH8xPAnW0etdXHX
+O6IwcGYWxTW0jLNijhXOFJxBr6AkOQfrxpS3XnokWU4diBlVF14I303G1rpv79FsrjLsOhXJZo3
nYRFoIQg8aIsllDUGTr67cXLnHSs15ajE89jiM74pOKYjIX5SzANgD0llXXMIP0UNHy7+yC3jvbF
6da3Ti8OAUWsNThlKRjorom2q8PMc0mvt+0oL8hSytTl9cY11bou2/KkZZ4pvPllPoZpoDMzC5aM
0nZR5ZwrNyv7lp8qM0N6suizeltStBdhckY+nIWvF0iHOqgI0+G8jBKvOQuZxoiJduzHxYzjnjt5
key3wBy1wy0F4cg6JFQuZc0gKCHo4xTH8IvGB6WaBe6OKfnlIs0KsO6r1flGrgd4B1xtNhtCjkEe
m45jRBGLBe2kFgSlTEaFYygrL0Gu1q1gvGLIkUTaNC3zyiCqrhFFf7YodQe25gmOMSrTLHQdtVId
EFOpGM+cHMvJcIarlQgNh7cxaDbEi9xFd5qiTZ5FNTxYOCTZsC2Yp3KXVAaY6D7XS4k0zH6mV069
Hf9cF7jVGE0gHqGjxi+xDMVt9M/oWOLfCbMXsEcs3RQ+4Jx8u0XQF5z+uGZQjPz6hoPxi5/PM8Lp
HN8Fyf9TGgsyzNU5xVD4Getmqf6tg2W05I21qsSVcPt5LaoAraW+BWOTnzRLrN8Dnz5LG+FSwbMo
cC/2ChA2RD2+0jpI3+LIpVTkuiiZh86kpjf/IeW6/WjBOFuGHSG1xE5Cp+rrMuR+3bYPgzzYO+Mc
XM0uFyps+ZxlT35tlbJ6XXAWXHu4ZPcmq1zBDYubR9dlJ/5nDzrKbKvm/Z6stO1/AWB/59FJflIp
wx2nzOLdHaH8KqKJ7WLeeHBn8QmfUcOMLpj6ypf7qtnDZeylO0va0EnVmNsCaCwXFU2/PDo1U7Xu
xzloip/PTQjLVNbuxNDBKLFrnRJD11I4eU70TCKevxoXG2ds79H8smQ0v2IOxroIeKQZBS112mh0
3YfshAjee0KiNFqhc+j7/i4KJw88uEi5/4dNwBDXg9qeTcMUX5YSn40nzmjB50sTdmTj1LyvpHB7
tDnA0GiOqS+BoAp4yhc1NK//QQN0soIBkBsd+acAgcuXM3tLlHWPVgOJeeScFD5GfCoH8QRZyrA5
RGsPePp60iflfmRq9EIj2mUhqEHEKs9hpakjS3jc5ZMfhWqbeLDZ4Lfmb69wemt+k2qoY//ACnHE
KbC6gJxPJPnOH/gbthKVitR9/GM1fKquqWAIOnEu/OVWQ30NpE0Idwnnv73AfgSe5VUelkG7Ul6T
hoKBYQM2I8zusU/JzvIo98yHoelFenX3nX5+GTTq3XyqFOVXfrKSqVff/KAne83IkzsbPSBCJpuj
hS3+9z4Ff0aGqU8ty9z2dBp2dKRDE7mq1Ous0obAPG68uYKrNbYx9pc6eiVIkY+YroJlEzckh6hJ
zhqNihghizljzEKWsmIsm06XXdF60oFZUTRiTwgfaL/pKR++C+mTgVaOUL4ba9LLJOGtJVfChv55
eGPvlSE7+z9HxjsX4TmeHdWmMO+NH7GfOxyKKyTQ4+8BLYqqeScKpsCqs7Yg/1DP7xhuULXZrJib
Iw4uQp8eOn6MDb86eyt7t1yXUijz/1gcbmDilgQ5TEVfJCljORJWy5SN1RSin+FFVT8yd6u6I7LI
uED19o+4G4f4mg97tENqUMGmphSVU58R+zkS+U83SF42lAe5Y5llfUKU6vlfTdr/ptI5HKs0gnMw
5OHVhC/vm0lEeeN+6VnvovoCvqvGAipgVMpD6Oe2f2Kxi6IeGLs9HnjFu2sDUI5LpsYCpxAYAH61
ZR1E+Shif33c4leX9otQbUrzgwt2ujUHp6mH6MVaaseD3g3nxNePUjFLByrfq/izJZ3dA7YT0Je3
eSIRBVq4D/mQZyvmCRJVD6hAFfDReu7G6VZ7eu8+FeIDzsctql4smE86IEpZwe/gHGIisUuEscNO
7+MKWO//VPBsEINpMoT5JvLeyy/hXQtq2nAXVEIVCnbY9SY+5uKGgmCCKi6JoZ6q5/Cf3rBFvgf/
MU58fMIKi6f7IC9074ZlMq4W76ijfNv0acdEI+hlrNoju/EH+3RKftXggjNJYqhzqLAkggKFkB1f
hKn1cwZjL51rW6paOErinpewIoRPMCqhQjSU2s6tzGQ/FpFLlCvEGALVuvOu1f73z4UqtyTHLtBg
YCm3E7pWxvkmSwhEWY3Ixk6QcjDXDn8siU2X37UFteVwIqvSWtr1ziSpaq1ZMNKTOYGPT4hWaWZ5
Cv3a2tEcy5dpW3TQE+iOOzuC6rnogmJrkHkNIVMWN+n5KqxzTp1ZnU+P2g5sexHPufx8EdH8oQxU
WX10ESBAhN4FlbZdhDIIe3ksd4qziacTdmi14Cv4cnTp5wFKoKpaTBFdecxrW7Bn92tK2y9oXLDM
WFhKNCan7BZYlXfrNlr9CHK64olpU2bu+5elSdqReqe4Rury0R8tPVaFfZdwWhSngpoH+fxqRC72
hUvCumNeTTn/SkSoIjrdCQyarfQ+hAsDS223LzuAacpI/YhBkKgZw/cNfZlyI7c7PfDbKsYtdv8H
ot+KQsUBLJI9hp6zwIQyfClq83OcGGV5E2ektkjzsQxWfprlK9e2rh92k7g4EkeUNKcUVTMICmnM
1/b/xyA30tB9raN2jdRkssOsoytdEiFJaq6OP9dqipvR2+ifhBctcM5o5okC7SzBWxLNulPf6Mt3
oAzqMPswdTWCO0dyF3MoC1QZZ3YRZmW2MRKxWmbgU2b+8O5wEbL+tfjfI+r2C12E3k8ANcrewuCq
j+M7aG1+I2fs+URY9BPumqjsbPpRKE8uS5jYXflI/4TW0dQeyftwAp+QtGLTmN5U3lrQmzQxOBDK
+wTIjjdQqVg3Kqg4AoqGu4wMowBRfsJW9datjKl7tSsumkMVu+BEabSjSk2nBMF9r25qQXLBDpF+
lVvRZEWO9NcPdNnYE8h3BqUXwA3PljXUW/BuZdSuPrwHTW8m4nc1HTVc+Lupl4gEGx1U8pNJh3b1
e6vbyihxor7Sj4Ks/t8KFcuFlcmJ6Wp4KDDrPqkJGWHn5vgNViq/HaQwif2IQHRWarRhnzQWDgqh
dF7noxtEffdfmLa1QGNiEdvYcCFdLYR0ibzaY7KuDA4I3JAs/4G79ntf9bz2s3ZB5ij2iy+3HalY
Cp+uqIhWXxPZ+CJpeKGr0fWe2w+jSkTnd4hSZ5w5boB3tcamVGpzltG/o2t24rcDHtKf4uB7ODAI
2Rpf6lkNQlqjDGqDXn1gIeDjWQRe4NyGbjqpltzh9o3stNfxgiB7CVBqZ0oCy/32zzLyoaJDoIMB
6oezjoLpgJ1cG2Nx+0JHC/YpmjaAlryNv1pQf1yWd+Z4e5pQaFIZ7vIDIY9L4xB14qc/VjpsL6px
m40NYqP2RMM0u99jdRINn2Mc5VyAwU9kOzTC3p6iZUVF8vGVUof289vcKhwGRRZFN6LXMcAkWq6U
3o4gbnN0d4Bce/8aTmkSzgrMQ4PYuj9aZ4+Da5HjTf4ktnbIf4025YzUByR2Gg1xQatKxoq12O2s
U9TjT0GO9VJmrgJ2zoPgGquPd3xv+ZdJlx2uFECGsxbIDzqUZesAZEGqpair8b99oHMmEEojqcC8
97dbypsgDRWm0nw1sC9XnRc4ZgG0UO7BBbjJx8iRWcwk5qxH1ZEmWTWvIB90o07wqC+lcc2XE6kA
zbePQONcZe+uZlxEa7E8kUbjRtGa+k21/OOkqUc7gz+joKdLG5hCSeuhC1U0ZO3xSR65oJI3OEBe
Muu7QRTCz8D+l8yeLp8A0IUReiwQ01G7DKP7jESnB0SzBKv7MFyFYW8xsk64b3YYg2XO1VwyXYXR
gNNQpxXyTAHug8SZkQHxg28ET0ZipmCeUFrJuPJUG286uH7+NV3VP68tlPnUAFw8sJhfHyqdjxQQ
5P9BQd5wyuWWF5aGBOH/frvXP1CaCyngq1FY7S6+7jzsjP3z3zpZNFt/Y4s1Ql3rpXHYHNY06/DP
3VlMuKWlp8foG4HZmWFQkL3JjuT4S9U9/vvd4PBgbwsNM1sajfcld0EctVTKfBf09czJ/IU1YpGc
f2XOjvcChVs251ngF/jAvkoFR2NtJt/zNxaWLZN5Ug2MJ03Zu33BbnkD5ewN609tNL8OFTX13JnP
FaZPtskX9aXJ6nt7KasoS/q3luH+rNHSbXISSHHPAyGj4G9Q4tgvJ4UoXPSZcwHw52wi4OF2+wox
fWtFMTwvbXyLiUR3aynJBRff6mVwugsfPotQw7EUHHHPGtsHWUXeCfOFaBPpk/LRplbm/yKlOIuT
Bt93+UG9JD8aCT8eW0pRcQ9tHgQNWJJCEULmV+OrYrDpYe4M3W9WhGM3XBm6nKXnDc82JErZnSFY
wHSe0Qm+1pnHCzl+OEaqbGf1TRiaPCX77ZKAarwb+YK6HUt3m+GlgQlxtiyR6uwIeMeoHmD5NfbT
melbTylvnFIWEoALLnx84CAQzzmvP9uCnHME+BYdLsooNjHK49XEy9eKVLyd9kis+fAUdhwGiRFJ
0ud/5IDDP9KU+cPYvEtXxHH849tF5RDEEUr9jHKcEGHp6NbBd0fejB39ISWVNqm7WEs0lKU4w5OU
5ZqSMqfCz1nhdyZoTxT8R+Z/pIXQ2780ZtUB1oUxEhUrlzbrCYhPbxNq6nD9JltrvNU94hGtJOpK
yuGQNNoahPgSz9blWFAo1b3yfccHdPhueERfkjcODwSzFjBxwrU9W5Erbhjc68D1CfEOq8w2MZPE
0hb/duj/uf94BWpSvuNzlBMzz7w3LsK+MscLa3s2mV1If/Yjsf191UbPsjg95zXl4J4BRSXMTU5k
0F7kUsFoGEwim0jgjRVlkwMxAXk5CErHW0536KRXSlG/GJILuK3+uoJB7XpS9LuiH8jDl8TSa0hL
e0LUnX5P8UpeoFwxXRSXuAHiIqrB/Q/3dsZXUi2L2DaV/SC7blNDNFBRx0066TxVq4O506za86dD
0ah/otGlTy4W45uetQfNaVXdQ9FbSZOGobp4UIsgf2DDem3kpFpRH2U5vBKS/JX0qzq23MoGj+8p
2w/WP0Va55/MrQGSDOjfk+kOS/F3fMdjVoyqfBaMDok2TQ3MiQ17yFJymTjAbmiNxc1GKKXzxsM9
sFTX4MqynnBaDLNSCd+1KmAmNKSCgfYBsnzH558Nps3t4Wl++nkLOUuQJt/7rLNum3eE7kiZCH8O
eO5ce+1zRXY5Ugmnp7WOBDmNdT8OB3fZRa723cCf9NSVVRdaBvDkxgGSVANM5P71zBS1MjMSfdOU
dg4W5w3s1DyeaBFB6XsBa0zHnmzRoo69TjxP3S/ILzmgcP9r3N4v3arP8qTxCtK8YlJRFMUqr50K
8IAA6sNWghpkpAo5XxRiFc6R56NnTLcERuq8UOREk0XiwDTMrH/5dyWEx+kDjtBhbeqALQWHcAs/
CkFURT4i60DYGS8Xcp2BC4FClgKuNPqkqzDghpig994sDCERsrCivxsuau5M2GAGp92bLQJ41nrE
vGlpGnICQwRPV2jdKB4HThxiWuXDUDSIRckXps0IBzFVZD/2HlkmkpZf2n18HdRx0sC53tcxLHKN
/QwyX7uAu76kBHlAhPWuNpxxJkSMW8XfzMeXVqCsWJnmvzgmkLT2+pKz7gnbHSxiIhVgBuk7fClZ
bAvPLMN1AYUopliFi+5gq7lApgNFXQ10bgwTo0d9nEL64NLKN+e/RDSOhN0X8L1aMvYdXLGYj+RJ
SEvMIbQAxhD99WFCrtTOLQj7IQ2hVNTj6unhixmxtG4L/5D7cllciTfbLLAyWtVFPIrzjEwuGFRf
wTC05FVd9GHcB2aefvsfoDU5z10fgfC3NE4E2ojQcOPBde/y94140BYvaqnS4XjMAlg7c5ezZUnx
w+R+IKBGxByRycvF+uo2BpDWIvj3S408XhyIaH41KQwGTtuBGKB6h2NVSuGTDDm68q493DGvWJAA
rtjLU9Vpa97CDxaZ7C/ddijC2iZfsycEjRYtJTq+mDDBbalZ3RUUVBN7uHZX7/eFior96t/VVdv1
sHgSIHMNHfLyO+0Y1XNHWLuRl9E/6c6Xc4rN/2au9aijHjIgncJBPpwOTavIPqYEkBTSvc3c6Ivp
waZltk6vxM0i7QF0cg6MB3kGAqtgIGNmpYKOov4cwFV96Un2TY/9bc786FT+/mDZ2MHORqdyEger
MY+p53Nj1dL66EUV/HNJfUEzwD4yWAkqhfiFqbMWaXXH4K7gDZfD4l9kej6nxJ+2czo6sHXZEwJz
FbdWAsDBtoEpOTLiVGSmawb3VT3ab0yrHzH4JN6OG5FxQ1l5sm3WjkZ2Xzj8hQzAHTWIbPbf/LVX
gR8H4bDvWfvUV4YX0IL2krmV/iUl6ggZCM2MBLq/N6QsUJ430KUyQw/mGr72af92dR00PG4T1Xg4
82E2tDwT5TF+oHZBdXvAUz+fJBzg6TVvZFlyh2Y0v1h3hICWZq5gZIsEAqacILt3y6EJXLV41Uf5
w76CT9vne4pY7ykrbTgJREb6idv0VNtCzKTiOd+ouw/pxXZtNW2vBUYOGNHJV2X+M7vER3vgMfnj
vD5De+UQA5wtGwaRhJLAxLpzTvrmaARJvvTzc69vntwdQx9ckM2AwazzIi8rqFONBSjnapjsTZBR
Ge3QhWgFvwk6fadlLjaXk7MXSBjfztaffGoXXIThXTr7YkWfvCLPY206hIbaJd220QJt7mm0NMd+
v9ZE2StH2BNDN0p6s1iBpo8rEywJp+hiL+cqjceMgnJelR7Qg0+qt4xw2+7l2InwRN6iQ/0Y+bkT
J8x6s4i8y7c9Rsr2587qY/oCC5bkLfb6tScZfC/r5OX/E/Y9TF3TSlvPF5s1EyUvlTHjcvqNWrfA
zxqitbUWhWFf2sfQr4hW+na2jFv4o5GcBpO7TJY88yjj1c5X/lCFc+ZuYDYAmjkjufbdhUi3qEQw
fFSrvPQirP5YmA7GVw/S/iu8+bsm+YsJ8ijDb/GXKmy1b7/Panh30g3Eb4qsEW+3kctKHGpc0FEf
zldQoKZLXKIShT9rX0ncwYve8JWrJMIzlc5zP3CZY6JhcIyXzLP99/s11GD55M3bbH/O7IswWFL4
C7qKSDQh50kAKcOKzHJFcSDpk+Q+fzlG+Y4TIAca23VzxwZoKws3n+NFYIYNdwrnksgQQdB+kUg/
UAxAuL0IBsP50WntCoT7RkxKbgXmoJqISefEofw4IC0UHi4fp6o5WL9Vu+tQJa0FOBGKCVPyC97i
v145wgjp0Fg6h429rk/q7FRWS0vWeU+5JFrWySQFuisA+l9fCgl1n/HxyEV1m7Xf9v89IpPsPBGp
OWktDOdaU6ThY5sYwfYZVRAxKSc4865jBt+YeBl0iMphj0d9rKhguG1QQz3YB69vmsD5g32GBEg5
VmtVp6lkHpDFUgD8l7XXQHq79FDKvxeGDv6TkLFGc4CJ9Sfav1sN3moI1X17/KwTGuMUEyY0PgG8
onQ6OUfQDaIgFlQgWfep5qBPJaOlzD1YG4GYk6hqwMPwDeTEay76dvxsC739DJLpz59CfhRlrMlw
eQJJHbhJIVeL+LWNUJ1ikpk0MNQLvdo0JnO9zN2d9K2SrXlDq4NEP57/MfIknvvuB3DiPgPrPUEA
30oJVSkI0aauqMfuYzx/257VSBzq1G249xyaV3a15dZlFroB0STDcQTW7UOG3/5GCwj7U4da5zqO
U9Pgpr1nIp2qZe+7OqLNUC01TDaQi9mH34z8jUq+nGIIaMZJOU4Bxr7Dwq6B15dtdTkJOyulteiC
lZIw7rgMy9k4ZgvlaV/p49ouE+sv3k8iZKlUQFZKzBkwjzI8ZPZrcSu3HW5PK4ayNXvzvQn+fOp3
q1KmfFUC98iaFJpmCqxWqPDuadFHWtjcfLeYlrDVQL2uLPduW+zPZMAxIIApy16N4x3vcryzZruS
cbLY5sn8E0YX9G2W1wWuIMOUOCuffuR9OfEbhg9ihNlx4JtzenOzvnOBE8/sxnQG4/4raXyknaa8
3LYAYziyQ0MQ3/Gg3IDHlIAIJmOkDnKE4ww2EgUaLVmLrz9Rx5KDad4MrGV7ctM9NgDKDemQ6gWu
l7IbUaEy9tt2X/ZcRhfCX6wMgkK89tqgVsRJyPHbzUprsnid0XYPBx40JrQkJqu2BG0Zl6Ygk3xG
8A2+Jt+iVdDtAXqMDGetw7Ax56j1tEpOKZIXVAPPb8kkdxtp1nOvG+DrIygOFz1dPr725gvFfFgN
2VWP1wD1ef10Uetf25BuwLqmVv64FOWE49LHLFnUBlmz9IQfWVvMBIsMCX5qgwAUs31kK9FyScbG
3ozzyJDmQy6CXOTvXw6FcPXLDWURtSOugaIWEbI0llZ83p3RXbadi7+V/Js3/mGNif4xqc15Qi2e
PKZN7O7okyIGRmQk0Vtj8qUAZeW2oA1yjOAjpRB1dkVthspIM+ycZhmK4U5j9UKm9lRZ9r0rM4ml
cqnBO+j67v3FP0hZXquTCRo3SUIM7yEJPosa0+b1Dj9aujjkUDTshcHaHxOiFhLN/+tONFQjgvLU
do7iAv3jpEweZiG0s7RKEtctH5FkWX9hOECqiBP47SZQnFDW+w4pQFFJppTGP+4kL5iHitR16MdH
cMP7LICHKM1jBP87cKkNraplZl0circhMpB/WL3NEvpGD4a/831oSz7TE9Z6zLCM22C+J/dHfVJX
SYizUtjTkaJIDgJxBrYzsVk6X9YmNEryXcW+q6pIn3DerbAcFp4PEICz437gWV2pbtpr/htc0Cz1
SAgAo8g2MgEE+QCIAW8QwPtsMVgIiBpotBoXPL82KX+s1t04R4RLFvhBRCKqxV8h3nBGId+lY7jc
Yh9TRKSa3jz/0YOnxfmsn0iz9jIkJbyZef6nNPFZtTl6tMra+c4gOt3xOefURuGfoFXDx7yhBJid
jl8YX6gTcpELrZoPJ7I+wv46n49cyRNy/VqjWJoUf8fZmq4vRA5211ihyd9W0a4X2fo7DwulUZJO
I0N1Aio1Vf9cJVDd0zxWdXM0W/w84rJlGcZE/tEyhWn0EcBS7qmvN+2kWX3AUQ2tAxUpPjhcBG/d
TDZ/XQzPYWnNNjsXXIPxOq6O+pUuiXqsTrbLSi6vjCXLmIT7ds+WXyJgXg0yXBPNfStzBOvm10V2
hpEm6MDN2DZArYgE/cADO8A/Ko7iC6fy4ZpfQEWj6muzNIaqmw38gner37RR7IcAxNvENdQUeOOJ
2hZyV3NGWCOYAY+SR/Y9ZbGUiyfrZjcTLF0mt1Uyj/IoIo3YtneFzmpdqZOFRxYrm86G+UrXzvw6
PwtS1S5H6+BBRPotKM1RPM8rK8HelMtla6BZYRyKuIUDZZKlLrh4jtA80TDOGBasyx5VBKabeDWD
uNfDSo4eDAT2/1pzWWr+MBQFD1E6/zmwHrGSSJ/NHAHAiICdp4/uZQWXoEGdS9ZxUnVE2AtzVkXl
lxS+VicTojwgEo1lja/hz+SN9LMYBMxNNwbMpC1ZLxU1aP8Cf4htOgnsV/P6R46SoSUzMAf3yRNk
35FKuo9NUV4Ms/9PZPGTPV9UTmUmV9xjc8RZSjAhY4l23S4fP3q46OhktkAgGfm8euytmI7db+KN
QeamjZLl2p1JeUaiLMnE/87TxKQLAZVnWcu9SyDsH0fCtjNpAcTBKatYvWutoFYDS3c6tH7tM/fQ
7FnWX+AEYTsIO/GKmurdGw12VUkdfMJ9CJGYkOfdL2qcd0tFjAsYHlilB2NDPz/DBj5/noCHNqHW
dHAddcSJMHSih4I4Q0h6St9yYmxdArajtIWRkGww6RzZZ1DFzirGXszpzZhCqVwRRSzGrVNKsARv
14vTN4ARpZ/NmTkQdm2RTk/tWLqfKCBmIXeWFclmrTPaYEbT4l/gbzivofbR79CVukrNJ8+dkIwB
JicRrTDQoKvzEI3luUhWwu6aPOUb8Hui/BQFc0q00nEp8CF26qcpPB/IZj18pIRukt6Oq/qg/jKQ
4taMmEHAn+bL3p95egCypsW0bC7vsQPfOWW9xHMoCNrPFVVmj7gbs1nJOkrur+y43ExHKd3ggtPm
LzkbI/iCGLWGhTVU3Pz0yIEQHg/BUdQxLBkmSLy5m7Z5RBaPLJxBKF9lXPzUsC9lMoUBXq+hhak+
7wcWwu66DDuodti+60L3YA8kK8fSFvxVFJDpaIDf9Cn9znDv8Stfyu9yFbAOYGhZHUe+3FYyI+oz
1h1goMdZksNblJL16ng8YghCS99MppfOtPn+dJNL11vkFJu1Sas5+0IH3bSsaTpV4NVnsVZ6SDOH
7bHmQ4Vj4eVe7LQmXNQrpARvRqS+/1EpYjMcPcO+aLFVeRHvCGK77Q6L3NMKL4Y7TrVe02RvS7J0
lpFwqrYQWtBPblEH9OATjUK/Cp+fYIiTrx5Skhsv3vrOn8ZxTQIrKXcv+mCafVCG+anLefCUznjJ
UCDLIMDudpIQAUIbcPGpx4PwqFtvx2YGAUAkbsZh7NeG3xJrQMJOBwNgQFx4HQrMVeVvNqEh7XEO
DaiTAZsnNCGIK39ByHu8X8nIpAlIZ+M1KKXrvIj6dU1Tnqma4o2iSRFMcyytYEBOpN0ySkUEBcZv
Z99l7Zuh0/PxkQcwhdHl5fyZktZBthw9nVCX6LXPDbhh9Gi4EQVAZsFTC3yH8mqaQ9Nx8ZZLHTJm
dkn68iLP28gEhvVk/CRFZhZH7Ysp/mVWFb8AMlC57uTfzWkGduwrf7XGFEWtAR5Yc4PfW7SFZx0K
lUSeXznfoFKuJUtqDHs65RDOmWEY+Uet2EzvYc0yhzmBBvunZJpRFol+PjNTO5g/cpz4+qsMiioZ
aXEbJxB3b90AFQVbRO29hu3sjBbXB/Kcf6jWDCw0dDjcFPp3Fcd96prCkTQFVi+QyJnZFArMLGg9
/7ZWHZnVV8tUpYmobkWSso5zXsd7aFIAPumQvt3KlkJjQdAO/5j4rGRhYcTTOuFwcrn0bLt3xjG1
QyjOmOaBigFnAx5RCH9dOlJfuN0/XyO0tyuV1QCJPEWXfnix84RdRkFh8xthKP6owF/kKQ6g9eKL
a0C62gspkXECL0x142EzyU79cbgIUwGQxTpRx8B6GEHuEPiHj3qsrcXBq+X1Ve5VNNc1AWN8fCDN
mnFltvWkSy7uAYwJ4aKkwEpsHl5KdupOcZvEFgdAfz8m0o127MPo3miUHDMcPw2oLYTkKPywvejZ
d4k+iz9OFOLOM/e9wydYoh3D08XtgjkMTSveuWI/hrhwjlq4DPfP47SzN4LgPccjuXzUv18LrcjI
Z/qvMHWab3s2usg4ELAfKbcKsq508bYNrGJK0zp4emH6blV/UnMceu9+7QUF9BiCaYkgLSR9so9J
DVGpQRn1k3qDO/zwSYAULZon0OhpQkwZ0qagxJAd9YZLx95H/l6V/uBjOg+ywt+EVpbuBfuEIjSK
uD8RvaHr3KrnPNlHeclHgPp2hKrV5UM2W45IkwJgPhm4qWZ/8sJMTs4+aJ0Xmj/anCTPstDdZUqd
5C2r/VOH+483ZOBxEK4jd6sCa966X3aF+FjiIvScFbxitakbWucJ4W8k9GeqjZvxI9RCqYF8zheo
KNvFuuVM7OZ0z3BVcUB8AJmTvRnYwrrjrWl7IqlV+DPYlNQYI7y76Q7nbJS+cBqiZCo0ETsDE6M9
J7u9ULBhitatjoB3b0OIH1qyZekF4RuC6TX/G8rsjP0XbWDIfcKrQ5E6ocVEQYoLDnikTYfyJt31
GH47TF1q45ywO4zV/qJM0ocYmk24VTt7czksP303lSw87Pq3+1J0uvKKnsd+Oapp034HyLxhoysc
Pgb0rSAlLreL8fFw+CEeYzBaHO6IX7czsKgRcLG8/Shkt47Hjhq7oRShvb2b/f7o1hhxevey6nJz
vIWAZfPQJwUBtSoVywwahecpVXZ2j+ctq3LTh04e/Cy/tbK8xZChrdDOaZR6mkX6n3JW/WfaTqvT
Ne+YfGzAmgHVYQwSzHr9GiDjOISDOLtafJ3IjtrxPMKaH694KwN4ZyiPgnY0lElKbhI+MFMUfhMq
V2GsXA5Kp2DHL1ISxIFwXjiCaQQ4epFZjvb4LqDjh9tWvGbh2AcOWcer9R4/xdPTO4qPYulRjePm
NzkSLzd4NYb2ckupg+1IPk6D1JRn0QxJpUG1qazGtsgSaaNIKOd5h7K2YjpuDdTEodl8XTdUyA2o
uF/Gv+1Uy/QNS6uHX/VdHR35pnuCFEmI7HVdLmzrFSwBN4WEqbelkWxvLp3c6huWxw+DX42GBYgg
FzE4QyeMkVahfwxdf2qGLNt4sJrIy5YWxWTgqUXUncDpA4HdDyOgLcluLpDrIIyAH34k26ASwqB8
X204zvWXQbRy4F9gIW4JXfqJIXIY7pU45k+ZW6uTFW2xdPaTxroixwqq6U9oFFEanRtZ2R4A4/GG
8tW2qxPIOc+rH4cqxt/5UyXXSksnEKXZ5zYJT3lE08/2WbPuSkhCOx4wlzTagceZzEQYcEZNSSWQ
2HISsXDRLGbYOEyOuljONicJKms2p5gEJyIxMYcbGd9EGu+IQ/VC2eJr6k6StqeZ0aOH9gptHn2L
j4HNqHShkw4fGupAViz3ED1Kn/x+b8a/eLT5eFsnMTCLKUb57+cIDNqkEr0ODQs2RQ+e45oBC3J4
9Q91BGl0IbLBV6GpimaxM1OD0wRT9+4W1l1khsLyPEbGb1yJZZn6DS91BEKr/XlLqrSd2Q9Oi1LP
xqpEhlW4+ixrMaOPTdAu1O32IkFx7cu2IkaFQN1TVSLqBiUKTxaYn6eflhDCRtQY0cxOih2SGINg
W1T8PL0LJgf/tf4M4cfPPXJqA2cWk7Ffdz9NvOPeaezjkuDT0/ZQqoLI0MBZzdYcBmL2fZFFSZ95
EHBFs1oHGp0Amaj8bxuZ9ov7FkX8whNLEJ13fzMSrX603a7wOl+bsXsRcCtcbG1u1zkoQhlTRyWV
qtJlBRP+DjJ3U6jK45RDe9pIRK+gwUVM0ir9GcO/FPU3Ui+u+vEFYX/k3IxXg5PX+UmwKYE1qNek
/XYHyZAZXAsuS58XLHLee5SUiQmBDHDInIeB5aXIseDHgNnaWa1lXlGyU2vSLoG2210jlYBXIc5Z
DwkNldzwOfIJBKWM1GTfzrtaKVK7ZxeV1rxVV9XmKGLJLIXxhAq9Bfp3RM2j3Nw7ePr1zy+8X2oM
h/653+jOqw1zTuexEwIJOxbTJxAW5jXLLg2COOjOZn7aWL9K7DZFxQXMDVRGwgGba15MQVv+iPyO
njwcuLN2/h1Bt9bKna6bRelF1rpFwX0GNmhwJvl3djUFygZ03tIhYsW1Rwlbw+VsNRyNVfleOu+S
4xvM5nx7FO9ktsP+hL+f9bLeIrK/xW6iOqwqrrRT4oa92ZO9fY1bfVp6pxhAXZ4GHmdUrw890wlF
O90aGrggFwA3z+B8sKgFQ1zDKnV++qFAYwMRL63VmLhK1cd7g2ITuuROo81OVBmIYjZElQVhyqo0
YdbHS2zvZvBYfTGfUAOSoPIdwwk4eD6tksdBsj3MOnURYFHwRtmc34c0aoPRGvaObIfOJd2TKhcs
kHL73B6nfYKbYbg1a/SOIxMzb+EmZEMPv7kuD38hshzwa9rZrNkbrDr4OaixK35gRcZZUkzNgVbf
ajG7Ev9tLkc84hJaISaJUEad+8QmSwCQ9j/1eUDsmsqrLu0/RklnLQV+uj9H/V8gB2jzcbDzF6VO
MIOlgpieVJb57Hd/MRGgsxAKxYHEiEADIwKArqZ46y5LWlLa7xl4Dg7J99XCP2zCn1u9MTJY/AWN
+cQmupdKcsYKzwxBm9NKFn3ZrlSRnQgTjQnQc99bRjcRTFSNEOz1pMdawABSbcNmytmG4payfGwO
X/otyC3fncByLTZBm5oMf2NN1zlHmiP48ZMcL02/XkzdIE4545dMWFUrowATm46SpTDNEDM000yZ
WALhKDeSW7fp4OLqx+mQ/z/RBNyylQeqkuNDSAGIzybmgoEXx6J/OAnD6DT6BckJuS+DpG4lB9X2
Oj0LcCpRDk7TCQozRf2DlzJH2eZkh2n3vcVQpbVGH9OBhZC38XB3PPVU/ir7DVbCG4M87MaRMC/C
lJBuAE7naDq/7YQCRWw2PoVCIPFbTKRmAqgR5aXaKGCE+tMtI2c+xQgkTz2grkVKnA2rRHRnRBoJ
2RvDbeWFjHVoKjj8uy7I6ZtNQ+FF8m2+VzcNkCKnzJ8l6+Oc7zrwsqQ9cCOQBm+B66Z0Q2zNVb+P
A1hDKdwDDPOIg3kwuaf3z0I1sb3ywjsXAAlP7fZxR+r+pznVv6sMPPdwuA0CQ/tB8C+NEZISzSTE
mJ1jo+0f+23vs0hjOJ+HMa5ntUoW8dszW6P3N3IhpbtzcBRA3A5aIP2+WROT5RfChTIwud0CvMH0
rLRKqYgQUHRShnj4RvW1bly7FHB73WDKQAX6kqIFCWkcPRzy/V39xd+2GWaXFcUyCH2Y73fn+9HE
TeUvPGtwFm4hGTv4NGrZFIlFlt+qkqSylzlr4qhaKuAYyTJYEe/094xV0NJYa/7BpZf7eo8IWCAX
4+lI8/PIZxeXgQJuPa7/ePd/USZuvQZAioyOLUDXehTgpS7gfnb9q+AGypZn+GCQUvVGWT/qHmpg
6tOeh1b5+q37XDD33B1oOwQFNp7xith+O9e93FWKWsLiVG5e8/tDsBWm4j0NmrDU5m1v/BDFf/YK
AUNYbkt/D9MFJLxlnfciGzxr2xokgaVLgft6GTcvxpRFOD6+iB+bCBorHqnHjqblmGfaaYXASjvP
uktnPMMphgnj6bU7jZt7zkp6jU+KX/O5DkVyX/bsGdL4gF2O1a4NiSjIQMWHiMfIFVrVj1Mwkz2Z
J8Fxxw4DAqxu/YWxcFTpeZqP4JA738etOauv5oQvXy/MUQAKjKBSvhZb96wHJku8njqeOqhFYrSt
buam5it1gAFc3SDLdds0E85F2SMNrfzXi+NCkvxE8eK+Wzqfy1KJ9rpz+p9/G8OM+qM2iqva+nrL
1u22w4KmJzuVCAwYu4Tbd3NANMOZB+KlqbL4sYzg0Fnu1dhhRdwgzDwKq7jdW26fv5yXDzpfZ8Kx
U8gPiPvNZycmo4H/SStku2YLmt64D/UMIPFW2u3TqKs6LmuCjj7sZX/aNFXW7DVA9y4VIi2RjEMe
ZebeQvXtSjT4QYyJQKysb2HE74mBQh6M5nQH1Fx/epp83zb+kZfXEvSmGkdSRmzHSGBnnf1I2o7Q
WXoF5IlsdYx/GVhl3zdNnR8NTLRgW/ku9u7slJBV54mONQATjUZGD0lmLxcbkD2RhOgQ415zQ6pG
cuWEvoXS7D+eaTyBWe0gFNqNtW6JimQL3mYs7TsLBtRURIPEKTGmkBpB3uFf5cfsbampTSrbgfVq
WJBB3EIrNSVtQC1bTXsMrA9jsDrVd3fHioKkri4SlWldFxJwHsIlN/robD07TiT/yBRQAqnEgPN7
z4fBIxyG7sk2vx4gCho+oVcUkTCsNsauHyFGLd42oygB8n7gnuiVzUgbGWgZpy4em9mrwexwYXzE
+8xE3ZCybnN0lKNDnVrPGb8ZRi0CRV0nhI89jiugziNFc62m6sQQ+uWrfINiuF+TibChue464gL4
ENP62O6yPTbnljhoQempyO37QSfjEl2uVH1wTmJzimJViu4rCmpxmkPUd6xXLsg70JFhNzHMr6qY
UTNW1ZW9iJg3DHu1Bap4SPvI76cAXCOW45wP/+CIypoWzXzuK6f1Hxi0hxHa9HZ2pO6kA3puMAla
xdWvomuQyy3DoolI3e0uutW4nbaqyiHVbxs/A3+77VTqvwdLywIynekya+nydcGFMxis6gRZ3Z84
lextna0aJwUokzzLKpO+a7KGSdEGK5xa1oHNzR2M6DMLaIu9LpkXNPZj2hdVrw1+SamXXO+ade9M
KDSe1qHQ872qs5YzXN+rK2TZzI3VHcfOx6IizUwiq4FtKzmiF9/ZIpWhB8X/dvc1uXoqWWAXVJcs
0wufbOciiSGwHkGkY5JRqoGVdrY1zUWBWlirf/2Z5QZEUfgIigfy889CaTbVkY8SkoDfY1guhSrz
xXRwHBso7IGkWO5NU3vuSNaCwtVhk2xF7QCcSbeZR72Cs4g6ifjItH7u1mH0um36+E8VsdzqCyE1
DCrwRYowed7ZSqJm0Y9bIG42DCsSJfaiWzDCDsjslmmgLD2qBt6wC4+GwuJtInueEriILcMmdoJ0
6pWg7wNmeQlNykiQic3B5T5koAaWgRycVpA36Tl8tsWW1R1S5KDEAqnoeQIHTcNT6Myi6uXhJ9Sl
h4mkZSatrIRjykG92kH6REZvWkvuyu4nLKqykxgG9eGafu2ob9OjlQe60yZUNfZCeoF5I9zoQhQS
jqsdlgzgl1pAlDl9M7vA0nkXo7ESshgAa9wgmPeMyg1/5lnOb3LeBBJHGfdbG/HLIt5PFxebBh7/
HJr+dLbqqA4hFUJLbJ2W1LxPwkcxtxYgVADH7UXs0K5eB0LNsvm3VxYI0T/D0ckxw8gKlmRZCff9
m15iubHi9Wq38Xsp3wH3xpLgfDA+0zzE/B+SkKtFqkUNZPSLbqBXSVNQsR5UqB7oH5gUn6fKIz6H
/gvdJbaNyL6TODgLCK2BG1yXD/zH5T9pqhSDRf2nO/vpSuxLmgROdKosFVJmnNOFdJw18/p5Dsz/
EktspeH44fCqkSz42286QWiS7NbXQI/SYO+D2krrfF0GOzkzdlBWOrcvmXjEnKyi6IhUAO0dXWFQ
M4Ma6eLbWI4H0B30f3MeBG8H+2ydC7LnlZjjyvWaqv89QBpCcop5W0DxdgVCgcF7Fjh1J8nx/dva
VemzzXJBIsLFj76Bx515rxDORb/MafuX5OwqTyqF6XPLyavTLiEPByf9UmLfEs/RpEzICOxrrtj8
/pwhJZgzBw1ilVtgu3iucWjHqWb+AcN518UavzufCB2MTlEqYUixfdQqngGXyMp5M8Zbq3THg9PE
3s42a/PPfjBXMKj0mQvR0PISwAZ4moTXP3XCsS/aWfUFpybvT3140Aru3OcQTEmB595xKD93MoMV
9b94rRPIYXMSAWGZ40Z/jkT77xwAA5ERTM99P/GZKp4YYBpNJaijy2Z/YU4MnB2U30biS4KzyKJ1
XQvS9xrTwz0Tutp6OwB9Wd046DIuoC1nI6ii1Md3AYerL/o+og9IcF4Bo+/froDFS3RDgDgbLoCo
o28FseWHFIwuCnRI/sbvmF4FADlWPa7Cy+QYUJmppMBpOMNoQmZgoypHGNArdqWFqUXzsWHhacop
rk+TiUEJqM1FHmH4sMyjhJrFB9Xdc2g4dp8WLn686S/zoZbnF7Piw7sLPQPWC9ZSKUiV1txivVbz
C8c/0KDSfL3CX+3I+nVBnWDBR4VbDfN9krIYdTUle8+4J+CYILyc1Y/g+Wn4YwAxb2dRCHfVb07A
G8RrK/s7V/fxLPmDsRjD1GpDu+uKd10cfCFgE2RRRyS1f4hVCPilTDin7Ad5aQ0wubPZRS14SUDu
REmVRYw19/BiabSD+w2pvUvG5vIOkHIjZhFA36LO5ySQ+/Uuu6hG8yrohsF6hXrpuqdgQrzPw92l
xFYuqmpc9extPFXt7ceBicQ+bdOhsCwCO4n8P2zPpR+fyiV6cLYn5RpdBoveOTYg3bAZUdHVBMLC
A7gGmfyc8DPCrGDitW1hFWOsNRSaX+UcI/FrUEJiiZm6uPVM+cACnLhe/esqYUP/V3gQaTaEmqx8
vmhEbmhBTbdSF0n9A+olTw2J6PO/ZUL1bIK+2nu/4xnigIh9KUOfxrRV20skDVgVzElDEc/6+MiN
v70jzMpmyngGsSV5ooE3SXsUNtnNzmztuvRRuekfmY2eux1mHOgnUKN+PXrL4LdZRjodNBRoRFn8
tKJmm7A0VUeE9v0EnGLxPbyVM4+rndwSiopSSnJn9L9oRF1SPK8kW7cYH70AgtuGgonci2V5+5nM
5gEeWaa6eAUjNV4OdhgUD/o3t7GM1lIOMim4xNo7sEYED1ZDbdozMT4BpAoROXACkajgr9jyCtHB
h8Z5SDuyYzdpF+RXvLEXahD1EKADTYDaT5dU6pyPc3+MaHdafR0LiRFDGZQnbqxO4XHU6wp+wvAx
bOyh4lY+AWz+z25uH7IYXaG8uhZGOH4Le3zd2uUKZTaroRxPDob6XeYE9NxEbHr1xzh27AfKkAy6
+X7eJF8UuThCu3Q0FP3ybRTdm89hRd0jqWo4oH3xad/+p5fYEoRB933ffdUcEmqOZB5/EXkH8sZZ
AguPlPIUtcfDveib6T3YcVXaG8idWUchH30909WJT0JUMfBAajs55iHm1t9EKhFn5l7hzasKWflO
dkRq8yxzS2k2CFabMqX4w02g+1llB7KpNxNj9yOojao0cbietSw3FkpRkjJrEtYgjzTn5TAvqUi+
rGgUHVvAu3J5L2WoIUvou/Sv9KJffDliABE4tr10x+cOGpJbfqf4Rnohyf8KR33KwFZin+R6Q7mh
yfS2K+L08LhpV14GqTkeL/Xa906aJbDb96p9/G2Z3F5VZUR8kZKpB7IyBb5NYtIP9w3s0vy4hzHg
EFOCDMsuwwQcSvsiW+m1vMiOkDnuSYXnJ4dyRWHCcUe7Rolx9KYujptJGLWy2cQ4lr6M5YZOX+f8
zWDR5kbqfm+E3sancR1cUwbWn1GfgOKs87pjIpoVS5uVtZ2xywr546hDUSyA3DN0yVkrkbeG9ItQ
KzNe2BmZ2XQj7+SD5mJxGylfBWBk2o8CYEP3ISjKTh1Wc/rLvW2c7e/WPaE6xYS3v+w+p1TIDbZ7
GkSXXn+6yC9SBoUgAv8zGEA9c0gIIPb7158H+cwlimU3e/A8MA1hLjHuYsam54fLCnd4ukGEnwTL
Bva04KVWHwco6xEBWP1P0aIYP0UvXjeCRxHMmwmqzIZfoGnTnevn1HyksWp14XtsdFBtRdYFUZbh
ZrLBxyQwEU3Tp2dm9AV4boOl1ckzIoBX0R7jD2v8zNHb7s4zQ5ZICJmBzhjtjOZrX/YYnBKxfWO2
ymratWUyGJ2K/MTJ6YXXi70P0PjZphcsElvSamo9wrTnaIRWyKMAyWrAvEb2t9GCYgm+wP8sL2wD
sL9g3GMV7McXyirAdJbcWmR5O3luxBf7M40YOv3fLJbFBK0LjgD161ym91Tr4QwvqmELkQ/+gheY
CyN8Q+ESMa2JOB2Ut41Cz9wXDZlMW81mRzA5/oolJ0jd3e4mpWTP7ehQ244wIcDXtgFdrbt1uRBL
AcZTIMeXHv77TCZj0pQxV9Pt7tm8MH3Af1m32vB+mMTd3snjruSsKONhkiY7QK5AqBGh65hlU5te
isEWLUGw9FJj+/RGvPhNgN6j84pyU1Yzt1xh6RPpJAepoQQjnotB+s3nLPG0ySuoZq3THgkHobLm
kksp+n/iDEOPq4dV78HFE0N9YLy8kbwyPj0djMcnw3VA2mFa+YYUNPtRLXq1ETplGJwXKcjF+arT
HxuTc/Ng6qc5BaezYZKvbaCJZGSSDFkPWwk29KlBzZYt90k/101aTjGVDIpfQmL5Cj2OFUL0dGZZ
RvEZcrOgsac1YBmDPUapq351FmU+dk2DZQvjZsUMeSTofd9Z/1d1og50AlAc40VyGAA28b7n0RpZ
PqlPmD/iuBEJo6oVHcK8USCqncMTWHmK7xCiBlu4mAFqxcKA2wUaKNWOYKlPoWjCRIQhKkzovlRR
7frfeFlkeMBSAKIgKNW/Isvus2FGAippOFEh2ohPJr3oT7cy2bcTEUOr84eY0WGTtFEfKIshh+Bk
uvYK4qxbH+IRfN4jmvfCpnUa3PaYCsdRXqoAg1tio2W3ttZU/tBMDrIvODjzgCuX3O7WqkgzCM8k
gu6In49CD5gyKKGDANw3jeSaNZgN8GM8eGgbGeithOyfQGBxbLmxfkvQOEDo7S/yN6ecCuvEtNnw
ABgiUqjJKIa5MhUlzeJw+PJIF1iU6LtdE4BJi520kEJUOoClj0XbrfuW57dIczKyqcXbHopI49w1
M3AO2JMO7kQS3SJ46i+0BgS2AyCZR+6R1sOgzs//8fNrkbcAIgxf1k6tIjHe0B4EfnPpCaqnQtXG
FBJlXPKxSDghJ36WrKi8mj59rqYT/T6lJ3t8zcLejyu1W3e002kFl8jQ6GSfZcw1m81GP+CFfnoa
J0ksAWinFEJ+NElhJaTgfYjYdNaDDtGcW0GNd7eNWwsvbvB2LCERL+ghEv2LvL0qIN/P5XlFAjST
MVlfEkmVbmdhjzof675/51D7Ug02APLHeFHcYuYLiDZY3gsVJVbWl/eAWt3SlnpiZcal117u88aB
0g8KfF2vGNuJ/q1MU6pPT+zuYK3LZdxx8+iXAt+Iq8OCh66P8PxPceqncdudsHENfUrgJ6wWUFgS
0RVj83LPvlVzgV6V9zU8V4fzocHv9UtAyP50NEjy2HFMxMUT+KM2nVzKPp5OZpfIGfw+azrqv6cd
zCc0BTRUtLZhBux3Jc5qevzPg2fcLq6fcPFkMrLDefuNPAF/bGXNw0K66cSqdwGspXfkYG4IMlWO
XeVqwodFcCzFgwuFxpGpJEGqlkXroyt4nle260o7JCMeO/iokjdt188GOa1NGvThBU8L+XCz4VGK
9O7nHI/Axncn3WES6lVYTmcfsGL2Ak/hmC2vzul8btreU6vi6WD2F5k5nj86/gaFaY+UzlYqs+se
LboGtBhEvj8uS4lzxSnD2zGebNkezZ6ictFCPXWyzUI34b7USbeQoQewChQFvXJAdwV0LFVYPwPI
8WkFd5p3QgdI+3imxvCWYB031WTzUd+9QwB8TRmt05htMKvHs+GjO7uOZRODCtq2xyOWAUmqW8TH
/hMUWoBZN2q3183eO5edoTphbygkwpVEOvb/aqTZd/jp0Yf6YTh4cA82jawoLvqwszbQBS7co3sH
GO70yUfl0dY3mfTSqzx3J3W8Z6+6+lD7BpxOVYSIvbT80BOxeyNs2boaSFOeg5ZJBsW3lJCpYtDi
gal76ndeNWjw9ggAUAZGbmCfGvya1oTtrzcCn09Zf+AFF69s/LTbXYEtadwQRx23OzqI36vhOa/U
jBR3KUUtn0lgM8TMQbc+XWM91ILyMuakgNRjgo7iM0k8UdiW0ZpGvuje1K2HPUYzXlrwi0Qk/TPA
g+0yFqDgdLReJMU5HieC2zrdN1Mygm51D41EKxguSzIbCgLfe1sEeSVN4baRqN+7yLfPpfBGwRbx
ZsvXl+PieAyQw/uzQF/LCnZywy0ZKphnPVvRABBuSByvkFJfzD/A5R+nDVs2Dg7JdYegteBViZia
RRFdbRk1lgxqeDTaevcUENERDSiQfb6nqWvDqa/raJOl1vIDeupWLqFHP7CaLW6M1mVcO8ap5AE5
1qzcQqmCKJw9g9dIiesilMkK+vOcmNd/KQxcWd/BzsjPki0CqeXiHnwQ0tzLwXraAmywYv3qZc58
bGAZ12C2pK5xVD6gw75jziZG7DzROpu9b3LuIW8ytDnTRdQhfkKuusOmlP9NPhGZ0zHMCDSWRBcP
J+GaqDrChFhkcNMOZJYWVXmo0TQRkeVKlo1Lc1r1SrrGVIfGiLrPHFjd7sV+SAY/1sfM2dZ5uiN8
3pupp8miMw31cakEQfUctUO1b12dfNXf9M5EHH5QKIrilhM9wi3+sI9iCwxfgjvn94qOxc1+8V9u
qOrnlGPrrnkRJewhyiEzcf4tK/kuTblF2spaQaoWmr9HLYRFOY/Barf5nqY55aIOXgoY6mnhOhpF
G2w7t+MOq5sg60li8yQdx4PLLcG/mfV+OWUNjB6rxk26f2LQNKzK5S3AwyXWQj7nDxF+vLFtDxo9
Z9IFo1LuxTbcPrSs1UymRvTvvqY9QIRKfTHdW0Y4BvXGhPlhiqrSZgi2lZGpVDHCPEC12C4yT2+K
0BjJ66WfmKgtxlInu1Lj5xqEP3r+WipS1NFQQPr+34H2/a+IyWg04v0zZoXt50BkYtfuPWOIJ8vj
IcsmffVo0Jrco24K2j/+G8lgjvOSYnTQVXw/yevkBVt541UIKwsa03fCG3rzEqxKX9HBpkgWsd/g
xpxrn52GbZSl8XeO3a9UcPYnlFrWN9zWgazQrkutSrIQ1i6+bBhhu8hhvFtXMP/P0X86Szov3R+H
WKHnCBseIV5kjNsuExqSMgBA2yGzVBMCZBm9mjl9RYxazkHL3Ap/PrFmdBcW6tXTp6ZLarqvH+qH
DDEopJHLly0pxpGdDG2D4J1yePFvhxnLSSBEsVAT9T34R624yxIpTTKkxPhZ4tIYp9ciJViIUDVm
qTGq1V5I/KQ2oB8QGEcnamORbf6RdVSAPWGDTsptJCABaSH6pMfwuLa9+RsBZpReJ216cSVz5R1u
8GTUgo+FAkaQG2LufNqEYSq4SiFU5LftnNIXpOmIs+aJuqmJPX5T4jf+1w8sJep21iyg0KLQz1S7
0+Nb2UN1AZSZs6ZTVZCRnLmwVJgJsNFSZWDndTd1GInYnXYnVHa+au7AFZZ/3bWB2o3AhzyvZ/0t
ggvwRUrw6xvcGB02pvJvhmBOxhGAwOFa+vmZZ6SlVdD8sZBvEl2eSIJ9JgCf+M9ETx/pioDM9ls5
9VT5LK6WYztWBOkE64RstxKz6ixnyXGOdyoDMRUHKaWVU/hDTv3/k2DJsBJTOPRfDpWZxG904Jel
r0OtXNzLi+TzEsctN5hE4Ez/9DfNwEcGdAKuT3C+ANJ4K5wRD0zkYNtRnL+G//NBRfEIV1bqCGgp
HYW2AnZ5GkV4MWvwTiWg6JTMSUdeZneVbJcT29jTJ51KZOJaM5+l7j3dr0qv2yJ6Ni1vveHdwlZ9
zfttWGOhlDIhvDZFgVuHYFHxIX4/EeBe5vhWqneX2PaJinVwfDuFoTgCaCOL7UFujlm235YJ+CsC
Z5WqNi+i0wwj2uq+ae7HluTSr1BHN2z2g8TX0n8okvbDy3yGwrGQLGoEoRAdH2kgD/55pfvsadIQ
KzYxJ1lQ5J4pAtZzeS36PKn6mswvMnUSVvh0CXivPguqzk7r9bLdCJqchdhpyEdcwQAyvfBGNqiH
zCglNIZ+vqAAuvmoKCrXWj6h4DebL+NCbkf2BocAucrxawxQ89C3RRWiwAbB0WqMRcy1HwJ8kz0q
xrsRVJZWdo1FPjdnm87i+ucQdi5+bBfCu89Q3VyPG5VK0Z/tCydA2++SWbh8MGiNfEsNMaJ2X+Yn
2QwZTjLkgsx7/zGXtY08YtIjRy/jJ+L5iEM9SkL5SWUWkPMy3bhP24zePLAhhGMNyXumrEbtwfuJ
m+b8ydmAr1nD70DF5lsy564brEUUKrGEyyXSxWnvTvltmSSZ8pp9KJfzkKFfqycehUu/EbOt9mMA
7ZlOPVdJ8fs8/ckAtowGQKJqVFVhrYG1/3FrDCEV6hUJ1P7HoqdU8eE10LZVvExAq22cChn7Tplc
fV2HQf1bC/cp0VGDn+Vd9tRz/jHi0dBw17PyFbGMQpeJVe03rkC35rm3pCMIA571TCOVViM3NkHX
gt/IFhA/p66fYSxFVt9Q/L5pjvRgK0yUsclVWOAWpU3dvioiXMylMzxbOLOBdDDDHyYnzQTh1I5i
3iBGQlE4wXgetcVoRiaLi5DfTX7eE1k+/cpr2XK8JjYjMZmqYZgDNHFQnmkOfUB9T6Jo0GS0r53H
1LdVGTHRIOiHBpSeLj1YDbZQhcTkRQryiVvaWhYRdcCSSZOyqcHTOXDwj648Q4SF/Ae4O/hbnjKJ
KhgR/x/Uz1ANs9YZdeqFj3QQSMJILW4+i8r+vWnt4ByF1FKtTtriip98EbPWytrkLKhAH72PSEwG
vGqDBGuGpjqYh/sqk7R0WSg/u6dxZhFB6tnplZTClIhBkl2Y2/N4v+KgnXqRGplymPByqJ7F0R4Z
vAtatu/92klMbUYpFR96QpKzbx/PfkOXH6bLT/Z35KF8xZTR1wvq5xWsGuO421LGPkvtvce58ySb
I6HlXXZHWb21sXY+MqxqQtvyAw41073TnIXinz/0jC+hW2r7rhnktM3k1UOvkxeP9DU//YDCI3Sv
8X7YAMCDiTBsLd+MRdZeWEi8MZrMsf7UeUMVpdBnEH5GxFFtAkesewklZIMPKxcSlx3Cw0fzUI8S
lNR8ST7mVCevRZ19lDyF0M3gwRVI5KtkfuMSHUUT2lKnzkW+6JtFmv4qPbBGNxsscLHOY9hrIQ/e
IcN+K//4SArLbLOZvPLMHzuYLn9ATrJU8+/KtRHgkT4a0Y0m7kJU/vzeeGRrsEGEj1Jgw+wmrP6h
ewc4GX4MSQ//bm/PPqCe3g8fUHumwYNA4ewW//mdcVm/6xBkoRXQHOXSJl9U4xOa92jPiKXCwqZI
XmcllOp3ImwBn5DO94d9X+IrSiMIM0UswNljTotTrFqGUod+mkuZTPvKpHKMjOigLyv1QcNqNz9h
3OD7VXzKpipGjUHcdq8BTC9lvbIljsHN7OPVkR0LsSoQwp9CX4VyS6lLO6fvnlxe2hfA3CHsR1kW
mXe7I8zeFMnlZqMShcRU3qb/2b3YkxWwwD0ydWtEwsMNMAQl4ZRQsWb+jSbrM5EhTXCEo/MWzwCb
UwaReCVhTdjdyu9OcS80ZurRhUPT5A0GSE7UBS6B4a8KynpNk742a6r/SdEyV0kRnC2TUmj+dF1e
6/K/HRCvMP2XbyFZtucHyh6Y9ddRrIFyy2hF9MlJvsO2Y3BB9qTZRHB7DtCliblB52q4EpOj96gL
7TZelkl062reTP4RPekvaGarHhqIZFuR+bQc1d+GxPqe0CuQ5X5WN09A50viuSPOnEetk+7Ayqv4
+/M4k+B1FSiKIm/AZKRkU6ig+kCi2WFh1VmYKur1XT/QAAJ2Xduh5gGoqQQHLvYmAr5cccuvkEmP
FoMtBTEdnwsu+v3QuzI7cpPwrjOA19ogubxcLyb2qdt9gYoDKZRlpOMxKKNzWu7SYr7BmEVl5uL8
a0FiVRNU2dV+FvFNeOfeaokQ3wXt1vf6gy4ebAVkl3sUkODIWMmOo6e4sO8YS8eZ2llsQMw+nrNh
F+D65Ha+wbS9nmQFU1L4KHgHfDUSF/ALuNaBE4jDFQzrIWme/ZdBhP5uU+/AfmziIcX3yMi8Pqde
3UeHfysfYsmelmnnp1jA+whwsp7MFeW/M4cJNdLU6GqovlCAx7KFAqFJ2v0aQCxJWoAxFYglHCHj
HY1Oq7ClWCkBnAyDxpbjd9j/6pPh+ruO948sxQ6SWiZlhMwChe6c9TYJemzBnvgMYkwwcgnm/n5s
G4T5ejWrnYO0hlX3xz7SNJPIDFNobtDqNdSrsgtIch8baVuj+qRZJ0njU5Avimf4lRaVeDgAWYTT
4CimoTgKf9TRW7bdyFvkeX8KBdZX37jMp/QvU1MqsRFL+h9sgdc1pxbS+RPsD1PvKstvJpYHwJN9
PfDLJJfHONEtCiwibJlXrScOcmoajz9X7spAEoMeBRjisgEVsgxYXW4tt0d6K87cUnnOaxR5ZfRT
0huHm3m8FVK2TBEGTJp0W5wfkq7shjXJQ1KzKg1US+mNb8FtpSOdFkKAi5CgYbleQ7j3mRlWa49S
FGGF36ET1qZ8TuGvcW/yLM+S/n5/rd2nRwP7xJlerONXhb325iT+wc2TnQWm//12fCOZp7L5MiNw
x931FVxAicOlL8PT+MXUrk11UJ5Ssfa4LE15pgIZSh5dOvVHpizyLChf7zb5bwXRclBNKrAo0LgK
1c4mWM9mftqcXf9sNypw+nHOCwCbRnI1EqLcj7osI/OjZ+Eitl1EIMWtoaI8qtryvocGS3hTVL8C
QJ5I6mzaCU2ffVwpZ1CGaVgqeX6ALdF39aS6Ua8cbiIEfgwTSMospgAlgYZ68e5jjFH1ruyHcaPm
vte12j4hmwWrDLiWRTCk6Huuq/ncKQcMDjlguuZHSozwo/gjLw3UIsrEuFxUt6Pn0SmaGSUpPUXn
OXLKJjTYO3xK/qwCa6MJ/iDQhEhsH6vqnJdYxDsxNHmU841sr6axjiwRgKlsJmILXAqIkVXFQzUU
SI521eRaUSaydaw5om4dKBzb5TWUcL5DIzbWOB6Tb1r46fy3Rm+NvJ6qFmpSjKzlj/9JEZfH+luW
FxRyh4r9wnUHahVA6/ue5PbCeI0vgCoRYNlSk5wkQ/wT7C36czsWM/QBbv+6YeJQl6+4KLVj46oH
2Kj3dR80SnT5g5l3iyDraAV33RBPlTDvMWg7Ys6k8/yOitQLZKkk9Uo+rUZU8KWQOYHpUB0cRutB
vOlaeHTms6Laki6nVNRaRLKiY/m8iwx1vgoBYkJjhbU5dKome7A4H2YMnZDEwMk13N38ePIW14D/
oeOiAWbYywjv1YZfJdBYO4u/zvxkt5eAsKMRP6zaKtjHqa1C23p4lmG+1cEKcUPrbavBn1Qyaf5I
YFFNFC1AswwCdFJgUPclgVOhMtBJ/cKuQ8W1l0dDmlWkKKYbAUUHXSFqzmGq/QVCx/o5TKwdaQWv
+BntCbe/MKacvbG+4D6BZ5i4tFO9H+EfHoU6tCqKQwTH7x9Z2krmT8BjbMEJShNWnMfo7f/Yb4qf
XKLaSKctCDQtZ6xHnekl6sKZAW0ihgoY6oFP01KcNHsQWwCpneJptbXFzNm6RAHlF1IGlXDPgAow
DzfB1fs7bp6KeA+gfqeIibOUefOKVkJ8W44IqruKlcj0Vvpx5hpakXBPEoL/5AAHaa/d5Ajw+qP0
VqgOyjQa2TNJa36k3qICiQSfhLl5QSDhXVeyG8VCD6seqeyS/O681B8YnSEMzX6iJ0rlPIL2eMDg
0mmSVjhWy9c5JwXWaIN5voGhI1n1h7agjltveGUu4ZzJDCnUbWxQPRpYiGp5CATTWE4N6OABb6mg
h4qNsLR2ITsh9fJBLD5pZYAvb1kjXewxSNDRlWb9F+sWLTciCS3PejxhHjg+4E1ryqSSONCNSW59
BMwoD7KZxAbmRrpIDp4ywfItm72LHriiAXatmTI/xdfD3FM5/5NZYgInbIQj1mTKpWJ8Hw8n3yPh
qGXfxyJS5A8SjQDfowwbxf1wgS3Y2yOdUeqjwuqmnrdg8Q+KbvAugigUg2pHzkmPqFgg4lllUZsW
U2DQz4trx5xkMTskQsPwyhYXSdD4JYjnXo79sWoklzbU0xV5rycYZi/mWkoY2gN5vMJaUEpP9FEz
WROqOgXXG5wHtO/NGUGA4ZtnIy9Jx6OTnsioHuNiI068MNtE4Tfx6dRQGX3R8s/OjgegREi0rpvF
ygulX0mb0RSs5soc249MhjlQ7qy1vSnXd8UcC8ZLAiUg3gNS6vPS2Fb0JfqFZzTIshKPvcM8d1/j
HkvOf+2lrzeYeD+KEa28h569Bi5dJRffbkcf6JYd1aK4/G2hmW4GFhqRCEIhvVUlthEjaeDwVahE
yHPnWFMLbL0GNJtZofp55b02uc9F3TWGwzmHCybwDugbUrmDLJB+AmqLUkN+icn/fSuu49wcmew8
9ksvoMf+iFqKUxrJuKrWZiI/J6ccQCDl6Q5O0+B1yTJCrKFcV8jYG5KBDQDvvoMkPzbkC9ju5RTZ
hHsahb3FhJGroq1g4jKSa91VWaY7FpmZomIGKs0ULiv/1x5O7eL5LMu7b8YOomfjkUYUotvK7b+X
X9IfrPd0OVJFZu+9ItCjMIcWQR2ztWoHg2Tk9czdwpkeGc/uuDsz77Y/yLLwcRX3XC3tivj1e+2q
qLY2Jj0l2pr8+FiK68OlwLfFsX/c0DGEhA1oZJPKFL8lWYj74PrxOIKASLsWiXE2amIuaG4LVIf+
qLqQENbRC/MpNzqZIkbcaL8/QpgDOQkrZaUij7KtzsZTDrktJFifHKhD+FspYskvUPIRmYLPHR05
kYBaZv1AG265LK/RvbloBtLdWGWcftUPjyzCmD3GpDlZfbxISiRU0lOhU2udG9jxi96cztNdoyjd
tKV+WyWkCvnBAu2JJAN58/sT2Zfa8JGmJPmG39ThqB3eSgl1ZROsbxIYgFqlS1LcuAYSoQVFXwab
+b9eDCSCTY9Dgp2zCB/YAAoTEjGadsouyOEuzPmGRYjtKsf+En6cuo/alMlfkyAWHql7dwapHY4o
Xfx6eODEU83EUuO4WtSwUBt74VZ8oPA9EW0ojuIuM0jm97Vspu8sDufNevNRGAvcLFq7VAGKQBPd
4581+snYFkhXnvyl79m7QCXim8m94oF0B92xcnHuj1FGFS6n1d7f+ND6GNF9dapX1zBq9AvLOMp2
NTCp
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work : entity is "fifo_32,fifo_generator_v12_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work : entity is "fifo_generator_v12_0,Vivado 2015.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_32,fifo_generator_v12_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ : entity is "fifo_generator_v12_0,Vivado 2015.2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full : entity is "fifo_32_prog_full,fifo_generator_v12_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full : entity is "fifo_generator_v12_0,Vivado 2015.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 50;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 49;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full_fifo_generator_v12_0
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(5 downto 0) => NLW_U0_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => prog_full,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_full : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16 is
  signal \^empty_fwft_i_reg\ : STD_LOGIC;
  signal not_valid_sig : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 32;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 31;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 128;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 7;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
begin
  empty_fwft_i_reg <= \^empty_fwft_i_reg\;
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(5 downto 0) => NLW_U0_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => not_valid_sig,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(6 downto 0) => B"0000000",
      prog_empty_thresh_assert(6 downto 0) => B"0000000",
      prog_empty_thresh_negate(6 downto 0) => B"0000000",
      prog_full => prog_full,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => fclk0,
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => \^empty_fwft_i_reg\,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => \syncstages_ff_reg[0]\,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => fclk1,
      wr_data_count(5 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
U0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ready,
      I1 => not_valid_sig,
      O => \^empty_fwft_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_rd_en_OBUF : out STD_LOGIC;
    dram_rd_flush_OBUF : out STD_LOGIC;
    dram_rd_valid : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    rd_en_IBUF : in STD_LOGIC;
    rst : in STD_LOGIC;
    stall_IBUF : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid_OBUF : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \size[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd is
  signal U_DONE_COUNT_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal U_HANDSHAKE_n_6 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_1 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal done_s : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal empty : STD_LOGIC;
  signal got_it_tg_ff : STD_LOGIC;
  signal got_it_tg_sync : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal prog_full : STD_LOGIC;
  signal rd_en0_in : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \start_addr_s[14]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal update_count0 : STD_LOGIC;
  signal NLW_U_FIFO_full_UNCONNECTED : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
begin
U_AG_SI: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_addr_OBUF(14 downto 0) => dram_rd_addr_OBUF(14 downto 0),
      state => state,
      take_it_tg_ff_reg => U_HANDSHAKE_n_2,
      take_it_tg_ff_reg_0 => U_HANDSHAKE_n_6
    );
U_DONE_COUNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_rd_ram1.edn\
     port map (
      CO(0) => done_s,
      Q(15 downto 0) => size_s(15 downto 0),
      busy => busy,
      clear_IBUF => clear_IBUF,
      done_OBUF => done_OBUF,
      go_IBUF => go_IBUF,
      handshake_go_reg => U_DONE_COUNT_n_1,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      state_reg(1 downto 0) => \state_reg_n_0_\(1 downto 0),
      update_count0 => update_count0,
      user_clk => user_clk
    );
U_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_prog_full
     port map (
      din(31 downto 0) => dram_rd_data(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => NLW_U_FIFO_full_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => user_clk,
      rd_en => rd_en0_in,
      rst => U_WIDTH_FIFO_n_1,
      wr_clk => dram_clk_IBUF_BUFG,
      wr_en => dram_rd_valid
    );
U_HANDSHAKE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      addr_current_reg(0) => U_HANDSHAKE_n_2,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_5,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_ready_IBUF => dram_ready_IBUF,
      go_IBUF => go_IBUF,
      got_it_tg_ff => got_it_tg_ff,
      got_it_tg_sync => got_it_tg_sync,
      handshake_go => handshake_go,
      prog_full => prog_full,
      stall_IBUF => stall_IBUF,
      state => state,
      state_reg(1 downto 0) => \state_reg_n_0_\(1 downto 0),
      state_reg_0 => U_HANDSHAKE_n_6,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_rd_ram1.edn\
     port map (
      AR(0) => U_WIDTH_FIFO_n_1,
      CO(0) => done_s,
      Q(31 downto 0) => Q(31 downto 0),
      clear_IBUF => clear_IBUF,
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      rd_en0_in => rd_en0_in,
      rd_en_IBUF => rd_en_IBUF,
      rst => rst,
      update_count0 => update_count0,
      user_clk => user_clk,
      valid_OBUF => valid_OBUF
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_5,
      PRE => rst,
      Q => busy
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_DONE_COUNT_n_1,
      Q => handshake_go
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(15),
      Q => size_s(15)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => \size[15]\(9),
      Q => size_s(9)
    );
\start_addr_s[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => go_IBUF,
      I1 => \state_reg_n_0_\(0),
      I2 => \state_reg_n_0_\(1),
      O => \start_addr_s[14]_i_1_n_0\
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \start_addr_s[14]_i_1_n_0\,
      CLR => rst,
      D => D(9),
      Q => start_addr_s(9)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3AAC3FFC300"
    )
        port map (
      I0 => done_s,
      I1 => got_it_tg_ff,
      I2 => got_it_tg_sync,
      I3 => \state_reg_n_0_\(0),
      I4 => go_IBUF,
      I5 => \state_reg_n_0_\(1),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => got_it_tg_ff,
      I1 => got_it_tg_sync,
      I2 => \state_reg_n_0_\(0),
      I3 => \state_reg_n_0_\(1),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \size[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \start_addr[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work is
  signal U_HANDSHAKE_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_3 : STD_LOGIC;
  signal U_HANDSHAKE_n_4 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_0 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_1 : STD_LOGIC;
  signal U_WIDTH_FIFO_n_2 : STD_LOGIC;
  signal actually_empty : STD_LOGIC;
  signal actually_empty_i_1_n_0 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_s : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal empty_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[2]_i_1_n_0\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal rd_en : STD_LOGIC;
  signal rst0_out : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \size_s[16]_i_1_n_0\ : STD_LOGIC;
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_0 : STD_LOGIC;
  signal wr_en2_out : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of actually_empty_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \empty_count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[2]_i_1\ : label is "soft_lutpair12";
begin
U_AG_SO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work
     port map (
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      output_reg(0) => U_HANDSHAKE_n_1,
      \output_reg[0]_0\ => U_HANDSHAKE_n_5,
      rst0_out => rst0_out,
      state => state_0
    );
U_DONE_COUNT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work
     port map (
      CO(0) => done_s,
      Q(16 downto 0) => size_s(16 downto 0),
      clear_IBUF => clear_IBUF,
      \count_reg[0]_0\ => U_WIDTH_FIFO_n_2,
      rst => rst,
      user_clk => user_clk
    );
U_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dram_wr_data(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => dram_clk_IBUF_BUFG,
      rd_en => rd_en,
      rst => rst0_out,
      wr_clk => user_clk,
      wr_en => wr_en2_out
    );
U_FIFO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => empty,
      O => rd_en
    );
U_HANDSHAKE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work
     port map (
      CO(0) => done_s,
      actually_empty => actually_empty,
      addr_current_reg(0) => U_HANDSHAKE_n_1,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_4,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      go_IBUF => go_IBUF,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_0 => state_0,
      state_reg(1) => U_HANDSHAKE_n_3,
      state_reg(0) => U_HANDSHAKE_n_2,
      state_reg_0 => U_HANDSHAKE_n_5,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work
     port map (
      AR(0) => rst0_out,
      CO(0) => done_s,
      D(15 downto 0) => D(15 downto 0),
      Q(1) => U_WIDTH_FIFO_n_0,
      Q(0) => U_WIDTH_FIFO_n_1,
      clear_IBUF => clear_IBUF,
      count_reg(16) => U_WIDTH_FIFO_n_2,
      din(31 downto 0) => din(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
actually_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => empty_count(2),
      I1 => empty_count(1),
      I2 => empty_count(0),
      O => actually_empty_i_1_n_0
    );
actually_empty_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => actually_empty_i_1_n_0,
      Q => actually_empty
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_4,
      PRE => rst,
      Q => busy
    );
done_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => done_s,
      I1 => actually_empty,
      I2 => busy,
      I3 => dram_wr_pending_IBUF,
      I4 => go_IBUF,
      O => done_OBUF
    );
\empty_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      I4 => empty_count(2),
      O => \empty_count[0]_i_1_n_0\
    );
\empty_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      O => \empty_count[1]_i_1_n_0\
    );
\empty_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111000"
    )
        port map (
      I0 => U_WIDTH_FIFO_n_1,
      I1 => U_WIDTH_FIFO_n_0,
      I2 => empty_count(0),
      I3 => empty_count(1),
      I4 => empty_count(2),
      O => \empty_count[2]_i_1_n_0\
    );
\empty_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[0]_i_1_n_0\,
      Q => empty_count(0)
    );
\empty_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[1]_i_1_n_0\,
      Q => empty_count(1)
    );
\empty_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[2]_i_1_n_0\,
      Q => empty_count(2)
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \size_s[16]_i_1_n_0\,
      Q => handshake_go
    );
\size_s[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(0),
      I1 => go_IBUF,
      I2 => state(1),
      O => \size_s[16]_i_1_n_0\
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(15),
      Q => size_s(15)
    );
\size_s_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(16),
      Q => size_s(16)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \size[16]\(9),
      Q => size_s(9)
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[16]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(9),
      Q => start_addr_s(9)
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_2,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_3,
      Q => state(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work_file_dram_wr_ram0.edn\ is
  port (
    clear_IBUF : in STD_LOGIC;
    done_OBUF : out STD_LOGIC;
    dram_clk_IBUF_BUFG : in STD_LOGIC;
    dram_ready_IBUF : in STD_LOGIC;
    dram_wr_en_OBUF : out STD_LOGIC;
    dram_wr_pending_IBUF : in STD_LOGIC;
    go_IBUF : in STD_LOGIC;
    ready_OBUF : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en_IBUF : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_wr_addr_OBUF : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \start_addr[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work_file_dram_wr_ram0.edn\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work_file_dram_wr_ram0.edn\ is
  signal U_DONE_COUNT_n_0 : STD_LOGIC;
  signal U_HANDSHAKE_n_1 : STD_LOGIC;
  signal U_HANDSHAKE_n_2 : STD_LOGIC;
  signal U_HANDSHAKE_n_3 : STD_LOGIC;
  signal U_HANDSHAKE_n_4 : STD_LOGIC;
  signal U_HANDSHAKE_n_5 : STD_LOGIC;
  signal \U_SHRINK.U_SHRINK_FIFO/count\ : STD_LOGIC;
  signal actually_empty : STD_LOGIC;
  signal actually_empty_i_1_n_0 : STD_LOGIC;
  signal busy : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_s : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal empty_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \empty_count[2]_i_1_n_0\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal handshake_go : STD_LOGIC;
  signal rd_en : STD_LOGIC;
  signal rst0_out : STD_LOGIC;
  signal size_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \size_s[15]_i_1_n_0\ : STD_LOGIC;
  signal start_addr_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_0 : STD_LOGIC;
  signal wr_en2_out : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO : label is "fifo_generator_v12_0,Vivado 2015.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of actually_empty_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \empty_count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \empty_count[2]_i_1\ : label is "soft_lutpair12";
begin
U_AG_SO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn\
     port map (
      Q(14 downto 0) => start_addr_s(14 downto 0),
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      output_reg(0) => U_HANDSHAKE_n_1,
      \output_reg[0]_0\ => U_HANDSHAKE_n_5,
      rst0_out => rst0_out,
      state => state_0
    );
U_DONE_COUNT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_done_counter_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => done_s,
      E(0) => U_DONE_COUNT_n_0,
      Q(15 downto 0) => size_s(15 downto 0),
      actually_empty => actually_empty,
      busy => busy,
      clear_IBUF => clear_IBUF,
      count => \U_SHRINK.U_SHRINK_FIFO/count\,
      done_OBUF => done_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending_IBUF,
      full => full,
      go_IBUF => go_IBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en_IBUF => wr_en_IBUF
    );
U_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_lib_work_file_dram_wr_ram0.edn\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dram_wr_data(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => dram_clk_IBUF_BUFG,
      rd_en => rd_en,
      rst => rst0_out,
      wr_clk => user_clk,
      wr_en => wr_en2_out
    );
U_FIFO_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dram_ready_IBUF,
      I1 => empty,
      O => rd_en
    );
U_HANDSHAKE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_lib_work_file_dram_wr_ram0.edn\
     port map (
      CO(0) => done_s,
      actually_empty => actually_empty,
      addr_current_reg(0) => U_HANDSHAKE_n_1,
      busy => busy,
      busy_reg => U_HANDSHAKE_n_4,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready_IBUF,
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      empty => empty,
      go_IBUF => go_IBUF,
      handshake_go => handshake_go,
      rst0_out => rst0_out,
      state(1 downto 0) => state(1 downto 0),
      state_0 => state_0,
      state_reg(1) => U_HANDSHAKE_n_3,
      state_reg(0) => U_HANDSHAKE_n_2,
      state_reg_0 => U_HANDSHAKE_n_5,
      user_clk => user_clk
    );
U_WIDTH_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_width_change_fifo_lib_work_file_dram_wr_ram0.edn\
     port map (
      AR(0) => rst0_out,
      CO(0) => done_s,
      E(0) => U_DONE_COUNT_n_0,
      Q(31 downto 0) => din(31 downto 0),
      clear_IBUF => clear_IBUF,
      count => \U_SHRINK.U_SHRINK_FIFO/count\,
      data_IBUF(31 downto 0) => data_IBUF(31 downto 0),
      full => full,
      ready_OBUF => ready_OBUF,
      rst => rst,
      user_clk => user_clk,
      wr_en2_out => wr_en2_out,
      wr_en_IBUF => wr_en_IBUF
    );
actually_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => empty_count(2),
      I1 => empty_count(1),
      I2 => empty_count(0),
      O => actually_empty_i_1_n_0
    );
actually_empty_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => actually_empty_i_1_n_0,
      Q => actually_empty
    );
busy_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => U_HANDSHAKE_n_4,
      PRE => rst,
      Q => busy
    );
\empty_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      I3 => empty_count(2),
      O => \empty_count[0]_i_1_n_0\
    );
\empty_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      O => \empty_count[1]_i_1_n_0\
    );
\empty_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \U_SHRINK.U_SHRINK_FIFO/count\,
      I1 => empty_count(0),
      I2 => empty_count(1),
      I3 => empty_count(2),
      O => \empty_count[2]_i_1_n_0\
    );
\empty_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[0]_i_1_n_0\,
      Q => empty_count(0)
    );
\empty_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[1]_i_1_n_0\,
      Q => empty_count(1)
    );
\empty_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \empty_count[2]_i_1_n_0\,
      Q => empty_count(2)
    );
handshake_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => \size_s[15]_i_1_n_0\,
      Q => handshake_go
    );
\size_s[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(1),
      I1 => go_IBUF,
      I2 => state(0),
      O => \size_s[15]_i_1_n_0\
    );
\size_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(0),
      Q => size_s(0)
    );
\size_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(10),
      Q => size_s(10)
    );
\size_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(11),
      Q => size_s(11)
    );
\size_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(12),
      Q => size_s(12)
    );
\size_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(13),
      Q => size_s(13)
    );
\size_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(14),
      Q => size_s(14)
    );
\size_s_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(15),
      Q => size_s(15)
    );
\size_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(1),
      Q => size_s(1)
    );
\size_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(2),
      Q => size_s(2)
    );
\size_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(3),
      Q => size_s(3)
    );
\size_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(4),
      Q => size_s(4)
    );
\size_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(5),
      Q => size_s(5)
    );
\size_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(6),
      Q => size_s(6)
    );
\size_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(7),
      Q => size_s(7)
    );
\size_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(8),
      Q => size_s(8)
    );
\size_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => D(9),
      Q => size_s(9)
    );
\start_addr_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(0),
      Q => start_addr_s(0)
    );
\start_addr_s_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(10),
      Q => start_addr_s(10)
    );
\start_addr_s_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(11),
      Q => start_addr_s(11)
    );
\start_addr_s_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(12),
      Q => start_addr_s(12)
    );
\start_addr_s_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(13),
      Q => start_addr_s(13)
    );
\start_addr_s_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(14),
      Q => start_addr_s(14)
    );
\start_addr_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(1),
      Q => start_addr_s(1)
    );
\start_addr_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(2),
      Q => start_addr_s(2)
    );
\start_addr_s_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(3),
      Q => start_addr_s(3)
    );
\start_addr_s_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(4),
      Q => start_addr_s(4)
    );
\start_addr_s_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(5),
      Q => start_addr_s(5)
    );
\start_addr_s_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(6),
      Q => start_addr_s(6)
    );
\start_addr_s_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(7),
      Q => start_addr_s(7)
    );
\start_addr_s_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(8),
      Q => start_addr_s(8)
    );
\start_addr_s_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \size_s[15]_i_1_n_0\,
      CLR => rst,
      D => \start_addr[14]\(9),
      Q => start_addr_s(9)
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_2,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => rst,
      D => U_HANDSHAKE_n_3,
      Q => state(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16_custom is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_full : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16_custom is
  attribute x_core_info : string;
  attribute x_core_info of U_FIFO_CUSTOM : label is "fifo_generator_v13_2_5,Vivado 2021.1";
begin
U_FIFO_CUSTOM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fclk0 => fclk0,
      fclk1 => fclk1,
      prog_full => prog_full,
      ready => ready,
      \syncstages_ff_reg[0]\ => \syncstages_ff_reg[0]\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram0_custom is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_fwft_i_reg : out STD_LOGIC;
    dram0_rd_flush : out STD_LOGIC;
    dram0_rd_en : out STD_LOGIC;
    rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \output_reg[0]\ : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    ready : in STD_LOGIC;
    go : in STD_LOGIC;
    temp_signal_go_side_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    CLK : in STD_LOGIC;
    \output_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram0_custom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram0_custom is
  signal U_SIZE_REG_n_0 : STD_LOGIC;
  signal U_SIZE_REG_n_1 : STD_LOGIC;
  signal U_SIZE_REG_n_10 : STD_LOGIC;
  signal U_SIZE_REG_n_11 : STD_LOGIC;
  signal U_SIZE_REG_n_12 : STD_LOGIC;
  signal U_SIZE_REG_n_13 : STD_LOGIC;
  signal U_SIZE_REG_n_14 : STD_LOGIC;
  signal U_SIZE_REG_n_15 : STD_LOGIC;
  signal U_SIZE_REG_n_16 : STD_LOGIC;
  signal U_SIZE_REG_n_2 : STD_LOGIC;
  signal U_SIZE_REG_n_3 : STD_LOGIC;
  signal U_SIZE_REG_n_4 : STD_LOGIC;
  signal U_SIZE_REG_n_5 : STD_LOGIC;
  signal U_SIZE_REG_n_6 : STD_LOGIC;
  signal U_SIZE_REG_n_7 : STD_LOGIC;
  signal U_SIZE_REG_n_8 : STD_LOGIC;
  signal U_SIZE_REG_n_9 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_0 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_1 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_10 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_11 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_12 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_13 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_14 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_2 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_3 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_4 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_5 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_6 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_7 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_8 : STD_LOGIC;
  signal U_START_ADDRESS_REG_n_9 : STD_LOGIC;
  signal \^dram0_rd_flush\ : STD_LOGIC;
  signal fifo_prog_full_sig : STD_LOGIC;
begin
  dram0_rd_flush <= \^dram0_rd_flush\;
U_ADDR_GEN: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_gen_custom
     port map (
      \FSM_sequential_state_reg[0]_0\ => dram0_rd_en,
      Q(16) => U_SIZE_REG_n_0,
      Q(15) => U_SIZE_REG_n_1,
      Q(14) => U_SIZE_REG_n_2,
      Q(13) => U_SIZE_REG_n_3,
      Q(12) => U_SIZE_REG_n_4,
      Q(11) => U_SIZE_REG_n_5,
      Q(10) => U_SIZE_REG_n_6,
      Q(9) => U_SIZE_REG_n_7,
      Q(8) => U_SIZE_REG_n_8,
      Q(7) => U_SIZE_REG_n_9,
      Q(6) => U_SIZE_REG_n_10,
      Q(5) => U_SIZE_REG_n_11,
      Q(4) => U_SIZE_REG_n_12,
      Q(3) => U_SIZE_REG_n_13,
      Q(2) => U_SIZE_REG_n_14,
      Q(1) => U_SIZE_REG_n_15,
      Q(0) => U_SIZE_REG_n_16,
      \count_reg[16]_0\ => \output_reg[0]\,
      dram0_rd_flush => \^dram0_rd_flush\,
      fclk1 => fclk1,
      prog_full => fifo_prog_full_sig,
      rd_addr(14 downto 0) => rd_addr(14 downto 0),
      \start_addr_reg_reg[14]_0\(14) => U_START_ADDRESS_REG_n_0,
      \start_addr_reg_reg[14]_0\(13) => U_START_ADDRESS_REG_n_1,
      \start_addr_reg_reg[14]_0\(12) => U_START_ADDRESS_REG_n_2,
      \start_addr_reg_reg[14]_0\(11) => U_START_ADDRESS_REG_n_3,
      \start_addr_reg_reg[14]_0\(10) => U_START_ADDRESS_REG_n_4,
      \start_addr_reg_reg[14]_0\(9) => U_START_ADDRESS_REG_n_5,
      \start_addr_reg_reg[14]_0\(8) => U_START_ADDRESS_REG_n_6,
      \start_addr_reg_reg[14]_0\(7) => U_START_ADDRESS_REG_n_7,
      \start_addr_reg_reg[14]_0\(6) => U_START_ADDRESS_REG_n_8,
      \start_addr_reg_reg[14]_0\(5) => U_START_ADDRESS_REG_n_9,
      \start_addr_reg_reg[14]_0\(4) => U_START_ADDRESS_REG_n_10,
      \start_addr_reg_reg[14]_0\(3) => U_START_ADDRESS_REG_n_11,
      \start_addr_reg_reg[14]_0\(2) => U_START_ADDRESS_REG_n_12,
      \start_addr_reg_reg[14]_0\(1) => U_START_ADDRESS_REG_n_13,
      \start_addr_reg_reg[14]_0\(0) => U_START_ADDRESS_REG_n_14
    );
U_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32_to_16_custom
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fclk0 => fclk0,
      fclk1 => fclk1,
      prog_full => fifo_prog_full_sig,
      ready => ready,
      \syncstages_ff_reg[0]\ => \output_reg[0]\,
      wr_en => wr_en
    );
U_HANDSHAKE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_handshake_custom
     port map (
      dram0_rd_flush => \^dram0_rd_flush\,
      fclk0 => fclk0,
      fclk1 => fclk1,
      go => go,
      rcv_reg_0 => \output_reg[0]\,
      temp_signal_go_side_reg_0 => temp_signal_go_side_reg
    );
U_SIZE_REG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom
     port map (
      CLK => CLK,
      Q(16) => U_SIZE_REG_n_0,
      Q(15) => U_SIZE_REG_n_1,
      Q(14) => U_SIZE_REG_n_2,
      Q(13) => U_SIZE_REG_n_3,
      Q(12) => U_SIZE_REG_n_4,
      Q(11) => U_SIZE_REG_n_5,
      Q(10) => U_SIZE_REG_n_6,
      Q(9) => U_SIZE_REG_n_7,
      Q(8) => U_SIZE_REG_n_8,
      Q(7) => U_SIZE_REG_n_9,
      Q(6) => U_SIZE_REG_n_10,
      Q(5) => U_SIZE_REG_n_11,
      Q(4) => U_SIZE_REG_n_12,
      Q(3) => U_SIZE_REG_n_13,
      Q(2) => U_SIZE_REG_n_14,
      Q(1) => U_SIZE_REG_n_15,
      Q(0) => U_SIZE_REG_n_16,
      \output_reg[16]_0\(16 downto 0) => Q(16 downto 0),
      \output_reg[16]_1\ => \output_reg[0]\
    );
U_START_ADDRESS_REG: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_custom__parameterized0\
     port map (
      CLK => CLK,
      Q(14) => U_START_ADDRESS_REG_n_0,
      Q(13) => U_START_ADDRESS_REG_n_1,
      Q(12) => U_START_ADDRESS_REG_n_2,
      Q(11) => U_START_ADDRESS_REG_n_3,
      Q(10) => U_START_ADDRESS_REG_n_4,
      Q(9) => U_START_ADDRESS_REG_n_5,
      Q(8) => U_START_ADDRESS_REG_n_6,
      Q(7) => U_START_ADDRESS_REG_n_7,
      Q(6) => U_START_ADDRESS_REG_n_8,
      Q(5) => U_START_ADDRESS_REG_n_9,
      Q(4) => U_START_ADDRESS_REG_n_10,
      Q(3) => U_START_ADDRESS_REG_n_11,
      Q(2) => U_START_ADDRESS_REG_n_12,
      Q(1) => U_START_ADDRESS_REG_n_13,
      Q(0) => U_START_ADDRESS_REG_n_14,
      \output_reg[0]_0\ => \output_reg[0]\,
      \output_reg[14]_0\(14 downto 0) => \output_reg[14]\(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram1 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_rd_en : out STD_LOGIC;
    dram_rd_flush : out STD_LOGIC;
    dram_rd_valid : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    go : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    stall : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    valid : out STD_LOGIC;
    data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_rd_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram1 is
  signal data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_rd_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_rd_en_OBUF : STD_LOGIC;
  signal dram_rd_flush_OBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
  signal valid_OBUF : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of dram_clk_IBUF_BUFG_inst : label is "MLO";
  attribute OPT_MODIFIED of user_clk_IBUF_BUFG_inst : label is "MLO";
begin
  data(31 downto 0) <= data_OBUF(31 downto 0);
  done <= done_OBUF;
  dram_rd_addr(14 downto 0) <= dram_rd_addr_OBUF(14 downto 0);
  dram_rd_en <= dram_rd_en_OBUF;
  dram_rd_flush <= dram_rd_flush_OBUF;
  valid <= valid_OBUF;
U_DRAM1_RD: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd
     port map (
      D(14 downto 0) => start_addr(14 downto 0),
      Q(31 downto 0) => data_OBUF(31 downto 0),
      clear_IBUF => clear,
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_rd_addr_OBUF(14 downto 0) => dram_rd_addr_OBUF(14 downto 0),
      dram_rd_data(31 downto 0) => dram_rd_data(31 downto 0),
      dram_rd_en_OBUF => dram_rd_en_OBUF,
      dram_rd_flush_OBUF => dram_rd_flush_OBUF,
      dram_rd_valid => dram_rd_valid,
      dram_ready_IBUF => dram_ready,
      go_IBUF => go,
      rd_en_IBUF => rd_en,
      rst => rst,
      \size[15]\(15 downto 0) => size(15 downto 0),
      stall_IBUF => stall,
      user_clk => user_clk_IBUF_BUFG,
      valid_OBUF => valid_OBUF
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt_1,
      O => dram_clk_IBUF_BUFG
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt,
      O => user_clk_IBUF_BUFG
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram0 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    dram_wr_en : out STD_LOGIC;
    dram_wr_pending : in STD_LOGIC;
    go : in STD_LOGIC;
    ready : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dram_wr_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram0 is
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_wr_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_wr_data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram_wr_en_OBUF : STD_LOGIC;
  signal ready_OBUF : STD_LOGIC;
  signal user_clk_IBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
begin
  done <= done_OBUF;
  dram_wr_addr(14 downto 0) <= dram_wr_addr_OBUF(14 downto 0);
  dram_wr_data(31 downto 0) <= dram_wr_data_OBUF(31 downto 0);
  dram_wr_en <= dram_wr_en_OBUF;
  lopt <= user_clk_IBUF;
  lopt_1 <= dram_clk_IBUF;
  ready <= ready_OBUF;
U_DRAM0_WR: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work_file_dram_wr_ram0.edn\
     port map (
      D(15 downto 0) => size(15 downto 0),
      clear_IBUF => clear,
      data_IBUF(31 downto 0) => data(31 downto 0),
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      dram_wr_data(31 downto 0) => dram_wr_data_OBUF(31 downto 0),
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending,
      go_IBUF => go,
      ready_OBUF => ready_OBUF,
      rst => rst,
      \start_addr[14]\(14 downto 0) => start_addr(14 downto 0),
      user_clk => user_clk_IBUF_BUFG,
      wr_en_IBUF => wr_en
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => dram_clk_IBUF,
      O => dram_clk_IBUF_BUFG
    );
dram_clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => dram_clk,
      O => dram_clk_IBUF
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => user_clk_IBUF,
      O => user_clk_IBUF_BUFG
    );
user_clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => user_clk,
      O => user_clk_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram1 is
  port (
    clear : in STD_LOGIC;
    done : out STD_LOGIC;
    dram_clk : in STD_LOGIC;
    dram_ready : in STD_LOGIC;
    dram_wr_en : out STD_LOGIC;
    dram_wr_pending : in STD_LOGIC;
    go : in STD_LOGIC;
    ready : out STD_LOGIC;
    rst : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dram_wr_addr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dram_wr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    size : in STD_LOGIC_VECTOR ( 16 downto 0 );
    start_addr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram1 is
  signal done_OBUF : STD_LOGIC;
  signal dram_clk_IBUF_BUFG : STD_LOGIC;
  signal dram_wr_addr_OBUF : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram_wr_data_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram_wr_en_OBUF : STD_LOGIC;
  signal ready_OBUF : STD_LOGIC;
  signal user_clk_IBUF_BUFG : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of dram_clk_IBUF_BUFG_inst : label is "MLO";
  attribute OPT_MODIFIED of user_clk_IBUF_BUFG_inst : label is "MLO";
begin
  done <= done_OBUF;
  dram_wr_addr(14 downto 0) <= dram_wr_addr_OBUF(14 downto 0);
  dram_wr_data(31 downto 0) <= dram_wr_data_OBUF(31 downto 0);
  dram_wr_en <= dram_wr_en_OBUF;
  ready <= ready_OBUF;
U_DRAM1_WR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_lib_work
     port map (
      D(15 downto 0) => data(15 downto 0),
      clear_IBUF => clear,
      done_OBUF => done_OBUF,
      dram_clk_IBUF_BUFG => dram_clk_IBUF_BUFG,
      dram_ready_IBUF => dram_ready,
      dram_wr_addr_OBUF(14 downto 0) => dram_wr_addr_OBUF(14 downto 0),
      dram_wr_data(31 downto 0) => dram_wr_data_OBUF(31 downto 0),
      dram_wr_en_OBUF => dram_wr_en_OBUF,
      dram_wr_pending_IBUF => dram_wr_pending,
      go_IBUF => go,
      ready_OBUF => ready_OBUF,
      rst => rst,
      \size[16]\(16 downto 0) => size(16 downto 0),
      \start_addr[14]\(14 downto 0) => start_addr(14 downto 0),
      user_clk => user_clk_IBUF_BUFG,
      wr_en_IBUF => wr_en
    );
dram_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt_1,
      O => dram_clk_IBUF_BUFG
    );
user_clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => lopt,
      O => user_clk_IBUF_BUFG
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrapper is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fclk1 : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prev_addr_reg[15]\ : in STD_LOGIC;
    \prev_addr_reg[15]_0\ : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrapper is
  signal U_DRAM0_RD_CUST_n_16 : STD_LOGIC;
  signal U_USER_APP_n_10 : STD_LOGIC;
  signal U_USER_APP_n_8 : STD_LOGIC;
  signal dram0_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram0_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram0_rd_en : STD_LOGIC;
  signal dram0_rd_flush : STD_LOGIC;
  signal dram0_rd_valid : STD_LOGIC;
  signal dram0_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram0_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram0_wr_en : STD_LOGIC;
  signal dram1_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram1_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram1_rd_en : STD_LOGIC;
  signal dram1_rd_flush : STD_LOGIC;
  signal dram1_rd_valid : STD_LOGIC;
  signal dram1_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dram1_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dram1_wr_en : STD_LOGIC;
  signal flush_s : STD_LOGIC;
  signal flush_s_0 : STD_LOGIC;
  signal go : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal ram0_rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram0_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram0_wr_clear : STD_LOGIC;
  signal ram0_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_wr_done : STD_LOGIC;
  signal ram0_wr_go : STD_LOGIC;
  signal ram0_wr_ready : STD_LOGIC;
  signal ram0_wr_size : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram0_wr_valid : STD_LOGIC;
  signal ram1_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram1_rd_clear : STD_LOGIC;
  signal ram1_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_rd_done : STD_LOGIC;
  signal ram1_rd_go : STD_LOGIC;
  signal ram1_rd_rd_en : STD_LOGIC;
  signal ram1_rd_size : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram1_rd_valid : STD_LOGIC;
  signal ram1_wr_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram1_wr_clear : STD_LOGIC;
  signal ram1_wr_done : STD_LOGIC;
  signal ram1_wr_go : STD_LOGIC;
  signal ram1_wr_ready : STD_LOGIC;
  signal ram1_wr_size : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal reg_ram0_rd_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
U_DRAM0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model
     port map (
      din(31 downto 16) => dram0_rd_data(15 downto 0),
      din(15 downto 0) => dram0_rd_data(31 downto 16),
      dram0_rd_en => dram0_rd_en,
      dram_wr_addr(14 downto 0) => dram0_wr_addr(14 downto 0),
      dram_wr_en => dram0_wr_en,
      fclk1 => fclk1,
      flush_s => flush_s_0,
      rd_addr(14 downto 0) => dram0_rd_addr(14 downto 0),
      wdata(31 downto 0) => dram0_wr_data(31 downto 0),
      wr_en => dram0_rd_valid
    );
U_DRAM0_RD_CUST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram0_custom
     port map (
      CLK => ram1_wr_go,
      Q(16 downto 0) => ram1_wr_size(16 downto 0),
      din(31 downto 16) => dram0_rd_data(15 downto 0),
      din(15 downto 0) => dram0_rd_data(31 downto 16),
      dout(15 downto 0) => ram0_rd_data(15 downto 0),
      dram0_rd_en => dram0_rd_en,
      dram0_rd_flush => dram0_rd_flush,
      empty_fwft_i_reg => U_DRAM0_RD_CUST_n_16,
      fclk0 => fclk0,
      fclk1 => fclk1,
      go => go,
      \output_reg[0]\ => U_USER_APP_n_8,
      \output_reg[14]\(14 downto 0) => reg_ram0_rd_addr(14 downto 0),
      rd_addr(14 downto 0) => dram0_rd_addr(14 downto 0),
      ready => ram1_wr_ready,
      temp_signal_go_side_reg => U_USER_APP_n_10,
      wr_en => dram0_rd_valid
    );
U_DRAM0_WR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram0
     port map (
      clear => ram0_wr_clear,
      data(31 downto 0) => ram0_wr_data(31 downto 0),
      done => ram0_wr_done,
      dram_clk => fclk1,
      dram_ready => '1',
      dram_wr_addr(14 downto 0) => dram0_wr_addr(14 downto 0),
      dram_wr_data(31 downto 0) => dram0_wr_data(31 downto 0),
      dram_wr_en => dram0_wr_en,
      dram_wr_pending => dram0_wr_en,
      go => ram0_wr_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      ready => ram0_wr_ready,
      rst => U_USER_APP_n_8,
      size(15 downto 0) => ram0_wr_size(15 downto 0),
      start_addr(14 downto 0) => ram0_wr_addr(14 downto 0),
      user_clk => fclk0,
      wr_en => ram0_wr_valid
    );
U_DRAM1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_model__parameterized0\
     port map (
      dram_rd_addr(14 downto 0) => dram1_rd_addr(14 downto 0),
      dram_rd_en => dram1_rd_en,
      dram_rd_valid => dram1_rd_valid,
      dram_wr_addr(14 downto 0) => dram1_wr_addr(14 downto 0),
      dram_wr_en => dram1_wr_en,
      fclk1 => fclk1,
      flush_s => flush_s,
      rdata(31 downto 0) => dram1_rd_data(31 downto 0),
      wdata(31 downto 0) => dram1_wr_data(31 downto 0)
    );
U_DRAM1_RD: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_rd_ram1
     port map (
      clear => ram1_rd_clear,
      data(31 downto 0) => ram1_rd_data(31 downto 0),
      done => ram1_rd_done,
      dram_clk => fclk1,
      dram_rd_addr(14 downto 0) => dram1_rd_addr(14 downto 0),
      dram_rd_data(31 downto 0) => dram1_rd_data(31 downto 0),
      dram_rd_en => dram1_rd_en,
      dram_rd_flush => dram1_rd_flush,
      dram_rd_valid => dram1_rd_valid,
      dram_ready => '1',
      go => ram1_rd_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      rd_en => ram1_rd_rd_en,
      rst => U_USER_APP_n_8,
      size(15 downto 0) => ram1_rd_size(15 downto 0),
      stall => '0',
      start_addr(14 downto 0) => ram1_rd_addr(14 downto 0),
      user_clk => fclk0,
      valid => ram1_rd_valid
    );
U_DRAM1_WR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dram_wr_ram1
     port map (
      clear => ram1_wr_clear,
      data(15 downto 0) => ram0_rd_data(15 downto 0),
      done => ram1_wr_done,
      dram_clk => fclk1,
      dram_ready => '1',
      dram_wr_addr(14 downto 0) => dram1_wr_addr(14 downto 0),
      dram_wr_data(31 downto 0) => dram1_wr_data(31 downto 0),
      dram_wr_en => dram1_wr_en,
      dram_wr_pending => dram1_wr_en,
      go => ram1_wr_go,
      lopt => lopt,
      lopt_1 => lopt_1,
      ready => ram1_wr_ready,
      rst => U_USER_APP_n_8,
      size(16 downto 0) => ram1_wr_size(16 downto 0),
      start_addr(14 downto 0) => ram1_wr_addr(14 downto 0),
      user_clk => fclk0,
      wr_en => U_DRAM0_RD_CUST_n_16
    );
U_USER_APP: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_user_app
     port map (
      AS(0) => SR(0),
      CLK => ram1_wr_go,
      \FSM_onehot_state_reg[1]\ => U_USER_APP_n_10,
      Q(17 downto 0) => Q(17 downto 0),
      clear => ram0_wr_clear,
      data(31 downto 0) => ram1_rd_data(31 downto 0),
      done => ram1_wr_done,
      dram0_rd_flush => dram0_rd_flush,
      dram_rd_flush => dram1_rd_flush,
      fclk0 => fclk0,
      flush_s => flush_s_0,
      flush_s_1 => flush_s,
      go => ram0_wr_go,
      go_0 => go,
      \prev_addr_reg[15]\ => \prev_addr_reg[15]\,
      \prev_addr_reg[15]_0\ => \prev_addr_reg[15]_0\,
      \ram0_wr_addr_reg[14]\(14 downto 0) => ram0_wr_addr(14 downto 0),
      \ram0_wr_data_reg[31]\(31 downto 0) => ram0_wr_data(31 downto 0),
      \ram0_wr_size_reg[15]\(15 downto 0) => ram0_wr_size(15 downto 0),
      \ram1_rd_addr_reg[14]\(14 downto 0) => ram1_rd_addr(14 downto 0),
      ram1_rd_clear_reg => ram1_rd_clear,
      ram1_rd_go_reg => ram1_rd_go,
      \ram1_rd_size_reg[15]\(15 downto 0) => ram1_rd_size(15 downto 0),
      ram1_wr_clear => ram1_wr_clear,
      \rd_data_reg[31]\(31 downto 0) => \rd_data_reg[31]\(31 downto 0),
      rd_en => ram1_rd_rd_en,
      \reg_ram0_rd_addr_reg[14]\(14 downto 0) => reg_ram0_rd_addr(14 downto 0),
      \reg_ram1_wr_addr_reg[14]\(14 downto 0) => ram1_wr_addr(14 downto 0),
      reg_rst_reg => U_USER_APP_n_8,
      \reg_size_reg[16]\(16 downto 0) => ram1_wr_size(16 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      wr_en => ram0_wr_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0_S00_AXI is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal mmap_rst : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair43";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
U_WRAPPER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wrapper
     port map (
      Q(17 downto 0) => wr_addr(17 downto 0),
      SR(0) => mmap_rst,
      fclk0 => fclk0,
      fclk1 => fclk1,
      \prev_addr_reg[15]\ => \^s_axi_awready\,
      \prev_addr_reg[15]_0\ => \^s_axi_wready\,
      \rd_data_reg[31]\(31 downto 0) => rd_data(31 downto 0),
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => mmap_rst
    );
\axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(8),
      Q => wr_addr(8),
      R => mmap_rst
    );
\axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(9),
      Q => wr_addr(9),
      R => mmap_rst
    );
\axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(10),
      Q => wr_addr(10),
      R => mmap_rst
    );
\axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(11),
      Q => wr_addr(11),
      R => mmap_rst
    );
\axi_awaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(12),
      Q => wr_addr(12),
      R => mmap_rst
    );
\axi_awaddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(13),
      Q => wr_addr(13),
      R => mmap_rst
    );
\axi_awaddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(14),
      Q => wr_addr(14),
      R => mmap_rst
    );
\axi_awaddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(15),
      Q => wr_addr(15),
      R => mmap_rst
    );
\axi_awaddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(16),
      Q => wr_addr(16),
      R => mmap_rst
    );
\axi_awaddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(17),
      Q => wr_addr(17),
      R => mmap_rst
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => wr_addr(0),
      R => mmap_rst
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => wr_addr(1),
      R => mmap_rst
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => wr_addr(2),
      R => mmap_rst
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => wr_addr(3),
      R => mmap_rst
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(4),
      Q => wr_addr(4),
      R => mmap_rst
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(5),
      Q => wr_addr(5),
      R => mmap_rst
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(6),
      Q => wr_addr(6),
      R => mmap_rst
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(7),
      Q => wr_addr(7),
      R => mmap_rst
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => mmap_rst
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => mmap_rst
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(0),
      Q => s00_axi_rdata(0),
      R => mmap_rst
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(10),
      Q => s00_axi_rdata(10),
      R => mmap_rst
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(11),
      Q => s00_axi_rdata(11),
      R => mmap_rst
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(12),
      Q => s00_axi_rdata(12),
      R => mmap_rst
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(13),
      Q => s00_axi_rdata(13),
      R => mmap_rst
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(14),
      Q => s00_axi_rdata(14),
      R => mmap_rst
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(15),
      Q => s00_axi_rdata(15),
      R => mmap_rst
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(16),
      Q => s00_axi_rdata(16),
      R => mmap_rst
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(17),
      Q => s00_axi_rdata(17),
      R => mmap_rst
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(18),
      Q => s00_axi_rdata(18),
      R => mmap_rst
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(19),
      Q => s00_axi_rdata(19),
      R => mmap_rst
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(1),
      Q => s00_axi_rdata(1),
      R => mmap_rst
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(20),
      Q => s00_axi_rdata(20),
      R => mmap_rst
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(21),
      Q => s00_axi_rdata(21),
      R => mmap_rst
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(22),
      Q => s00_axi_rdata(22),
      R => mmap_rst
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(23),
      Q => s00_axi_rdata(23),
      R => mmap_rst
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(24),
      Q => s00_axi_rdata(24),
      R => mmap_rst
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(25),
      Q => s00_axi_rdata(25),
      R => mmap_rst
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(26),
      Q => s00_axi_rdata(26),
      R => mmap_rst
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(27),
      Q => s00_axi_rdata(27),
      R => mmap_rst
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(28),
      Q => s00_axi_rdata(28),
      R => mmap_rst
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(29),
      Q => s00_axi_rdata(29),
      R => mmap_rst
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(2),
      Q => s00_axi_rdata(2),
      R => mmap_rst
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(30),
      Q => s00_axi_rdata(30),
      R => mmap_rst
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(31),
      Q => s00_axi_rdata(31),
      R => mmap_rst
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(3),
      Q => s00_axi_rdata(3),
      R => mmap_rst
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(4),
      Q => s00_axi_rdata(4),
      R => mmap_rst
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(5),
      Q => s00_axi_rdata(5),
      R => mmap_rst
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(6),
      Q => s00_axi_rdata(6),
      R => mmap_rst
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(7),
      Q => s00_axi_rdata(7),
      R => mmap_rst
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(8),
      Q => s00_axi_rdata(8),
      R => mmap_rst
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => rd_data(9),
      Q => s00_axi_rdata(9),
      R => mmap_rst
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => mmap_rst
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0 is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    fclk1 : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    fclk0 : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0 is
begin
accelerator_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      fclk0 => fclk0,
      fclk1 => fclk1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(17 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(17 downto 0) => s00_axi_awaddr(17 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    fclk0 : in STD_LOGIC;
    fclk1 : in STD_LOGIC;
    fclk2 : in STD_LOGIC;
    fclk3 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "block_design_accelerator_0_0,accelerator_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "accelerator_v1_0,Vivado 2021.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of fclk0 : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of fclk0 : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of fclk1 : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of fclk1 : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 20, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      fclk0 => fclk0,
      fclk1 => fclk1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(17 downto 0) => s00_axi_araddr(19 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(17 downto 0) => s00_axi_awaddr(19 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
