TimeQuest Timing Analyzer report for L11P2
Sun Nov 15 19:52:42 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Minimum Pulse Width: 'Clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'Clock'
 24. Fast Model Hold: 'Clock'
 25. Fast Model Minimum Pulse Width: 'Clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; L11P2                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 239.64 MHz ; 200.0 MHz       ; Clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -3.173 ; -73.394       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.000 ; -134.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.173 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:max_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 4.175      ;
; -3.137 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:max_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 4.139      ;
; -3.078 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:min_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 4.080      ;
; -3.046 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:max_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 4.048      ;
; -3.042 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:min_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 4.044      ;
; -3.036 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:max_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 4.037      ;
; -3.036 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:min_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 4.037      ;
; -3.015 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:min_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 4.017      ;
; -3.000 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:max_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 4.001      ;
; -3.000 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:min_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 4.001      ;
; -2.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:min_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.981      ;
; -2.954 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:max_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.956      ;
; -2.951 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:min_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.953      ;
; -2.909 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:max_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.910      ;
; -2.909 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:min_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.910      ;
; -2.900 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:max_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.902      ;
; -2.888 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S7                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.890      ;
; -2.888 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:min_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.890      ;
; -2.859 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:min_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.861      ;
; -2.831 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:max_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.832      ;
; -2.823 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:max_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.825      ;
; -2.817 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:max_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.818      ;
; -2.817 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:min_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.818      ;
; -2.805 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:min_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.807      ;
; -2.796 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:min_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.798      ;
; -2.795 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:max_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.796      ;
; -2.791 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:max_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.793      ;
; -2.771 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:max_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.773      ;
; -2.769 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.S7                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.771      ;
; -2.763 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:max_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.764      ;
; -2.763 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:min_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.764      ;
; -2.755 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:max_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.757      ;
; -2.742 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:min_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.744      ;
; -2.728 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:min_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.730      ;
; -2.710 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.S7                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.712      ;
; -2.704 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:max_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.705      ;
; -2.686 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:max_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.687      ;
; -2.686 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:min_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.687      ;
; -2.676 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:min_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.678      ;
; -2.665 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:min_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.667      ;
; -2.664 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:max_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.666      ;
; -2.634 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:max_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.635      ;
; -2.634 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:min_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.635      ;
; -2.613 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:min_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.615      ;
; -2.612 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:max_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.613      ;
; -2.572 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:max_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.574      ;
; -2.561 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:min_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.563      ;
; -2.558 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:max_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.559      ;
; -2.525 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:min_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.527      ;
; -2.523 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.S7                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.525      ;
; -2.518 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:max_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.520      ;
; -2.481 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:max_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.482      ;
; -2.467 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.S7                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.469      ;
; -2.441 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:max_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.443      ;
; -2.434 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:min_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.436      ;
; -2.429 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:max_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.430      ;
; -2.396 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; regne:max_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.398      ;
; -2.390 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.S7                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.392      ;
; -2.389 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:max_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.391      ;
; -2.342 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:min_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.344      ;
; -2.333 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.S7                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.335      ;
; -2.301 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; regne:min_reg|Q[2]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.303      ;
; -2.288 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:min_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.290      ;
; -2.259 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; regne:max_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.260      ;
; -2.259 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; regne:min_reg|Q[4]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.260      ;
; -2.238 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; regne:min_reg|Q[3]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.240      ;
; -2.211 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:min_reg|Q[1]                                                                         ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.213      ;
; -2.180 ; regne:min_reg|Q[4]                                                                                                  ; y.S2                                                                                       ; Clock        ; Clock       ; 1.000        ; 0.001      ; 3.217      ;
; -2.171 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S6                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.173      ;
; -2.169 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S5                                                                                       ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.171      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0] ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; y.S1                                                                                       ; y.S1                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; y.S3                                                                                       ; y.S4                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.533 ; y.S4                                                                                       ; y.S5                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.714 ; y.S1                                                                                       ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.980      ;
; 0.715 ; y.S1                                                                                       ; regne:min_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.981      ;
; 0.719 ; y.S1                                                                                       ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.985      ;
; 0.808 ; y.S4                                                                                       ; y.S6                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.074      ;
; 0.810 ; y.S2                                                                                       ; y.S3                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.076      ;
; 0.836 ; y.S7                                                                                       ; y.S1                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.102      ;
; 0.857 ; y.S1                                                                                       ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.123      ;
; 0.934 ; regne:min_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.002      ; 1.202      ;
; 0.955 ; y.S1                                                                                       ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.220      ;
; 0.961 ; shiftr:shift_reg|Q[0]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.059      ; 1.254      ;
; 0.974 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.241      ;
; 0.982 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.249      ;
; 0.988 ; y.S1                                                                                       ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.254      ;
; 0.989 ; y.S1                                                                                       ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.993 ; y.S1                                                                                       ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.258      ;
; 0.993 ; y.S1                                                                                       ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.994 ; y.S1                                                                                       ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.259      ;
; 1.027 ; shiftr:shift_reg|Q[3]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.059      ; 1.320      ;
; 1.129 ; regne:max_reg|Q[2]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.395      ;
; 1.178 ; shiftr:shift_reg|Q[1]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.059      ; 1.471      ;
; 1.181 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.448      ;
; 1.183 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.450      ;
; 1.187 ; regne:max_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.002      ; 1.455      ;
; 1.227 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.494      ;
; 1.247 ; shiftr:shift_reg|Q[2]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.059      ; 1.540      ;
; 1.247 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.002      ; 1.515      ;
; 1.274 ; y.S1                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.540      ;
; 1.275 ; y.S1                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.541      ;
; 1.328 ; regne:min_reg|Q[3]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.594      ;
; 1.332 ; y.S2                                                                                       ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.599      ;
; 1.332 ; y.S2                                                                                       ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.599      ;
; 1.332 ; y.S2                                                                                       ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.599      ;
; 1.332 ; y.S2                                                                                       ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.599      ;
; 1.360 ; y.S6                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.626      ;
; 1.360 ; regne:max_reg|Q[2]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.626      ;
; 1.361 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.628      ;
; 1.361 ; y.S6                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.627      ;
; 1.368 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.635      ;
; 1.371 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.638      ;
; 1.408 ; y.S5                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.674      ;
; 1.409 ; y.S5                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.675      ;
; 1.432 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.699      ;
; 1.439 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.706      ;
; 1.442 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.709      ;
; 1.443 ; regne:min_reg|Q[2]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.709      ;
; 1.452 ; y.S5                                                                                       ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.718      ;
; 1.452 ; y.S5                                                                                       ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.718      ;
; 1.452 ; y.S5                                                                                       ; regne:min_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.718      ;
; 1.452 ; y.S5                                                                                       ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.718      ;
; 1.503 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.770      ;
; 1.513 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.780      ;
; 1.531 ; y.S6                                                                                       ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; y.S6                                                                                       ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; y.S6                                                                                       ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.797      ;
; 1.534 ; y.S6                                                                                       ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.799      ;
; 1.534 ; y.S6                                                                                       ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.799      ;
; 1.556 ; y.S4                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.822      ;
; 1.566 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.833      ;
; 1.568 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.835      ;
; 1.584 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.851      ;
; 1.602 ; regne:min_reg|Q[3]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.868      ;
; 1.603 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.870      ;
; 1.613 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.880      ;
; 1.633 ; y.S5                                                                                       ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.898      ;
; 1.633 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.002      ; 1.901      ;
; 1.637 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.904      ;
; 1.665 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.S5                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.034     ; 1.897      ;
; 1.667 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.S6                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.034     ; 1.899      ;
; 1.671 ; regne:max_reg|Q[3]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.938      ;
; 1.674 ; regne:min_reg|Q[2]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.940      ;
; 1.674 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.941      ;
; 1.684 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.951      ;
; 1.716 ; shiftr:shift_reg|Q[3]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.002     ; 1.980      ;
; 1.745 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 2.012      ;
; 1.755 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 2.022      ;
; 1.816 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 2.083      ;
; 1.829 ; regne:max_reg|Q[1]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.095      ;
; 1.838 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 2.103      ;
; 1.846 ; regne:max_reg|Q[4]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 2.113      ;
; 1.900 ; shiftr:shift_reg|Q[3]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 2.165      ;
; 1.902 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 2.167      ;
; 1.945 ; regne:max_reg|Q[3]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 2.212      ;
; 1.962 ; regne:max_reg|Q[0]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.228      ;
; 1.980 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 2.245      ;
; 2.048 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.002     ; 2.312      ;
; 2.050 ; regne:min_reg|Q[4]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 2.317      ;
; 2.060 ; regne:max_reg|Q[1]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.326      ;
; 2.062 ; y.S7                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.328      ;
; 2.068 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 2.333      ;
; 2.075 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 2.340      ;
; 2.113 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.002     ; 2.377      ;
; 2.120 ; regne:max_reg|Q[4]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 2.387      ;
; 2.126 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 2.391      ;
; 2.193 ; regne:max_reg|Q[0]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.459      ;
; 2.225 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.002     ; 2.489      ;
; 2.232 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 2.497      ;
; 2.238 ; shiftr:shift_reg|Q[3]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.002     ; 2.502      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S6                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S6                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S7                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S7                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 6.815 ; 6.815 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 2.749 ; 2.749 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 6.566 ; 6.566 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 6.502 ; 6.502 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 6.815 ; 6.815 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 6.412 ; 6.412 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 6.682 ; 6.682 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 6.284 ; 6.284 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 5.560 ; 5.560 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 1.655 ; 1.655 ; Rise       ; Clock           ;
; s         ; Clock      ; 1.101 ; 1.101 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -1.218 ; -1.218 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -1.218 ; -1.218 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -5.035 ; -5.035 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -4.971 ; -4.971 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -5.147 ; -5.147 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -4.881 ; -4.881 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -4.990 ; -4.990 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -4.753 ; -4.753 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -4.029 ; -4.029 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; -0.196 ; -0.196 ; Rise       ; Clock           ;
; s         ; Clock      ; 0.519  ; 0.519  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 6.071 ; 6.071 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 6.071 ; 6.071 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 5.785 ; 5.785 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 5.775 ; 5.775 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 5.730 ; 5.730 ; Rise       ; Clock           ;
; Done      ; Clock      ; 6.376 ; 6.376 ; Rise       ; Clock           ;
; Found     ; Clock      ; 9.252 ; 9.252 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 5.730 ; 5.730 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 6.071 ; 6.071 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 5.785 ; 5.785 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 5.775 ; 5.775 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 5.730 ; 5.730 ; Rise       ; Clock           ;
; Done      ; Clock      ; 6.376 ; 6.376 ; Rise       ; Clock           ;
; Found     ; Clock      ; 6.940 ; 6.940 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -1.460 ; -27.741       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.000 ; -134.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.847 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.838      ;
; -0.826 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.817      ;
; -0.821 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.813      ;
; -0.811 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.802      ;
; -0.800 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.792      ;
; -0.792 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.783      ;
; -0.790 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.781      ;
; -0.788 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.779      ;
; -0.778 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.770      ;
; -0.767 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.758      ;
; -0.766 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.758      ;
; -0.757 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.749      ;
; -0.756 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.747      ;
; -0.753 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.745      ;
; -0.737 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.728      ;
; -0.733 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.724      ;
; -0.723 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.715      ;
; -0.715 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.706      ;
; -0.711 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.703      ;
; -0.707 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.698      ;
; -0.701 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.692      ;
; -0.697 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.688      ;
; -0.689 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.681      ;
; -0.686 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.677      ;
; -0.685 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.677      ;
; -0.679 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.670      ;
; -0.678 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.669      ;
; -0.676 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.667      ;
; -0.674 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.665      ;
; -0.672 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.664      ;
; -0.668 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.660      ;
; -0.656 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.647      ;
; -0.652 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.643      ;
; -0.651 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.642      ;
; -0.648 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.640      ;
; -0.646 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.638      ;
; -0.642 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.633      ;
; -0.638 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.629      ;
; -0.625 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.617      ;
; -0.615 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.606      ;
; -0.615 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.606      ;
; -0.605 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.597      ;
; -0.604 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; regne:min_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.596      ;
; -0.597 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.588      ;
; -0.592 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.583      ;
; -0.587 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.578      ;
; -0.583 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; regne:min_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.575      ;
; -0.582 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.574      ;
; -0.578 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.570      ;
; -0.575 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.566      ;
; -0.565 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.556      ;
; -0.550 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.542      ;
; -0.549 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; regne:min_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.541      ;
; -0.534 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.525      ;
; -0.524 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.515      ;
; -0.516 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.507      ;
; -0.515 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.507      ;
; -0.511 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.502      ;
; -0.501 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.041     ; 1.492      ;
; -0.494 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; regne:min_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; -0.040     ; 1.486      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; y.S1                                                                                       ; y.S1                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; y.S3                                                                                       ; y.S4                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.247 ; y.S4                                                                                       ; y.S5                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.347 ; y.S1                                                                                       ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.499      ;
; 0.349 ; y.S1                                                                                       ; regne:min_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.501      ;
; 0.352 ; y.S1                                                                                       ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.504      ;
; 0.380 ; y.S4                                                                                       ; y.S6                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.389 ; y.S7                                                                                       ; y.S1                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.541      ;
; 0.397 ; y.S1                                                                                       ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.549      ;
; 0.398 ; y.S2                                                                                       ; y.S3                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.550      ;
; 0.424 ; regne:min_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.577      ;
; 0.425 ; shiftr:shift_reg|Q[0]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.621      ;
; 0.437 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.590      ;
; 0.444 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.597      ;
; 0.448 ; y.S1                                                                                       ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.599      ;
; 0.462 ; y.S1                                                                                       ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.613      ;
; 0.463 ; y.S1                                                                                       ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.614      ;
; 0.465 ; y.S1                                                                                       ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.616      ;
; 0.465 ; y.S1                                                                                       ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.616      ;
; 0.466 ; shiftr:shift_reg|Q[3]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.662      ;
; 0.466 ; y.S1                                                                                       ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.617      ;
; 0.497 ; regne:max_reg|Q[2]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.650      ;
; 0.524 ; shiftr:shift_reg|Q[1]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.720      ;
; 0.527 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.679      ;
; 0.530 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.682      ;
; 0.543 ; regne:max_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.696      ;
; 0.547 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.559 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.712      ;
; 0.560 ; y.S1                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.712      ;
; 0.568 ; shiftr:shift_reg|Q[2]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.764      ;
; 0.575 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.728      ;
; 0.579 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.732      ;
; 0.584 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.737      ;
; 0.586 ; y.S1                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.738      ;
; 0.595 ; regne:min_reg|Q[3]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.747      ;
; 0.597 ; y.S6                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.749      ;
; 0.610 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.763      ;
; 0.614 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.767      ;
; 0.619 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.772      ;
; 0.620 ; regne:max_reg|Q[2]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.773      ;
; 0.621 ; y.S5                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.773      ;
; 0.623 ; y.S6                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.775      ;
; 0.636 ; regne:min_reg|Q[2]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.645 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.798      ;
; 0.647 ; y.S5                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.649 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.802      ;
; 0.665 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.817      ;
; 0.668 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.820      ;
; 0.677 ; y.S4                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.829      ;
; 0.679 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.831      ;
; 0.684 ; y.S2                                                                                       ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.836      ;
; 0.684 ; y.S2                                                                                       ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.836      ;
; 0.684 ; y.S2                                                                                       ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.836      ;
; 0.684 ; y.S2                                                                                       ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.836      ;
; 0.684 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.837      ;
; 0.687 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.839      ;
; 0.699 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.852      ;
; 0.700 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.852      ;
; 0.711 ; regne:min_reg|Q[3]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.863      ;
; 0.714 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.866      ;
; 0.722 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.874      ;
; 0.735 ; y.S5                                                                                       ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.887      ;
; 0.735 ; y.S5                                                                                       ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.887      ;
; 0.735 ; y.S5                                                                                       ; regne:min_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.887      ;
; 0.735 ; y.S5                                                                                       ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.887      ;
; 0.735 ; regne:max_reg|Q[3]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.888      ;
; 0.749 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.757 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.759 ; regne:min_reg|Q[2]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.766 ; y.S6                                                                                       ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.917      ;
; 0.766 ; y.S6                                                                                       ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.917      ;
; 0.766 ; y.S6                                                                                       ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.917      ;
; 0.767 ; y.S6                                                                                       ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.918      ;
; 0.767 ; y.S6                                                                                       ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.918      ;
; 0.775 ; shiftr:shift_reg|Q[3]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.926      ;
; 0.779 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.S6                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.040     ; 0.891      ;
; 0.784 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.796 ; regne:max_reg|Q[1]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.949      ;
; 0.807 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.S5                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.040     ; 0.919      ;
; 0.807 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.959      ;
; 0.814 ; y.S5                                                                                       ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.965      ;
; 0.831 ; regne:max_reg|Q[4]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.984      ;
; 0.839 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.991      ;
; 0.845 ; regne:max_reg|Q[0]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.998      ;
; 0.851 ; regne:max_reg|Q[3]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.004      ;
; 0.856 ; shiftr:shift_reg|Q[3]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.008      ;
; 0.871 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.022      ;
; 0.890 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.042      ;
; 0.902 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.053      ;
; 0.905 ; regne:min_reg|Q[4]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.058      ;
; 0.910 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.061      ;
; 0.916 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.067      ;
; 0.916 ; y.S7                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.919 ; regne:max_reg|Q[1]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.072      ;
; 0.937 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.088      ;
; 0.947 ; regne:max_reg|Q[4]                                                                         ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.100      ;
; 0.952 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.958 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.109      ;
; 0.962 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.113      ;
; 0.968 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.120      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S6                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S6                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S7                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S7                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 3.345 ; 3.345 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 0.882 ; 0.882 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 3.254 ; 3.254 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 3.223 ; 3.223 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 3.345 ; 3.345 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 3.176 ; 3.176 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 3.278 ; 3.278 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 3.120 ; 3.120 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 2.827 ; 2.827 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 0.589 ; 0.589 ; Rise       ; Clock           ;
; s         ; Clock      ; 0.194 ; 0.194 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -0.241 ; -0.241 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -0.241 ; -0.241 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -2.613 ; -2.613 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -2.582 ; -2.582 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -2.642 ; -2.642 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -2.535 ; -2.535 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -2.558 ; -2.558 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -2.479 ; -2.479 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -2.186 ; -2.186 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 0.127  ; 0.127  ; Rise       ; Clock           ;
; s         ; Clock      ; 0.515  ; 0.515  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 3.389 ; 3.389 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 3.389 ; 3.389 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 3.263 ; 3.263 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 3.253 ; 3.253 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 3.228 ; 3.228 ; Rise       ; Clock           ;
; Done      ; Clock      ; 3.588 ; 3.588 ; Rise       ; Clock           ;
; Found     ; Clock      ; 4.813 ; 4.813 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 3.228 ; 3.228 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 3.389 ; 3.389 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 3.263 ; 3.263 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 3.253 ; 3.253 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 3.228 ; 3.228 ; Rise       ; Clock           ;
; Done      ; Clock      ; 3.588 ; 3.588 ; Rise       ; Clock           ;
; Found     ; Clock      ; 3.810 ; 3.810 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.173  ; 0.215 ; N/A      ; N/A     ; -2.000              ;
;  Clock           ; -3.173  ; 0.215 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -73.394 ; 0.0   ; 0.0      ; 0.0     ; -134.38             ;
;  Clock           ; -73.394 ; 0.000 ; N/A      ; N/A     ; -134.380            ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 6.815 ; 6.815 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 2.749 ; 2.749 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 6.566 ; 6.566 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 6.502 ; 6.502 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 6.815 ; 6.815 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 6.412 ; 6.412 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 6.682 ; 6.682 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 6.284 ; 6.284 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 5.560 ; 5.560 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 1.655 ; 1.655 ; Rise       ; Clock           ;
; s         ; Clock      ; 1.101 ; 1.101 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -0.241 ; -0.241 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -0.241 ; -0.241 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -2.613 ; -2.613 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -2.582 ; -2.582 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -2.642 ; -2.642 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -2.535 ; -2.535 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -2.558 ; -2.558 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -2.479 ; -2.479 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -2.186 ; -2.186 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 0.127  ; 0.127  ; Rise       ; Clock           ;
; s         ; Clock      ; 0.519  ; 0.519  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 6.071 ; 6.071 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 6.071 ; 6.071 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 5.785 ; 5.785 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 5.775 ; 5.775 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 5.730 ; 5.730 ; Rise       ; Clock           ;
; Done      ; Clock      ; 6.376 ; 6.376 ; Rise       ; Clock           ;
; Found     ; Clock      ; 9.252 ; 9.252 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 3.228 ; 3.228 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 3.389 ; 3.389 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 3.263 ; 3.263 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 3.253 ; 3.253 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 3.228 ; 3.228 ; Rise       ; Clock           ;
; Done      ; Clock      ; 3.588 ; 3.588 ; Rise       ; Clock           ;
; Found     ; Clock      ; 3.810 ; 3.810 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 376      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 376      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 15 19:52:40 2020
Info: Command: quartus_sta L11P2 -c L11P2
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'L11P2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.173       -73.394 Clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -134.380 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -27.741 Clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -134.380 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 528 megabytes
    Info: Processing ended: Sun Nov 15 19:52:42 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


