Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr  4 20:29:42 2020
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file frodoBD_wrapper_timing_summary_routed.rpt -pb frodoBD_wrapper_timing_summary_routed.pb -rpx frodoBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : frodoBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.161        0.000                      0                15226        0.036        0.000                      0                15226        3.750        0.000                       0                  6221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.161        0.000                      0                15226        0.036        0.000                      0                15226        3.750        0.000                       0                  6221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 2.208ns (23.129%)  route 7.338ns (76.871%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.668     2.976    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X24Y41         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.478     3.454 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/Q
                         net (fo=5, routed)           0.833     4.287    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[25]
    SLICE_X25Y40         LUT4 (Prop_lut4_I2_O)        0.296     4.583 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.622     5.204    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.328 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          1.002     6.331    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.455 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.456     7.911    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I3_O)        0.150     8.061 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][29]_i_14/O
                         net (fo=1, routed)           0.712     8.773    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][29]_i_14_n_0
    SLICE_X25Y46         LUT5 (Prop_lut5_I0_O)        0.358     9.131 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][29]_i_9/O
                         net (fo=4, routed)           1.240    10.370    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][29]_i_9_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][9]_i_3/O
                         net (fo=12, routed)          1.474    12.196    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][9]_i_3_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I1_O)        0.326    12.522 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][9]_i_1/O
                         net (fo=1, routed)           0.000    12.522    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][2]_68[9]
    SLICE_X21Y26         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.484    12.676    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X21Y26         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][9]/C
                         clock pessimism              0.130    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X21Y26         FDRE (Setup_fdre_C_D)        0.031    12.683    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][9]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[1][3][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 1.450ns (15.427%)  route 7.949ns (84.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.765     3.073    frodoBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          7.949    12.472    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X39Y37         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[1][3][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.571    12.763    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y37         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[1][3][36]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)       -0.067    12.672    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[1][3][36]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 2.140ns (22.313%)  route 7.451ns (77.687%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.668     2.976    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X24Y41         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.478     3.454 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/Q
                         net (fo=5, routed)           0.833     4.287    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[25]
    SLICE_X25Y40         LUT4 (Prop_lut4_I2_O)        0.296     4.583 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.622     5.204    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.328 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          1.002     6.331    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.455 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.934     8.388    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I3_O)        0.118     8.506 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][26]_i_14/O
                         net (fo=2, routed)           0.606     9.112    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][26]_i_14_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.352     9.464 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][3][29]_i_4/O
                         net (fo=3, routed)           0.870    10.334    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][3][29]_i_4_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.322    10.656 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][6]_i_3/O
                         net (fo=12, routed)          1.584    12.241    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][6]_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.326    12.567 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[3][1][1]_i_1/O
                         net (fo=1, routed)           0.000    12.567    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[3][1]_83[1]
    SLICE_X33Y24         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.483    12.675    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X33Y24         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][1][1]/C
                         clock pessimism              0.230    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.031    12.783    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][1][1]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[4][3][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 1.450ns (15.534%)  route 7.884ns (84.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.765     3.073    frodoBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          7.884    12.407    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X30Y36         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[4][3][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.494    12.686    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y36         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[4][3][36]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)       -0.031    12.631    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[4][3][36]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 1.721ns (18.142%)  route 7.765ns (81.858%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.668     2.976    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X24Y41         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.478     3.454 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/Q
                         net (fo=5, routed)           0.833     4.287    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[25]
    SLICE_X25Y40         LUT4 (Prop_lut4_I2_O)        0.296     4.583 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.622     5.204    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.328 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          1.002     6.331    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.455 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.718     8.173    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.119     8.292 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][53]_i_21/O
                         net (fo=1, routed)           0.407     8.699    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][53]_i_21_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332     9.031 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][53]_i_12/O
                         net (fo=4, routed)           1.222    10.253    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][53]_i_12_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I3_O)        0.124    10.377 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][53]_i_7/O
                         net (fo=12, routed)          1.962    12.338    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][53]_i_7_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    12.462 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[2][1][23]_i_1/O
                         net (fo=1, routed)           0.000    12.462    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[2][1]_75[23]
    SLICE_X9Y35          FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.502    12.694    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][1][23]/C
                         clock pessimism              0.130    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.029    12.699    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][1][23]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][4][47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 2.140ns (22.180%)  route 7.508ns (77.820%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.668     2.976    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X24Y41         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.478     3.454 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/Q
                         net (fo=5, routed)           0.833     4.287    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[25]
    SLICE_X25Y40         LUT4 (Prop_lut4_I2_O)        0.296     4.583 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.622     5.204    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.328 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          1.002     6.331    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.455 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.934     8.388    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I3_O)        0.118     8.506 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][26]_i_14/O
                         net (fo=2, routed)           0.606     9.112    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][26]_i_14_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.352     9.464 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][3][29]_i_4/O
                         net (fo=3, routed)           0.870    10.334    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][3][29]_i_4_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.322    10.656 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][6]_i_3/O
                         net (fo=12, routed)          1.642    12.298    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][6]_i_3_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.326    12.624 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[2][4][47]_i_1/O
                         net (fo=1, routed)           0.000    12.624    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[2][4]_81[47]
    SLICE_X39Y29         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][4][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.564    12.756    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X39Y29         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][4][47]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.032    12.865    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[2][4][47]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 2.140ns (22.269%)  route 7.470ns (77.731%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.668     2.976    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X24Y41         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.478     3.454 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/Q
                         net (fo=5, routed)           0.833     4.287    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[25]
    SLICE_X25Y40         LUT4 (Prop_lut4_I2_O)        0.296     4.583 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.622     5.204    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.328 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          1.002     6.331    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.455 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.934     8.388    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I3_O)        0.118     8.506 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][26]_i_14/O
                         net (fo=2, routed)           0.606     9.112    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][26]_i_14_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.352     9.464 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][3][29]_i_4/O
                         net (fo=3, routed)           0.870    10.334    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][3][29]_i_4_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.322    10.656 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][6]_i_3/O
                         net (fo=12, routed)          1.603    12.260    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][6]_i_3_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.326    12.586 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[3][4][1]_i_1/O
                         net (fo=1, routed)           0.000    12.586    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[3][4]_87[1]
    SLICE_X32Y24         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.483    12.675    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][4][1]/C
                         clock pessimism              0.230    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.079    12.831    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[3][4][1]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -12.586    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 2.208ns (23.357%)  route 7.245ns (76.643%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.668     2.976    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X24Y41         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.478     3.454 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[25]/Q
                         net (fo=5, routed)           0.833     4.287    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[25]
    SLICE_X25Y40         LUT4 (Prop_lut4_I2_O)        0.296     4.583 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11/O
                         net (fo=1, routed)           0.622     5.204    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_11_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.328 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          1.002     6.331    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.455 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.456     7.911    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I3_O)        0.150     8.061 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][29]_i_14/O
                         net (fo=1, routed)           0.712     8.773    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][29]_i_14_n_0
    SLICE_X25Y46         LUT5 (Prop_lut5_I0_O)        0.358     9.131 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][29]_i_9/O
                         net (fo=4, routed)           1.240    10.370    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][29]_i_9_n_0
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][9]_i_3/O
                         net (fo=12, routed)          1.381    12.103    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][9]_i_3_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I0_O)        0.326    12.429 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][3][9]_i_1/O
                         net (fo=1, routed)           0.000    12.429    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][3]_67[9]
    SLICE_X19Y26         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.485    12.677    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X19Y26         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][3][9]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.031    12.684    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][3][9]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[0][2][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 1.450ns (15.530%)  route 7.887ns (84.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.765     3.073    frodoBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          7.887    12.410    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X41Y40         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[0][2][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.574    12.766    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y40         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[0][2][36]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X41Y40         FDRE (Setup_fdre_C_D)       -0.067    12.675    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[0][2][36]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 2.044ns (21.597%)  route 7.420ns (78.403%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.666     2.974    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X24Y38         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[11]/Q
                         net (fo=4, routed)           0.891     4.383    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[11]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.124     4.507 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_valid_o_mm_i_2/O
                         net (fo=2, routed)           0.506     5.013    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_valid_o_mm_i_2_n_0
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.137 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_6/O
                         net (fo=35, routed)          0.989     6.126    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_6_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.250 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=970, routed)         1.593     7.842    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I3_O)        0.117     7.959 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][44]_i_17/O
                         net (fo=1, routed)           0.853     8.813    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][44]_i_17_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.353     9.166 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][44]_i_11/O
                         net (fo=3, routed)           0.614     9.779    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][44]_i_11_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.357    10.136 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][24]_i_3/O
                         net (fo=12, routed)          1.975    12.111    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][24]_i_3_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327    12.438 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][24]_i_1/O
                         net (fo=1, routed)           0.000    12.438    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][2]_68[24]
    SLICE_X13Y39         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        1.505    12.697    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][24]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)        0.031    12.704    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][24]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.562     0.903    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s00_axi_aclk
    SLICE_X35Y9          FDRE                                         r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_3_reg[13]/Q
                         net (fo=1, routed)           0.109     1.152    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg_0[13]
    RAMB36_X2Y1          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.873     1.243    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/s02_axi_aclk
    RAMB36_X2Y1          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.282     0.961    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.116    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.562     0.903    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s00_axi_aclk
    SLICE_X35Y9          FDRE                                         r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_3_reg[15]/Q
                         net (fo=1, routed)           0.109     1.152    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg_0[15]
    RAMB36_X2Y1          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.873     1.243    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/s02_axi_aclk
    RAMB36_X2Y1          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.282     0.961    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.116    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[3].true_single_bram2_s01_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_single_bram2_s01_inst/RAM_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.561     0.901    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s00_axi_aclk
    SLICE_X35Y11         FDRE                                         r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_2_reg[8]/Q
                         net (fo=1, routed)           0.108     1.150    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_single_bram2_s01_inst/RAM_reg_0[8]
    RAMB36_X2Y2          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_single_bram2_s01_inst/RAM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.869     1.239    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_single_bram2_s01_inst/s02_axi_aclk
    RAMB36_X2Y2          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_single_bram2_s01_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.282     0.957    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.112    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[2].true_single_bram2_s01_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.769%)  route 0.194ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.567     0.908    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X10Y49         FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.194     1.266    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X8Y50          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.834     1.204    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y50          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.222    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.769%)  route 0.194ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.567     0.908    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X10Y49         FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.194     1.266    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X8Y50          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.834     1.204    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y50          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.222    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.769%)  route 0.194ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.567     0.908    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X10Y49         FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.194     1.266    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X8Y50          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.834     1.204    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y50          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.222    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.769%)  route 0.194ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.567     0.908    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X10Y49         FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=15, routed)          0.194     1.266    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X8Y50          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.834     1.204    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y50          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.222    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.584     0.925    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y40          FDRE                                         r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.102     1.168    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X4Y40          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.852     1.222    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.565     0.906    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.113     1.160    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X8Y41          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.833     1.203    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.786%)  route 0.229ns (55.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.586     0.927    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.229     1.297    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[12]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.342 r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[13]_i_1/O
                         net (fo=1, routed)           0.000     1.342    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[13]
    SLICE_X3Y50          FDRE                                         r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6221, routed)        0.853     1.223    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y9   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y10  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_00/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y11  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y0   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/multiplicator_inst/s_mult_data_3_reg__15/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y8   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_00/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram2_s00_inst/RAM_reg/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y7  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y7  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y7  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y7  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y1  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y1  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y7  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y7  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y7  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y7  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y3  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y3  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_29_29/SP/CLK



