{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612122159097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612122159097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 31 16:42:38 2021 " "Processing started: Sun Jan 31 16:42:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612122159097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612122159097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612122159098 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1612122159131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612122159458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612122159458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122159521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122159521 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1612122160863 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122160863 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_control:unit_control\|estado.Output unit_control:unit_control\|estado.Output " "create_clock -period 1.000 -name unit_control:unit_control\|estado.Output unit_control:unit_control\|estado.Output" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612122160949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612122160949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bios_controll bios_controll " "create_clock -period 1.000 -name bios_controll bios_controll" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612122160949 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612122160949 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datac  to: combout " "Cell: rtl~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datad  to: combout " "Cell: rtl~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datac  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[23\]  from: datad  to: combout " "Cell: unit_process\|instruction\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[24\]  from: datad  to: combout " "Cell: unit_process\|instruction\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[25\]  from: datab  to: combout " "Cell: unit_process\|instruction\[25\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[26\]  from: datad  to: combout " "Cell: unit_process\|instruction\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[27\]  from: datab  to: combout " "Cell: unit_process\|instruction\[27\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[28\]  from: datad  to: combout " "Cell: unit_process\|instruction\[28\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[29\]  from: datad  to: combout " "Cell: unit_process\|instruction\[29\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[30\]  from: datad  to: combout " "Cell: unit_process\|instruction\[30\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[31\]  from: datad  to: combout " "Cell: unit_process\|instruction\[31\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122161011 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612122161011 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1612122161062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612122161063 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612122161068 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612122161079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612122166687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612122166687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -132.197 " "Worst-case setup slack is -132.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122166689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122166689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -132.197         -209373.320 clk  " " -132.197         -209373.320 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122166689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.429            -273.892 bios_controll  " "   -9.429            -273.892 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122166689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.926            -761.117 unit_control:unit_control\|estado.Output  " "   -6.926            -761.117 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122166689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122166689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.040 " "Worst-case hold slack is -0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.040 clk  " "   -0.040              -0.040 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 bios_controll  " "    0.039               0.000 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 unit_control:unit_control\|estado.Output  " "    0.404               0.000 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122167012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612122167013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612122167014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -11523.722 clk  " "   -3.000          -11523.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -374.964 bios_controll  " "   -3.000            -374.964 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 unit_control:unit_control\|estado.Output  " "   -1.285            -164.480 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122167022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122167022 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612122173426 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612122173426 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612122173435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612122173477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612122175895 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datac  to: combout " "Cell: rtl~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datad  to: combout " "Cell: rtl~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datac  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[23\]  from: datad  to: combout " "Cell: unit_process\|instruction\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[24\]  from: datad  to: combout " "Cell: unit_process\|instruction\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[25\]  from: datab  to: combout " "Cell: unit_process\|instruction\[25\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[26\]  from: datad  to: combout " "Cell: unit_process\|instruction\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[27\]  from: datab  to: combout " "Cell: unit_process\|instruction\[27\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[28\]  from: datad  to: combout " "Cell: unit_process\|instruction\[28\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[29\]  from: datad  to: combout " "Cell: unit_process\|instruction\[29\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[30\]  from: datad  to: combout " "Cell: unit_process\|instruction\[30\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[31\]  from: datad  to: combout " "Cell: unit_process\|instruction\[31\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122176801 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612122176801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612122176802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612122177477 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612122177477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -119.302 " "Worst-case setup slack is -119.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -119.302         -191509.854 clk  " " -119.302         -191509.854 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.716            -256.563 bios_controll  " "   -8.716            -256.563 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.525            -712.445 unit_control:unit_control\|estado.Output  " "   -6.525            -712.445 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122177479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.096 " "Worst-case hold slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.178 bios_controll  " "   -0.096              -0.178 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 clk  " "   -0.026              -0.026 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 unit_control:unit_control\|estado.Output  " "    0.354               0.000 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122177790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612122177793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612122177796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -11520.906 clk  " "   -3.000          -11520.906 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -337.181 bios_controll  " "   -3.000            -337.181 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 unit_control:unit_control\|estado.Output  " "   -1.285            -164.480 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122177805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122177805 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612122183917 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612122183917 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612122183925 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datac  to: combout " "Cell: rtl~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datad  to: combout " "Cell: rtl~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datac  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[23\]  from: datad  to: combout " "Cell: unit_process\|instruction\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[24\]  from: datad  to: combout " "Cell: unit_process\|instruction\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[25\]  from: datab  to: combout " "Cell: unit_process\|instruction\[25\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[26\]  from: datad  to: combout " "Cell: unit_process\|instruction\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[27\]  from: datab  to: combout " "Cell: unit_process\|instruction\[27\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[28\]  from: datad  to: combout " "Cell: unit_process\|instruction\[28\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[29\]  from: datad  to: combout " "Cell: unit_process\|instruction\[29\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[30\]  from: datad  to: combout " "Cell: unit_process\|instruction\[30\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[31\]  from: datad  to: combout " "Cell: unit_process\|instruction\[31\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612122184301 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612122184301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612122184301 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612122184602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612122184602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.627 " "Worst-case setup slack is -65.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.627         -108577.642 clk  " "  -65.627         -108577.642 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.676            -154.981 bios_controll  " "   -5.676            -154.981 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718            -402.909 unit_control:unit_control\|estado.Output  " "   -3.718            -402.909 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122184606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.311 " "Worst-case hold slack is -0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -1.446 bios_controll  " "   -0.311              -1.446 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.147 clk  " "   -0.147              -0.147 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 unit_control:unit_control\|estado.Output  " "    0.181               0.000 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122184914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612122184918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612122184922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -9422.205 clk  " "   -3.000           -9422.205 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -203.284 bios_controll  " "   -3.000            -203.284 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -128.000 unit_control:unit_control\|estado.Output  " "   -1.000            -128.000 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612122184933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612122184933 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612122192113 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612122192113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612122193710 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612122194882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1514 " "Peak virtual memory: 1514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612122195127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 31 16:43:15 2021 " "Processing ended: Sun Jan 31 16:43:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612122195127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612122195127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612122195127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612122195127 ""}
