{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680692487748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680692487755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:01:27 2023 " "Processing started: Wed Apr 05 19:01:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680692487755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692487755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nios -c Nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nios -c Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692487755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680692488460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680692488460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/bdf/nios_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/bdf/nios_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_logic " "Found entity 1: Nios_logic" {  } { { "../bdf/Nios_logic.bdf" "" { Schematic "D:/code-file/FPGA/Nios/bdf/Nios_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios " "Found entity 1: Nios" {  } { { "../qsys/Nios/synthesis/Nios.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/Nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/Nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_irq_mapper " "Found entity 1: Nios_irq_mapper" {  } { { "../qsys/Nios/synthesis/submodules/Nios_irq_mapper.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0 " "Found entity 1: Nios_mm_interconnect_0" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_mm_interconnect_0_rsp_mux_001" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497281 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_mm_interconnect_0_rsp_mux" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: Nios_mm_interconnect_0_rsp_demux_002" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_mm_interconnect_0_rsp_demux" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Nios_mm_interconnect_0_cmd_mux_002" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_mm_interconnect_0_cmd_mux" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_mm_interconnect_0_cmd_demux_001" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_mm_interconnect_0_cmd_demux" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497301 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/Nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys/Nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680692497308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680692497308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: Nios_mm_interconnect_0_router_004_default_decode" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497308 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_mm_interconnect_0_router_004 " "Found entity 2: Nios_mm_interconnect_0_router_004" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680692497310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680692497310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497311 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_mm_interconnect_0_router_002 " "Found entity 2: Nios_mm_interconnect_0_router_002" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680692497312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680692497313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_mm_interconnect_0_router_001_default_decode" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497313 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_mm_interconnect_0_router_001 " "Found entity 2: Nios_mm_interconnect_0_router_001" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680692497315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680692497315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_mm_interconnect_0_router_default_decode" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497316 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_mm_interconnect_0_router " "Found entity 2: Nios_mm_interconnect_0_router" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_sysid " "Found entity 1: Nios_sysid" {  } { { "../qsys/Nios/synthesis/submodules/Nios_sysid.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_pio_led " "Found entity 1: Nios_pio_led" {  } { { "../qsys/Nios/synthesis/submodules/Nios_pio_led.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_onchip_ram " "Found entity 1: Nios_onchip_ram" {  } { { "../qsys/Nios/synthesis/submodules/Nios_onchip_ram.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_jtag_uart_sim_scfifo_w" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497340 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_jtag_uart_scfifo_w " "Found entity 2: Nios_jtag_uart_scfifo_w" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497340 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_jtag_uart_sim_scfifo_r" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497340 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_jtag_uart_scfifo_r " "Found entity 4: Nios_jtag_uart_scfifo_r" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497340 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_jtag_uart " "Found entity 5: Nios_jtag_uart" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cpu " "Found entity 1: Nios_cpu" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cpu_cpu_ic_data_module " "Found entity 1: Nios_cpu_cpu_ic_data_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_cpu_cpu_ic_tag_module " "Found entity 2: Nios_cpu_cpu_ic_tag_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_cpu_cpu_bht_module " "Found entity 3: Nios_cpu_cpu_bht_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_cpu_cpu_register_bank_a_module " "Found entity 4: Nios_cpu_cpu_register_bank_a_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_cpu_cpu_register_bank_b_module " "Found entity 5: Nios_cpu_cpu_register_bank_b_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_cpu_cpu_dc_tag_module " "Found entity 6: Nios_cpu_cpu_dc_tag_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_cpu_cpu_dc_data_module " "Found entity 7: Nios_cpu_cpu_dc_data_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_cpu_cpu_dc_victim_module " "Found entity 8: Nios_cpu_cpu_dc_victim_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_cpu_cpu_nios2_oci_debug " "Found entity 9: Nios_cpu_cpu_nios2_oci_debug" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_cpu_cpu_nios2_oci_break " "Found entity 10: Nios_cpu_cpu_nios2_oci_break" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_cpu_cpu_nios2_oci_xbrk " "Found entity 11: Nios_cpu_cpu_nios2_oci_xbrk" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_cpu_cpu_nios2_oci_dbrk " "Found entity 12: Nios_cpu_cpu_nios2_oci_dbrk" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_cpu_cpu_nios2_oci_itrace " "Found entity 13: Nios_cpu_cpu_nios2_oci_itrace" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_cpu_cpu_nios2_oci_td_mode " "Found entity 14: Nios_cpu_cpu_nios2_oci_td_mode" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_cpu_cpu_nios2_oci_dtrace " "Found entity 15: Nios_cpu_cpu_nios2_oci_dtrace" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Nios_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_cpu_cpu_nios2_oci_fifo " "Found entity 19: Nios_cpu_cpu_nios2_oci_fifo" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_cpu_cpu_nios2_oci_pib " "Found entity 20: Nios_cpu_cpu_nios2_oci_pib" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_cpu_cpu_nios2_oci_im " "Found entity 21: Nios_cpu_cpu_nios2_oci_im" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "22 Nios_cpu_cpu_nios2_performance_monitors " "Found entity 22: Nios_cpu_cpu_nios2_performance_monitors" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "23 Nios_cpu_cpu_nios2_avalon_reg " "Found entity 23: Nios_cpu_cpu_nios2_avalon_reg" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "24 Nios_cpu_cpu_ociram_sp_ram_module " "Found entity 24: Nios_cpu_cpu_ociram_sp_ram_module" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "25 Nios_cpu_cpu_nios2_ocimem " "Found entity 25: Nios_cpu_cpu_nios2_ocimem" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "26 Nios_cpu_cpu_nios2_oci " "Found entity 26: Nios_cpu_cpu_nios2_oci" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""} { "Info" "ISGN_ENTITY_NAME" "27 Nios_cpu_cpu " "Found entity 27: Nios_cpu_cpu" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cpu_cpu_debug_slave_sysclk " "Found entity 1: Nios_cpu_cpu_debug_slave_sysclk" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cpu_cpu_debug_slave_tck " "Found entity 1: Nios_cpu_cpu_debug_slave_tck" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_tck.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cpu_cpu_debug_slave_wrapper " "Found entity 1: Nios_cpu_cpu_debug_slave_wrapper" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cpu_cpu_mult_cell " "Found entity 1: Nios_cpu_cpu_mult_cell" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cpu_cpu_test_bench " "Found entity 1: Nios_cpu_cpu_test_bench" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_test_bench.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692497953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692497953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios " "Elaborating entity \"Nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680692498058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu Nios_cpu:cpu " "Elaborating entity \"Nios_cpu\" for hierarchy \"Nios_cpu:cpu\"" {  } { { "../qsys/Nios/synthesis/Nios.v" "cpu" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu Nios_cpu:cpu\|Nios_cpu_cpu:cpu " "Elaborating entity \"Nios_cpu_cpu\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu.v" "cpu" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_test_bench Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_test_bench:the_Nios_cpu_cpu_test_bench " "Elaborating entity \"Nios_cpu_cpu_test_bench\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_test_bench:the_Nios_cpu_cpu_test_bench\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_test_bench" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_ic_data_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data " "Elaborating entity \"Nios_cpu_cpu_ic_data_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_ic_data" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498511 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692498511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692498558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692498558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_ic_tag_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag " "Elaborating entity \"Nios_cpu_cpu_ic_tag_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_ic_tag" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498620 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692498620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_9ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692498665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692498665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_bht_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht " "Elaborating entity \"Nios_cpu_cpu_bht_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_bht" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498718 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692498718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692498762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692498762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_register_bank_a_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a " "Elaborating entity \"Nios_cpu_cpu_register_bank_a_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_register_bank_a" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498815 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692498815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692498868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692498868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_register_bank_b_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b " "Elaborating entity \"Nios_cpu_cpu_register_bank_b_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_register_bank_b" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_mult_cell Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell " "Elaborating entity \"Nios_cpu_cpu_mult_cell\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_mult_cell" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692498962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692498962 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692498962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692499009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692499009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692499110 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692499110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499462 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692499596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_dc_tag_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag " "Elaborating entity \"Nios_cpu_cpu_dc_tag_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_dc_tag" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500420 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692500420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gc1 " "Found entity 1: altsyncram_3gc1" {  } { { "db/altsyncram_3gc1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_3gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692500466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692500466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gc1 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3gc1:auto_generated " "Elaborating entity \"altsyncram_3gc1\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_dc_data_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data " "Elaborating entity \"Nios_cpu_cpu_dc_data_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_dc_data" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500521 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692500521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692500570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692500570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_dc_victim_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim " "Elaborating entity \"Nios_cpu_cpu_dc_victim_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_dc_victim" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500630 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692500630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692500677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692500677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci " "Elaborating entity \"Nios_cpu_cpu_nios2_oci\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_debug Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_debug\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_debug" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692500800 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692500800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_break Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_break\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_break" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_xbrk Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_xbrk" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_dbrk Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_dbrk" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_itrace Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_itrace:the_Nios_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_itrace\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_itrace:the_Nios_cpu_cpu_nios2_oci_itrace\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_itrace" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_dtrace Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_dtrace:the_Nios_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_dtrace:the_Nios_cpu_cpu_nios2_oci_dtrace\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_dtrace" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692500981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_td_mode Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_dtrace:the_Nios_cpu_cpu_nios2_oci_dtrace\|Nios_cpu_cpu_nios2_oci_td_mode:Nios_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_dtrace:the_Nios_cpu_cpu_nios2_oci_dtrace\|Nios_cpu_cpu_nios2_oci_td_mode:Nios_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_fifo Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_fifo\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_fifo" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo\|Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo\|Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo\|Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo\|Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_fifo_cnt_inc Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo\|Nios_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo\|Nios_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_pib Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_pib:the_Nios_cpu_cpu_nios2_oci_pib " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_pib\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_pib:the_Nios_cpu_cpu_nios2_oci_pib\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_pib" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_oci_im Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_im:the_Nios_cpu_cpu_nios2_oci_im " "Elaborating entity \"Nios_cpu_cpu_nios2_oci_im\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_oci_im:the_Nios_cpu_cpu_nios2_oci_im\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_im" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_avalon_reg Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"Nios_cpu_cpu_nios2_avalon_reg\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_avalon_reg" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_nios2_ocimem Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem " "Elaborating entity \"Nios_cpu_cpu_nios2_ocimem\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_ocimem" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_ociram_sp_ram_module Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram " "Elaborating entity \"Nios_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "Nios_cpu_cpu_ociram_sp_ram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501392 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692501392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692501440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692501440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem\|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_debug_slave_wrapper Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"Nios_cpu_cpu_debug_slave_wrapper\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_debug_slave_wrapper" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_debug_slave_tck Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck " "Elaborating entity \"Nios_cpu_cpu_debug_slave_tck\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" "the_Nios_cpu_cpu_debug_slave_tck" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cpu_cpu_debug_slave_sysclk Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"Nios_cpu_cpu_debug_slave_sysclk\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" "the_Nios_cpu_cpu_debug_slave_sysclk" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" "Nios_cpu_cpu_debug_slave_phy" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692501571 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692501571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692501580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci\|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart Nios_jtag_uart:jtag_uart " "Elaborating entity \"Nios_jtag_uart\" for hierarchy \"Nios_jtag_uart:jtag_uart\"" {  } { { "../qsys/Nios/synthesis/Nios.v" "jtag_uart" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart_scfifo_w Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w " "Elaborating entity \"Nios_jtag_uart_scfifo_w\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "the_Nios_jtag_uart_scfifo_w" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "wfifo" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502353 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692502353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692502398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692502398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692502421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692502421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/code-file/FPGA/Nios/prj/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692502445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692502445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692502493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692502493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/code-file/FPGA/Nios/prj/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692502544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692502544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692502594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692502594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart_scfifo_r Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r " "Elaborating entity \"Nios_jtag_uart_scfifo_r\" for hierarchy \"Nios_jtag_uart:jtag_uart\|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "the_Nios_jtag_uart_scfifo_r" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "Nios_jtag_uart_alt_jtag_atlantic" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502879 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692502879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_onchip_ram Nios_onchip_ram:onchip_ram " "Elaborating entity \"Nios_onchip_ram\" for hierarchy \"Nios_onchip_ram:onchip_ram\"" {  } { { "../qsys/Nios/synthesis/Nios.v" "onchip_ram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_onchip_ram.v" "the_altsyncram" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_onchip_ram.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_onchip_ram.hex " "Parameter \"init_file\" = \"Nios_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692502947 ""}  } { { "../qsys/Nios/synthesis/submodules/Nios_onchip_ram.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692502947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dg1 " "Found entity 1: altsyncram_9dg1" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_9dg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692502998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692502998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dg1 Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated " "Elaborating entity \"altsyncram_9dg1\" for hierarchy \"Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692502999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692503241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692503241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_9dg1.tdf" "decode3" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_9dg1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692503286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692503286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"Nios_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_9dg1.tdf" "mux2" { Text "D:/code-file/FPGA/Nios/prj/db/altsyncram_9dg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_pio_led Nios_pio_led:pio_led " "Elaborating entity \"Nios_pio_led\" for hierarchy \"Nios_pio_led:pio_led\"" {  } { { "../qsys/Nios/synthesis/Nios.v" "pio_led" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_sysid Nios_sysid:sysid " "Elaborating entity \"Nios_sysid\" for hierarchy \"Nios_sysid:sysid\"" {  } { { "../qsys/Nios/synthesis/Nios.v" "sysid" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0 Nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Nios_mm_interconnect_0\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys/Nios/synthesis/Nios.v" "mm_interconnect_0" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "pio_led_s1_translator" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_router Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router:router " "Elaborating entity \"Nios_mm_interconnect_0_router\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router:router\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "router" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_router_default_decode Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router:router\|Nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Nios_mm_interconnect_0_router_default_decode\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router:router\|Nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_router_001 Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Nios_mm_interconnect_0_router_001\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_001:router_001\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "router_001" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_router_001_default_decode Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_001:router_001\|Nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_001:router_001\|Nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_router_002 Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Nios_mm_interconnect_0_router_002\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "router_002" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_router_002_default_decode Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_002:router_002\|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_002:router_002\|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_router_004 Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Nios_mm_interconnect_0_router_004\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_004:router_004\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "router_004" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_router_004_default_decode Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_004:router_004\|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_router_004:router_004\|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_cmd_demux Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Nios_mm_interconnect_0_cmd_demux\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cmd_demux" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_cmd_demux_001 Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_cmd_mux Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Nios_mm_interconnect_0_cmd_mux\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cmd_mux" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_cmd_mux_002 Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_rsp_demux Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Nios_mm_interconnect_0_rsp_demux\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "rsp_demux" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_rsp_demux_002 Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_rsp_mux Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Nios_mm_interconnect_0_rsp_mux\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "rsp_mux" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_rsp_mux_001 Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_avalon_st_adapter Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Nios_mm_interconnect_0:mm_interconnect_0\|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_irq_mapper Nios_irq_mapper:irq_mapper " "Elaborating entity \"Nios_irq_mapper\" for hierarchy \"Nios_irq_mapper:irq_mapper\"" {  } { { "../qsys/Nios/synthesis/Nios.v" "irq_mapper" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "../qsys/Nios/synthesis/Nios.v" "rst_controller" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys/Nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys/Nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692503976 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Nios_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Nios_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "the_Nios_cpu_cpu_nios2_oci_itrace" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1680692504656 "|Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_itrace:the_Nios_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680692504971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.05.19:01:48 Progress: Loading sld1ab89a71/alt_sld_fab_wrapper_hw.tcl " "2023.04.05.19:01:48 Progress: Loading sld1ab89a71/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692508735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692513071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692513198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692522155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692522237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692522318 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692522417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692522421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692522421 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680692523079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1ab89a71/alt_sld_fab.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692523268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692523268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692523344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692523344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692523348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692523348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692523404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692523404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692523479 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692523479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692523479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692523538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692523538 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680692526485 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680692526485 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680692526485 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1680692526485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692526544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526544 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692526544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692526588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692526588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692526609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Nios_cpu:cpu\|Nios_cpu_cpu:cpu\|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680692526610 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680692526610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/code-file/FPGA/Nios/prj/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680692526654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692526654 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680692526989 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 5815 -1 0 } } { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 7644 -1 0 } } { "../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v" 398 -1 0 } } { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 4045 -1 0 } } { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 5896 -1 0 } } { "../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v" 7653 -1 0 } } { "../qsys/Nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1680692527095 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1680692527095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692528420 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680692530269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/Nios/prj/output_files/Nios.map.smsg " "Generated suppressed messages file D:/code-file/FPGA/Nios/prj/output_files/Nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692530664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680692532779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680692532779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3991 " "Implemented 3991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680692533063 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680692533063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3673 " "Implemented 3673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680692533063 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680692533063 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1680692533063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680692533063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680692533110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:02:13 2023 " "Processing ended: Wed Apr 05 19:02:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680692533110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680692533110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680692533110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680692533110 ""}
