INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sim_1/new/instruction_register_16bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_register_16bits_tb
