// Seed: 3836739904
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_6;
  wire  id_7;
  uwire id_8 = 1'd0;
  wire  id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_21;
  always $display(id_7);
  always id_11 = 'b0;
  initial begin : LABEL_0
    if ("") @(posedge id_18) @(posedge id_15 == id_11);
    else begin : LABEL_0
      id_6 <= id_19;
    end
  end
  assign id_3 = id_7;
  tri0 id_22;
  wire id_23;
  wire id_24;
  wire id_25;
  assign id_22 = 1;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_13,
      id_2,
      id_23
  );
endmodule
