# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:16:47 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.regfile_pkg.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(4): (vcom-1195) Cannot find expanded name "work.regfile_pkg".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(4): Unknown expanded name.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(6): VHDL Compiler exiting
# End time: 15:16:48 on Oct 21,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:17:13 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(25): (vcom-1576) Invalid ';' before ')'.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(26): VHDL Compiler exiting
# End time: 15:17:13 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:17:30 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(40): (vcom-1136) Unknown identifier "s_CLK".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(40): (vcom-1484) Unknown formal identifier "clk".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(53): Illegal target for signal assignment.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(53): (vcom-1136) Unknown identifier "s_CLK".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(55): Illegal target for signal assignment.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(55): (vcom-1136) Unknown identifier "s_CLK".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(63): Illegal target for signal assignment.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(63): (vcom-1136) Unknown identifier "s_RST".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(65): Illegal target for signal assignment.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(65): (vcom-1136) Unknown identifier "s_RST".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(70): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(71): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(73): near "<": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(72): (vcom-1272) Length of expected is 4; length of actual is 16.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(79): VHDL Compiler exiting
# End time: 15:17:31 on Oct 21,2025, Elapsed time: 0:00:01
# Errors: 14, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:19:14 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(40): (vcom-1136) Unknown identifier "s_CLK".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(53): Illegal target for signal assignment.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(53): (vcom-1136) Unknown identifier "s_CLK".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(55): Illegal target for signal assignment.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(55): (vcom-1136) Unknown identifier "s_CLK".
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(62): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(63): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(65): near "<": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(66): Illegal concurrent statement.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(68): Illegal concurrent statement.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(69): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(69): VHDL Compiler exiting
# End time: 15:19:14 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:19:55 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(62): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(63): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(65): near "<": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(66): Illegal concurrent statement.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(68): Illegal concurrent statement.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(69): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(69): VHDL Compiler exiting
# End time: 15:19:55 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:21:58 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(65): near "<": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(66): Illegal concurrent statement.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(68): Illegal concurrent statement.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(69): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(69): VHDL Compiler exiting
# End time: 15:21:58 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:22:31 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(66): Illegal concurrent statement.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(68): Illegal concurrent statement.
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(69): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(69): VHDL Compiler exiting
# End time: 15:22:31 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:24:16 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(65): (vcom-1272) Length of expected is 32; length of actual is 29.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(66): (vcom-1272) Length of expected is 32; length of actual is 29.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(67): (vcom-1272) Length of expected is 4; length of actual is 16.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(68): (vcom-1272) Length of expected is 3; length of actual is 12.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(74): VHDL Compiler exiting
# End time: 15:24:16 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:24:58 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(65): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(66): (vcom-1272) Length of expected is 32; length of actual is 29.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(67): (vcom-1272) Length of expected is 4; length of actual is 16.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(68): (vcom-1272) Length of expected is 3; length of actual is 12.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(74): VHDL Compiler exiting
# End time: 15:24:58 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:25:26 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(67): (vcom-1272) Length of expected is 4; length of actual is 16.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(68): (vcom-1272) Length of expected is 3; length of actual is 12.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(74): VHDL Compiler exiting
# End time: 15:25:26 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:25:58 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# End time: 15:25:58 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:37:29 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# ** Error: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(128): String literal has a character '2' not in the enumeration type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(137): VHDL Compiler exiting
# End time: 15:37:29 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:37:58 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# End time: 15:37:58 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:38:29 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# End time: 15:38:29 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:38:29 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ALU_Total
# -- Compiling architecture behavior of tb_ALU_Total
# End time: 15:38:29 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/src/ALU/ALU_Total.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:38:40 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/src/ALU/ALU_Total.vhd 
# -- Loading package STANDARD
# -- Compiling entity ALU_Total
# -- Compiling architecture structural of ALU_Total
# End time: 15:38:40 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/src/ALU/mux_16t1.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:38:40 on Oct 21,2025
# vcom -reportprogress 300 -work work /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/src/ALU/mux_16t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_16t1
# -- Compiling architecture Behavioral of mux_16t1
# End time: 15:38:40 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_alu_total -voptargs=+acc
# vsim work.tb_alu_total -voptargs="+acc" 
# Start time: 15:38:50 on Oct 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/shanen/CPRE 3810 Project 1/Project_Part_1/proj/test/tb_ALU_Total.vhd(39): (vopt-1270) Bad default binding for component instance "DUT: ALU_Total".
#  (Component port "overflow" is not on the entity "work.ALU_Total".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 15:38:51 on Oct 21,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
