#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 26 21:18:31 2023
# Process ID: 8644
# Current directory: D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.runs/synth_1
# Command line: vivado.exe -log rippleCarryCounterTestBench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rippleCarryCounterTestBench.tcl
# Log file: D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.runs/synth_1/rippleCarryCounterTestBench.vds
# Journal file: D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rippleCarryCounterTestBench.tcl -notrace
Command: synth_design -top rippleCarryCounterTestBench -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5344 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 356.336 ; gain = 99.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rippleCarryCounterTestBench' [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/rippleCarryCounterTestBench.v:5]
INFO: [Synth 8-6157] synthesizing module 'rippleCarryCounter' [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/rippleCarryCounter.v:5]
INFO: [Synth 8-6157] synthesizing module 'TFlipFlop' [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/TFlipFlop.v:6]
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/DFlipFlop.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (1#1) [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/DFlipFlop.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TFlipFlop' (2#1) [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/TFlipFlop.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rippleCarryCounter' (3#1) [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/rippleCarryCounter.v:5]
WARNING: [Synth 8-85] always block has no event control specified [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/rippleCarryCounterTestBench.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rippleCarryCounterTestBench' (4#1) [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/rippleCarryCounterTestBench.v:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 410.816 ; gain = 154.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 410.816 ; gain = 154.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 410.816 ; gain = 154.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.816 ; gain = 154.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-115] binding instance 'i_0' in module 'rippleCarryCounterTestBench' to reference 'partition' which has no pins
WARNING: [Synth 8-6014] Unused sequential element uut/tff0/dff0/q_reg was removed.  [D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.srcs/sources_1/new/DFlipFlop.v:12]
WARNING: [Synth 8-3330] design rippleCarryCounterTestBench has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.191 ; gain = 281.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 661.668 ; gain = 417.879
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Parth/Exp9_RippleCarryCounter/Exp9_RippleCarryCounter.runs/synth_1/rippleCarryCounterTestBench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rippleCarryCounterTestBench_utilization_synth.rpt -pb rippleCarryCounterTestBench_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 661.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 26 21:18:42 2023...
