-- A DUT entity is used to wrap your design so that we can combine it with testbench.
-- This example shows how you can do this for the OR Gate

library ieee;
use ieee.std_logic_1164.all;

entity DUT is
    port(input_vector: in std_logic_vector(11 downto 0);
       	output_vector: out std_logic_vector(7 downto 0));
end entity;

architecture DutWrap of DUT is
   component shifter is
     port(A : in  STD_LOGIC_VECTOR(7 downto 0);
			B : in  STD_LOGIC_VECTOR(2 downto 0);
			L : in std_logic;
			S : out  STD_LOGIC_VECTOR(7 downto 0));
   end component;
begin

   -- input/output vector element ordering is critical,
   -- and must match the ordering in the trace file!
   add_instance: shifter 
			port map (
					-- order of inputs B A
					L => input_vector(11),
					B => input_vector(10 downto 8),
					A => input_vector(7 downto 0),
					
					
               -- order of output OUTPUT
				
					S => output_vector(7 downto 0));
end DutWrap;